<stg><name>max_pool_1</name>


<trans_list>

<trans id="5728" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5729" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5731" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5732" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5733" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5734" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5735" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5736" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5737" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5738" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5739" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5740" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5741" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5742" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5743" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5744" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5745" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5746" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5747" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5748" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5749" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5750" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5751" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5752" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5753" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5754" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5755" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5756" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5757" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5758" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5759" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5760" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5761" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5763" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5764" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5765" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5766" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5767" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5768" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5769" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5770" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5771" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5772" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5773" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5774" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5776" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5777" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5778" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5779" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5879" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5881" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5888" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5915" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5916" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5920" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5923" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5927" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5928" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5929" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5930" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5931" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5932" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5933" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5934" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5935" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5936" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5937" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5938" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5939" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5940" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5941" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5942" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5943" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5944" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5945" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5946" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5947" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5948" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5949" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5950" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5951" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5952" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5953" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5954" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5955" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5956" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5957" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5958" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5959" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5960" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5961" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5962" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5963" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5964" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5965" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5966" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5967" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5968" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5969" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5970" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5971" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5972" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5973" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5974" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5975" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5976" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5977" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5978" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5979" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5980" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5981" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5982" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5983" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5984" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5985" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5986" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5987" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5988" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5989" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5990" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5991" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5992" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5993" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5994" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5995" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5996" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5997" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5998" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5999" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6000" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6001" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6002" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6003" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6004" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6005" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6006" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6007" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6008" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6009" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6010" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6011" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6012" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6013" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6014" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6015" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6016" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6017" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6018" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6019" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6020" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6021" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6022" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6023" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6024" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6025" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6026" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6027" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6028" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6029" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6030" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6031" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6032" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6033" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6034" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6035" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6036" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6037" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6038" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6039" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6040" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6041" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6042" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6043" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6044" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6045" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6046" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6047" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6048" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6049" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6050" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6051" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6052" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6053" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6054" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6055" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6056" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6057" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6058" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6059" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6060" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6061" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6062" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6063" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6064" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6065" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6066" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6067" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6068" from="340" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln10 = icmp eq i3 %f_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %f = add i3 %f_0, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln10, label %2, label %Filter_Loop

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="3">
<![CDATA[
Filter_Loop:3  %zext_ln29 = zext i3 %f_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="3">
<![CDATA[
Filter_Loop:10  %zext_ln1494_8 = zext i3 %f_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln1494_8"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:13  %conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="conv_out_V_addr"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter_Loop:23  %add_ln1494_4 = add i5 12, %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="add_ln1494_4"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
Filter_Loop:24  %zext_ln1494_14 = zext i5 %add_ln1494_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_14"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:25  %conv_out_V_addr_4 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_14

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_4"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2167  %conv_out_V_load = load i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2182  %conv_out_V_load_4 = load i14* %conv_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_4"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="3">
<![CDATA[
Filter_Loop:11  %zext_ln1494_9 = zext i3 %f_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1494_9"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:34  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:35  %conv_out_V_addr_8 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_8"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter_Loop:45  %add_ln1494_10 = add i6 -28, %zext_ln1494_9

]]></Node>
<StgValue><ssdm name="add_ln1494_10"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
Filter_Loop:46  %zext_ln1494_20 = zext i6 %add_ln1494_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_20"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:47  %conv_out_V_addr_12 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_20

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_12"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2167  %conv_out_V_load = load i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2168  %trunc_ln1494 = trunc i14 %conv_out_V_load to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2169  %icmp_ln1494 = icmp sgt i14 %conv_out_V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2170  %select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2182  %conv_out_V_load_4 = load i14* %conv_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_4"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2183  %trunc_ln1494_1 = trunc i14 %conv_out_V_load_4 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_1"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2184  %icmp_ln1494_4 = icmp sgt i14 %conv_out_V_load_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2185  %select_ln29_4 = select i1 %icmp_ln1494_4, i13 %trunc_ln1494_1, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2197  %conv_out_V_load_8 = load i14* %conv_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_8"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2212  %conv_out_V_load_12 = load i14* %conv_out_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="3">
<![CDATA[
Filter_Loop:5  %zext_ln1494_3 = zext i3 %f_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:57  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:58  %conv_out_V_addr_16 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_16"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:71  %add_ln1494_16 = add i7 60, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_16"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="7">
<![CDATA[
Filter_Loop:72  %zext_ln1494_26 = zext i7 %add_ln1494_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_26"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:73  %conv_out_V_addr_20 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_26

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_20"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2197  %conv_out_V_load_8 = load i14* %conv_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_8"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2198  %trunc_ln1494_2 = trunc i14 %conv_out_V_load_8 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_2"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2199  %icmp_ln1494_8 = icmp sgt i14 %conv_out_V_load_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2200  %select_ln29_8 = select i1 %icmp_ln1494_8, i13 %trunc_ln1494_2, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_8"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2212  %conv_out_V_load_12 = load i14* %conv_out_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_12"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2213  %trunc_ln1494_3 = trunc i14 %conv_out_V_load_12 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_3"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2214  %icmp_ln1494_12 = icmp sgt i14 %conv_out_V_load_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2215  %select_ln29_12 = select i1 %icmp_ln1494_12, i13 %trunc_ln1494_3, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_12"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2227  %conv_out_V_load_16 = load i14* %conv_out_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_16"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2242  %conv_out_V_load_20 = load i14* %conv_out_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:83  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 9, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:84  %conv_out_V_addr_24 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_24"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:94  %add_ln1494_20 = add i7 -44, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_20"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
Filter_Loop:95  %zext_ln1494_32 = zext i7 %add_ln1494_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_32"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:96  %conv_out_V_addr_28 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_32

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_28"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2227  %conv_out_V_load_16 = load i14* %conv_out_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_16"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2228  %trunc_ln1494_4 = trunc i14 %conv_out_V_load_16 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_4"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2229  %icmp_ln1494_16 = icmp sgt i14 %conv_out_V_load_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2230  %select_ln29_16 = select i1 %icmp_ln1494_16, i13 %trunc_ln1494_4, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_16"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2242  %conv_out_V_load_20 = load i14* %conv_out_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_20"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2243  %trunc_ln1494_5 = trunc i14 %conv_out_V_load_20 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_5"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2244  %icmp_ln1494_20 = icmp sgt i14 %conv_out_V_load_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2245  %select_ln29_20 = select i1 %icmp_ln1494_20, i13 %trunc_ln1494_5, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_20"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2257  %conv_out_V_load_24 = load i14* %conv_out_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_24"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2272  %conv_out_V_load_28 = load i14* %conv_out_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_28"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:105  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 12, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:106  %conv_out_V_addr_32 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_32"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter_Loop:117  %add_ln1494_25 = add i6 -20, %zext_ln1494_9

]]></Node>
<StgValue><ssdm name="add_ln1494_25"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="6">
<![CDATA[
Filter_Loop:118  %sext_ln1494_9 = sext i6 %add_ln1494_25 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1494_9"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="7">
<![CDATA[
Filter_Loop:119  %zext_ln1494_38 = zext i7 %sext_ln1494_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_38"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:120  %conv_out_V_addr_36 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_38

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_36"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2257  %conv_out_V_load_24 = load i14* %conv_out_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_24"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2258  %trunc_ln1494_6 = trunc i14 %conv_out_V_load_24 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_6"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2259  %icmp_ln1494_24 = icmp sgt i14 %conv_out_V_load_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2260  %select_ln29_24 = select i1 %icmp_ln1494_24, i13 %trunc_ln1494_6, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_24"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2272  %conv_out_V_load_28 = load i14* %conv_out_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_28"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2273  %trunc_ln1494_7 = trunc i14 %conv_out_V_load_28 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_7"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2274  %icmp_ln1494_28 = icmp sgt i14 %conv_out_V_load_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_28"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2275  %select_ln29_28 = select i1 %icmp_ln1494_28, i13 %trunc_ln1494_7, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_28"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2287  %conv_out_V_load_32 = load i14* %conv_out_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_32"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2302  %conv_out_V_load_36 = load i14* %conv_out_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="3">
<![CDATA[
Filter_Loop:6  %zext_ln1494_4 = zext i3 %f_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:129  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 15, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:130  %conv_out_V_addr_40 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_40"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:140  %add_ln1494_30 = add i8 -124, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_30"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:141  %zext_ln1494_44 = zext i8 %add_ln1494_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_44"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:142  %conv_out_V_addr_44 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_44

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_44"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2287  %conv_out_V_load_32 = load i14* %conv_out_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_32"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2288  %trunc_ln1494_8 = trunc i14 %conv_out_V_load_32 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_8"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2289  %icmp_ln1494_32 = icmp sgt i14 %conv_out_V_load_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_32"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2290  %select_ln29_32 = select i1 %icmp_ln1494_32, i13 %trunc_ln1494_8, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_32"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2302  %conv_out_V_load_36 = load i14* %conv_out_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_36"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2303  %trunc_ln1494_9 = trunc i14 %conv_out_V_load_36 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_9"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2304  %icmp_ln1494_36 = icmp sgt i14 %conv_out_V_load_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_36"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2305  %select_ln29_36 = select i1 %icmp_ln1494_36, i13 %trunc_ln1494_9, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_36"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2317  %conv_out_V_load_40 = load i14* %conv_out_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_40"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2332  %conv_out_V_load_44 = load i14* %conv_out_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_44"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:151  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 18, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:152  %conv_out_V_addr_48 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_48"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:162  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 39, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:163  %conv_out_V_addr_52 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_52"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2317  %conv_out_V_load_40 = load i14* %conv_out_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_40"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2318  %trunc_ln1494_10 = trunc i14 %conv_out_V_load_40 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_10"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2319  %icmp_ln1494_40 = icmp sgt i14 %conv_out_V_load_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_40"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2320  %select_ln29_40 = select i1 %icmp_ln1494_40, i13 %trunc_ln1494_10, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_40"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2332  %conv_out_V_load_44 = load i14* %conv_out_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_44"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2333  %trunc_ln1494_11 = trunc i14 %conv_out_V_load_44 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_11"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2334  %icmp_ln1494_44 = icmp sgt i14 %conv_out_V_load_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_44"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2335  %select_ln29_44 = select i1 %icmp_ln1494_44, i13 %trunc_ln1494_11, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_44"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2347  %conv_out_V_load_48 = load i14* %conv_out_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_48"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2362  %conv_out_V_load_52 = load i14* %conv_out_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_52"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="3">
<![CDATA[
Filter_Loop:7  %zext_ln1494_5 = zext i3 %f_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:173  %add_ln1494_37 = add i9 -188, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_37"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:174  %zext_ln1494_53 = zext i9 %add_ln1494_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_53"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:175  %conv_out_V_addr_56 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_53

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_56"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:184  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 42, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:185  %conv_out_V_addr_60 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_60"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2347  %conv_out_V_load_48 = load i14* %conv_out_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_48"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2348  %trunc_ln1494_12 = trunc i14 %conv_out_V_load_48 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_12"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2349  %icmp_ln1494_48 = icmp sgt i14 %conv_out_V_load_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_48"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2350  %select_ln29_48 = select i1 %icmp_ln1494_48, i13 %trunc_ln1494_12, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_48"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2362  %conv_out_V_load_52 = load i14* %conv_out_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_52"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2363  %trunc_ln1494_13 = trunc i14 %conv_out_V_load_52 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_13"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2364  %icmp_ln1494_52 = icmp sgt i14 %conv_out_V_load_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_52"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2365  %select_ln29_52 = select i1 %icmp_ln1494_52, i13 %trunc_ln1494_13, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_52"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2377  %conv_out_V_load_56 = load i14* %conv_out_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_56"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2392  %conv_out_V_load_60 = load i14* %conv_out_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_60"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="465" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:195  %add_ln1494_40 = add i9 -164, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_40"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:196  %zext_ln1494_59 = zext i9 %add_ln1494_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_59"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:197  %conv_out_V_addr_64 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_59

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_64"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:206  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 45, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:207  %conv_out_V_addr_68 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_68"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2377  %conv_out_V_load_56 = load i14* %conv_out_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_56"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2378  %trunc_ln1494_14 = trunc i14 %conv_out_V_load_56 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_14"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2379  %icmp_ln1494_56 = icmp sgt i14 %conv_out_V_load_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_56"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2380  %select_ln29_56 = select i1 %icmp_ln1494_56, i13 %trunc_ln1494_14, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_56"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2392  %conv_out_V_load_60 = load i14* %conv_out_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_60"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2393  %trunc_ln1494_15 = trunc i14 %conv_out_V_load_60 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_15"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2394  %icmp_ln1494_60 = icmp sgt i14 %conv_out_V_load_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_60"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2395  %select_ln29_60 = select i1 %icmp_ln1494_60, i13 %trunc_ln1494_15, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_60"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2407  %conv_out_V_load_64 = load i14* %conv_out_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_64"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2422  %conv_out_V_load_68 = load i14* %conv_out_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_68"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="480" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:217  %add_ln1494_46 = add i9 -140, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_46"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:218  %zext_ln1494_65 = zext i9 %add_ln1494_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_65"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:219  %conv_out_V_addr_72 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_65

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_72"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:228  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 48, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:229  %conv_out_V_addr_76 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_76"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2407  %conv_out_V_load_64 = load i14* %conv_out_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_64"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2408  %trunc_ln1494_16 = trunc i14 %conv_out_V_load_64 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_16"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2409  %icmp_ln1494_64 = icmp sgt i14 %conv_out_V_load_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_64"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2410  %select_ln29_64 = select i1 %icmp_ln1494_64, i13 %trunc_ln1494_16, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_64"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2422  %conv_out_V_load_68 = load i14* %conv_out_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_68"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2423  %trunc_ln1494_17 = trunc i14 %conv_out_V_load_68 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_17"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2424  %icmp_ln1494_68 = icmp sgt i14 %conv_out_V_load_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_68"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2425  %select_ln29_68 = select i1 %icmp_ln1494_68, i13 %trunc_ln1494_17, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_68"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2437  %conv_out_V_load_72 = load i14* %conv_out_V_addr_72, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_72"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2452  %conv_out_V_load_76 = load i14* %conv_out_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_76"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="495" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:240  %add_ln1494_52 = add i8 -116, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_52"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="8">
<![CDATA[
Filter_Loop:241  %sext_ln1494_17 = sext i8 %add_ln1494_52 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_17"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:242  %zext_ln1494_71 = zext i9 %sext_ln1494_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_71"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:243  %conv_out_V_addr_80 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_71

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_80"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:253  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 51, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:254  %conv_out_V_addr_84 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_84"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2437  %conv_out_V_load_72 = load i14* %conv_out_V_addr_72, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_72"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2438  %trunc_ln1494_18 = trunc i14 %conv_out_V_load_72 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_18"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2439  %icmp_ln1494_72 = icmp sgt i14 %conv_out_V_load_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_72"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2440  %select_ln29_72 = select i1 %icmp_ln1494_72, i13 %trunc_ln1494_18, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_72"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2452  %conv_out_V_load_76 = load i14* %conv_out_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_76"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2453  %trunc_ln1494_19 = trunc i14 %conv_out_V_load_76 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_19"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2454  %icmp_ln1494_76 = icmp sgt i14 %conv_out_V_load_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_76"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2455  %select_ln29_76 = select i1 %icmp_ln1494_76, i13 %trunc_ln1494_19, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_76"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2467  %conv_out_V_load_80 = load i14* %conv_out_V_addr_80, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_80"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2482  %conv_out_V_load_84 = load i14* %conv_out_V_addr_84, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_84"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="511" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:265  %add_ln1494_58 = add i8 -92, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_58"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="8">
<![CDATA[
Filter_Loop:266  %sext_ln1494_20 = sext i8 %add_ln1494_58 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_20"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:267  %zext_ln1494_77 = zext i9 %sext_ln1494_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_77"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:268  %conv_out_V_addr_88 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_77

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_88"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:278  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 54, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:279  %conv_out_V_addr_92 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_92"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2467  %conv_out_V_load_80 = load i14* %conv_out_V_addr_80, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_80"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2468  %trunc_ln1494_20 = trunc i14 %conv_out_V_load_80 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_20"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2469  %icmp_ln1494_80 = icmp sgt i14 %conv_out_V_load_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_80"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2470  %select_ln29_80 = select i1 %icmp_ln1494_80, i13 %trunc_ln1494_20, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_80"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2482  %conv_out_V_load_84 = load i14* %conv_out_V_addr_84, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_84"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2483  %trunc_ln1494_21 = trunc i14 %conv_out_V_load_84 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_21"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2484  %icmp_ln1494_84 = icmp sgt i14 %conv_out_V_load_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_84"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2485  %select_ln29_84 = select i1 %icmp_ln1494_84, i13 %trunc_ln1494_21, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_84"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2497  %conv_out_V_load_88 = load i14* %conv_out_V_addr_88, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_88"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2512  %conv_out_V_load_92 = load i14* %conv_out_V_addr_92, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_92"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="527" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:290  %add_ln1494_64 = add i8 -68, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_64"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="8">
<![CDATA[
Filter_Loop:291  %sext_ln1494_23 = sext i8 %add_ln1494_64 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_23"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:292  %zext_ln1494_83 = zext i9 %sext_ln1494_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_83"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:293  %conv_out_V_addr_96 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_83

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_96"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:302  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 57, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:303  %conv_out_V_addr_100 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_100"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2497  %conv_out_V_load_88 = load i14* %conv_out_V_addr_88, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_88"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2498  %trunc_ln1494_22 = trunc i14 %conv_out_V_load_88 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_22"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2499  %icmp_ln1494_88 = icmp sgt i14 %conv_out_V_load_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_88"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2500  %select_ln29_88 = select i1 %icmp_ln1494_88, i13 %trunc_ln1494_22, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_88"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2512  %conv_out_V_load_92 = load i14* %conv_out_V_addr_92, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_92"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2513  %trunc_ln1494_23 = trunc i14 %conv_out_V_load_92 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_23"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2514  %icmp_ln1494_92 = icmp sgt i14 %conv_out_V_load_92, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_92"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2515  %select_ln29_92 = select i1 %icmp_ln1494_92, i13 %trunc_ln1494_23, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_92"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2527  %conv_out_V_load_96 = load i14* %conv_out_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_96"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2542  %conv_out_V_load_100 = load i14* %conv_out_V_addr_100, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_100"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="3">
<![CDATA[
Filter_Loop:8  %zext_ln1494_6 = zext i3 %f_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:313  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 78, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:314  %conv_out_V_addr_104 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_104"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:326  %add_ln1494_71 = add i10 -388, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_71"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:327  %zext_ln1494_92 = zext i10 %add_ln1494_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_92"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:328  %conv_out_V_addr_108 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_92

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_108"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2527  %conv_out_V_load_96 = load i14* %conv_out_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_96"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2528  %trunc_ln1494_24 = trunc i14 %conv_out_V_load_96 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_24"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2529  %icmp_ln1494_96 = icmp sgt i14 %conv_out_V_load_96, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_96"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2530  %select_ln29_96 = select i1 %icmp_ln1494_96, i13 %trunc_ln1494_24, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_96"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2542  %conv_out_V_load_100 = load i14* %conv_out_V_addr_100, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_100"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2543  %trunc_ln1494_25 = trunc i14 %conv_out_V_load_100 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_25"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2544  %icmp_ln1494_100 = icmp sgt i14 %conv_out_V_load_100, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_100"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2545  %select_ln29_100 = select i1 %icmp_ln1494_100, i13 %trunc_ln1494_25, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_100"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2557  %conv_out_V_load_104 = load i14* %conv_out_V_addr_104, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_104"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2572  %conv_out_V_load_108 = load i14* %conv_out_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_108"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:338  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 81, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:339  %conv_out_V_addr_112 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_112"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:351  %add_ln1494_77 = add i10 -364, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_77"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:352  %zext_ln1494_98 = zext i10 %add_ln1494_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_98"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:353  %conv_out_V_addr_116 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_98

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_116"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2557  %conv_out_V_load_104 = load i14* %conv_out_V_addr_104, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_104"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2558  %trunc_ln1494_26 = trunc i14 %conv_out_V_load_104 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_26"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2559  %icmp_ln1494_104 = icmp sgt i14 %conv_out_V_load_104, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_104"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2560  %select_ln29_104 = select i1 %icmp_ln1494_104, i13 %trunc_ln1494_26, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_104"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2572  %conv_out_V_load_108 = load i14* %conv_out_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_108"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2573  %trunc_ln1494_27 = trunc i14 %conv_out_V_load_108 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_27"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2574  %icmp_ln1494_108 = icmp sgt i14 %conv_out_V_load_108, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_108"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2575  %select_ln29_108 = select i1 %icmp_ln1494_108, i13 %trunc_ln1494_27, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_108"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2587  %conv_out_V_load_112 = load i14* %conv_out_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_112"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2602  %conv_out_V_load_116 = load i14* %conv_out_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_116"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="574" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:363  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 84, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:364  %conv_out_V_addr_120 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_120"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:376  %add_ln1494_83 = add i10 -340, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_83"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:377  %zext_ln1494_104 = zext i10 %add_ln1494_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_104"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:378  %conv_out_V_addr_124 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_104

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_124"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2587  %conv_out_V_load_112 = load i14* %conv_out_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_112"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2588  %trunc_ln1494_28 = trunc i14 %conv_out_V_load_112 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_28"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2589  %icmp_ln1494_112 = icmp sgt i14 %conv_out_V_load_112, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_112"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2590  %select_ln29_112 = select i1 %icmp_ln1494_112, i13 %trunc_ln1494_28, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_112"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2602  %conv_out_V_load_116 = load i14* %conv_out_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_116"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2603  %trunc_ln1494_29 = trunc i14 %conv_out_V_load_116 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_29"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2604  %icmp_ln1494_116 = icmp sgt i14 %conv_out_V_load_116, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_116"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2605  %select_ln29_116 = select i1 %icmp_ln1494_116, i13 %trunc_ln1494_29, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_116"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2617  %conv_out_V_load_120 = load i14* %conv_out_V_addr_120, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_120"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2632  %conv_out_V_load_124 = load i14* %conv_out_V_addr_124, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_124"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:388  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 87, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:389  %conv_out_V_addr_128 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_128"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:401  %add_ln1494_89 = add i10 -316, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_89"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:402  %zext_ln1494_110 = zext i10 %add_ln1494_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_110"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:403  %conv_out_V_addr_132 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_110

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_132"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2617  %conv_out_V_load_120 = load i14* %conv_out_V_addr_120, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_120"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2618  %trunc_ln1494_30 = trunc i14 %conv_out_V_load_120 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_30"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2619  %icmp_ln1494_120 = icmp sgt i14 %conv_out_V_load_120, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_120"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2620  %select_ln29_120 = select i1 %icmp_ln1494_120, i13 %trunc_ln1494_30, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_120"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2632  %conv_out_V_load_124 = load i14* %conv_out_V_addr_124, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_124"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2633  %trunc_ln1494_31 = trunc i14 %conv_out_V_load_124 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_31"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2634  %icmp_ln1494_124 = icmp sgt i14 %conv_out_V_load_124, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_124"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2635  %select_ln29_124 = select i1 %icmp_ln1494_124, i13 %trunc_ln1494_31, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_124"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2647  %conv_out_V_load_128 = load i14* %conv_out_V_addr_128, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_128"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2662  %conv_out_V_load_132 = load i14* %conv_out_V_addr_132, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_132"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:413  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 90, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:414  %conv_out_V_addr_136 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_136"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:426  %add_ln1494_95 = add i10 -292, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_95"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:427  %zext_ln1494_116 = zext i10 %add_ln1494_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_116"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:428  %conv_out_V_addr_140 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_116

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_140"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2647  %conv_out_V_load_128 = load i14* %conv_out_V_addr_128, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_128"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2648  %trunc_ln1494_32 = trunc i14 %conv_out_V_load_128 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_32"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2649  %icmp_ln1494_128 = icmp sgt i14 %conv_out_V_load_128, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_128"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2650  %select_ln29_128 = select i1 %icmp_ln1494_128, i13 %trunc_ln1494_32, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_128"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2662  %conv_out_V_load_132 = load i14* %conv_out_V_addr_132, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_132"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2663  %trunc_ln1494_33 = trunc i14 %conv_out_V_load_132 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_33"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2664  %icmp_ln1494_132 = icmp sgt i14 %conv_out_V_load_132, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_132"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2665  %select_ln29_132 = select i1 %icmp_ln1494_132, i13 %trunc_ln1494_33, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_132"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2677  %conv_out_V_load_136 = load i14* %conv_out_V_addr_136, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_136"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2692  %conv_out_V_load_140 = load i14* %conv_out_V_addr_140, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_140"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:438  %tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 93, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:439  %conv_out_V_addr_144 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_144"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:449  %add_ln1494_99 = add i10 -268, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_99"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:450  %zext_ln1494_122 = zext i10 %add_ln1494_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_122"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:451  %conv_out_V_addr_148 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_122

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_148"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2677  %conv_out_V_load_136 = load i14* %conv_out_V_addr_136, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_136"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2678  %trunc_ln1494_34 = trunc i14 %conv_out_V_load_136 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_34"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2679  %icmp_ln1494_136 = icmp sgt i14 %conv_out_V_load_136, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_136"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2680  %select_ln29_136 = select i1 %icmp_ln1494_136, i13 %trunc_ln1494_34, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_136"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2692  %conv_out_V_load_140 = load i14* %conv_out_V_addr_140, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_140"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2693  %trunc_ln1494_35 = trunc i14 %conv_out_V_load_140 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_35"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2694  %icmp_ln1494_140 = icmp sgt i14 %conv_out_V_load_140, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_140"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2695  %select_ln29_140 = select i1 %icmp_ln1494_140, i13 %trunc_ln1494_35, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_140"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2707  %conv_out_V_load_144 = load i14* %conv_out_V_addr_144, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_144"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2722  %conv_out_V_load_148 = load i14* %conv_out_V_addr_148, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="634" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:460  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 96, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="635" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:461  %conv_out_V_addr_152 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_152"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:472  %tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 117, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:473  %conv_out_V_addr_156 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_156"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2707  %conv_out_V_load_144 = load i14* %conv_out_V_addr_144, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_144"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2708  %trunc_ln1494_36 = trunc i14 %conv_out_V_load_144 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_36"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2709  %icmp_ln1494_144 = icmp sgt i14 %conv_out_V_load_144, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_144"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2710  %select_ln29_144 = select i1 %icmp_ln1494_144, i13 %trunc_ln1494_36, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_144"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2722  %conv_out_V_load_148 = load i14* %conv_out_V_addr_148, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_148"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2723  %trunc_ln1494_37 = trunc i14 %conv_out_V_load_148 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_37"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2724  %icmp_ln1494_148 = icmp sgt i14 %conv_out_V_load_148, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_148"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2725  %select_ln29_148 = select i1 %icmp_ln1494_148, i13 %trunc_ln1494_37, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_148"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2737  %conv_out_V_load_152 = load i14* %conv_out_V_addr_152, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_152"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2752  %conv_out_V_load_156 = load i14* %conv_out_V_addr_156, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_156"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="648" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:39  %add_ln1494_8 = add i8 -76, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_8"/></StgValue>
</operation>

<operation id="649" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="8">
<![CDATA[
Filter_Loop:483  %sext_ln1494_48 = sext i8 %add_ln1494_8 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_48"/></StgValue>
</operation>

<operation id="650" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:484  %zext_ln1494_131 = zext i10 %sext_ln1494_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_131"/></StgValue>
</operation>

<operation id="651" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:485  %conv_out_V_addr_160 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_131

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_160"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:494  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 120, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:495  %conv_out_V_addr_164 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_164"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2737  %conv_out_V_load_152 = load i14* %conv_out_V_addr_152, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_152"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2738  %trunc_ln1494_38 = trunc i14 %conv_out_V_load_152 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_38"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2739  %icmp_ln1494_152 = icmp sgt i14 %conv_out_V_load_152, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_152"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2740  %select_ln29_152 = select i1 %icmp_ln1494_152, i13 %trunc_ln1494_38, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_152"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2752  %conv_out_V_load_156 = load i14* %conv_out_V_addr_156, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_156"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2753  %trunc_ln1494_39 = trunc i14 %conv_out_V_load_156 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_39"/></StgValue>
</operation>

<operation id="660" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2754  %icmp_ln1494_156 = icmp sgt i14 %conv_out_V_load_156, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_156"/></StgValue>
</operation>

<operation id="661" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2755  %select_ln29_156 = select i1 %icmp_ln1494_156, i13 %trunc_ln1494_39, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_156"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2767  %conv_out_V_load_160 = load i14* %conv_out_V_addr_160, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_160"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2782  %conv_out_V_load_164 = load i14* %conv_out_V_addr_164, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_164"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="664" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:63  %add_ln1494_14 = add i7 -52, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_14"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="10" op_0_bw="7">
<![CDATA[
Filter_Loop:505  %sext_ln1494_51 = sext i7 %add_ln1494_14 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_51"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:506  %zext_ln1494_137 = zext i10 %sext_ln1494_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_137"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:507  %conv_out_V_addr_168 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_137

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_168"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:516  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 123, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:517  %conv_out_V_addr_172 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_172"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2767  %conv_out_V_load_160 = load i14* %conv_out_V_addr_160, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_160"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2768  %trunc_ln1494_40 = trunc i14 %conv_out_V_load_160 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_40"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2769  %icmp_ln1494_160 = icmp sgt i14 %conv_out_V_load_160, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_160"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2770  %select_ln29_160 = select i1 %icmp_ln1494_160, i13 %trunc_ln1494_40, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_160"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2782  %conv_out_V_load_164 = load i14* %conv_out_V_addr_164, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_164"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2783  %trunc_ln1494_41 = trunc i14 %conv_out_V_load_164 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_41"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2784  %icmp_ln1494_164 = icmp sgt i14 %conv_out_V_load_164, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_164"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2785  %select_ln29_164 = select i1 %icmp_ln1494_164, i13 %trunc_ln1494_41, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_164"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2797  %conv_out_V_load_168 = load i14* %conv_out_V_addr_168, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_168"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2812  %conv_out_V_load_172 = load i14* %conv_out_V_addr_172, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_172"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="6">
<![CDATA[
Filter_Loop:527  %sext_ln1494_54 = sext i6 %add_ln1494_10 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_54"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:528  %zext_ln1494_143 = zext i10 %sext_ln1494_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_143"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:529  %conv_out_V_addr_176 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_143

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_176"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:538  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 126, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:539  %conv_out_V_addr_180 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_180"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2797  %conv_out_V_load_168 = load i14* %conv_out_V_addr_168, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_168"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2798  %trunc_ln1494_42 = trunc i14 %conv_out_V_load_168 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_42"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2799  %icmp_ln1494_168 = icmp sgt i14 %conv_out_V_load_168, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_168"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2800  %select_ln29_168 = select i1 %icmp_ln1494_168, i13 %trunc_ln1494_42, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_168"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2812  %conv_out_V_load_172 = load i14* %conv_out_V_addr_172, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_172"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2813  %trunc_ln1494_43 = trunc i14 %conv_out_V_load_172 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_43"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2814  %icmp_ln1494_172 = icmp sgt i14 %conv_out_V_load_172, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_172"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2815  %select_ln29_172 = select i1 %icmp_ln1494_172, i13 %trunc_ln1494_43, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_172"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2827  %conv_out_V_load_176 = load i14* %conv_out_V_addr_176, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_176"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2842  %conv_out_V_load_180 = load i14* %conv_out_V_addr_180, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_180"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="695" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="3">
<![CDATA[
Filter_Loop:9  %zext_ln1494_7 = zext i3 %f_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="696" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:549  %add_ln1494_113 = add i11 1020, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_113"/></StgValue>
</operation>

<operation id="697" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:550  %zext_ln1494_149 = zext i11 %add_ln1494_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_149"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:551  %conv_out_V_addr_184 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_149

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_184"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:560  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 129, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="700" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:561  %conv_out_V_addr_188 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_188"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2827  %conv_out_V_load_176 = load i14* %conv_out_V_addr_176, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_176"/></StgValue>
</operation>

<operation id="702" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2828  %trunc_ln1494_44 = trunc i14 %conv_out_V_load_176 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_44"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2829  %icmp_ln1494_176 = icmp sgt i14 %conv_out_V_load_176, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_176"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2830  %select_ln29_176 = select i1 %icmp_ln1494_176, i13 %trunc_ln1494_44, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_176"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2842  %conv_out_V_load_180 = load i14* %conv_out_V_addr_180, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_180"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2843  %trunc_ln1494_45 = trunc i14 %conv_out_V_load_180 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_45"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2844  %icmp_ln1494_180 = icmp sgt i14 %conv_out_V_load_180, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_180"/></StgValue>
</operation>

<operation id="708" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2845  %select_ln29_180 = select i1 %icmp_ln1494_180, i13 %trunc_ln1494_45, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_180"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2857  %conv_out_V_load_184 = load i14* %conv_out_V_addr_184, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_184"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2872  %conv_out_V_load_188 = load i14* %conv_out_V_addr_188, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_188"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="711" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:571  %add_ln1494_119 = add i11 -1004, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_119"/></StgValue>
</operation>

<operation id="712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:572  %zext_ln1494_155 = zext i11 %add_ln1494_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_155"/></StgValue>
</operation>

<operation id="713" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:573  %conv_out_V_addr_192 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_155

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_192"/></StgValue>
</operation>

<operation id="714" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:582  %tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 132, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:583  %conv_out_V_addr_196 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_196"/></StgValue>
</operation>

<operation id="716" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2857  %conv_out_V_load_184 = load i14* %conv_out_V_addr_184, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_184"/></StgValue>
</operation>

<operation id="717" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2858  %trunc_ln1494_46 = trunc i14 %conv_out_V_load_184 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_46"/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2859  %icmp_ln1494_184 = icmp sgt i14 %conv_out_V_load_184, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_184"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2860  %select_ln29_184 = select i1 %icmp_ln1494_184, i13 %trunc_ln1494_46, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_184"/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2872  %conv_out_V_load_188 = load i14* %conv_out_V_addr_188, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_188"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2873  %trunc_ln1494_47 = trunc i14 %conv_out_V_load_188 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_47"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2874  %icmp_ln1494_188 = icmp sgt i14 %conv_out_V_load_188, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_188"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2875  %select_ln29_188 = select i1 %icmp_ln1494_188, i13 %trunc_ln1494_47, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_188"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2887  %conv_out_V_load_192 = load i14* %conv_out_V_addr_192, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_192"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2902  %conv_out_V_load_196 = load i14* %conv_out_V_addr_196, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_196"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="726" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:593  %add_ln1494_125 = add i11 -980, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_125"/></StgValue>
</operation>

<operation id="727" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:594  %zext_ln1494_161 = zext i11 %add_ln1494_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_161"/></StgValue>
</operation>

<operation id="728" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:595  %conv_out_V_addr_200 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_161

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_200"/></StgValue>
</operation>

<operation id="729" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:604  %tmp_50 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 135, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="730" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:605  %conv_out_V_addr_204 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_204"/></StgValue>
</operation>

<operation id="731" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2887  %conv_out_V_load_192 = load i14* %conv_out_V_addr_192, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_192"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2888  %trunc_ln1494_48 = trunc i14 %conv_out_V_load_192 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_48"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2889  %icmp_ln1494_192 = icmp sgt i14 %conv_out_V_load_192, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_192"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2890  %select_ln29_192 = select i1 %icmp_ln1494_192, i13 %trunc_ln1494_48, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_192"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2902  %conv_out_V_load_196 = load i14* %conv_out_V_addr_196, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_196"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2903  %trunc_ln1494_49 = trunc i14 %conv_out_V_load_196 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_49"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2904  %icmp_ln1494_196 = icmp sgt i14 %conv_out_V_load_196, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_196"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2905  %select_ln29_196 = select i1 %icmp_ln1494_196, i13 %trunc_ln1494_49, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_196"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2917  %conv_out_V_load_200 = load i14* %conv_out_V_addr_200, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_200"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2932  %conv_out_V_load_204 = load i14* %conv_out_V_addr_204, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_204"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="741" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:615  %tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 156, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:616  %conv_out_V_addr_208 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_208"/></StgValue>
</operation>

<operation id="743" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:626  %add_ln1494_134 = add i11 -788, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_134"/></StgValue>
</operation>

<operation id="744" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:627  %zext_ln1494_170 = zext i11 %add_ln1494_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_170"/></StgValue>
</operation>

<operation id="745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:628  %conv_out_V_addr_212 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_170

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_212"/></StgValue>
</operation>

<operation id="746" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2917  %conv_out_V_load_200 = load i14* %conv_out_V_addr_200, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_200"/></StgValue>
</operation>

<operation id="747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2918  %trunc_ln1494_50 = trunc i14 %conv_out_V_load_200 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_50"/></StgValue>
</operation>

<operation id="748" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2919  %icmp_ln1494_200 = icmp sgt i14 %conv_out_V_load_200, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_200"/></StgValue>
</operation>

<operation id="749" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2920  %select_ln29_200 = select i1 %icmp_ln1494_200, i13 %trunc_ln1494_50, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_200"/></StgValue>
</operation>

<operation id="750" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2932  %conv_out_V_load_204 = load i14* %conv_out_V_addr_204, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_204"/></StgValue>
</operation>

<operation id="751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2933  %trunc_ln1494_51 = trunc i14 %conv_out_V_load_204 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_51"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2934  %icmp_ln1494_204 = icmp sgt i14 %conv_out_V_load_204, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_204"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2935  %select_ln29_204 = select i1 %icmp_ln1494_204, i13 %trunc_ln1494_51, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_204"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2947  %conv_out_V_load_208 = load i14* %conv_out_V_addr_208, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_208"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2962  %conv_out_V_load_212 = load i14* %conv_out_V_addr_212, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_212"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="756" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:637  %tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 159, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="757" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:638  %conv_out_V_addr_216 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_216"/></StgValue>
</operation>

<operation id="758" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:648  %add_ln1494_140 = add i11 -764, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_140"/></StgValue>
</operation>

<operation id="759" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:649  %zext_ln1494_176 = zext i11 %add_ln1494_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_176"/></StgValue>
</operation>

<operation id="760" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:650  %conv_out_V_addr_220 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_176

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_220"/></StgValue>
</operation>

<operation id="761" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2947  %conv_out_V_load_208 = load i14* %conv_out_V_addr_208, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_208"/></StgValue>
</operation>

<operation id="762" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2948  %trunc_ln1494_52 = trunc i14 %conv_out_V_load_208 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_52"/></StgValue>
</operation>

<operation id="763" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2949  %icmp_ln1494_208 = icmp sgt i14 %conv_out_V_load_208, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_208"/></StgValue>
</operation>

<operation id="764" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2950  %select_ln29_208 = select i1 %icmp_ln1494_208, i13 %trunc_ln1494_52, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_208"/></StgValue>
</operation>

<operation id="765" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2962  %conv_out_V_load_212 = load i14* %conv_out_V_addr_212, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_212"/></StgValue>
</operation>

<operation id="766" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2963  %trunc_ln1494_53 = trunc i14 %conv_out_V_load_212 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_53"/></StgValue>
</operation>

<operation id="767" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2964  %icmp_ln1494_212 = icmp sgt i14 %conv_out_V_load_212, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_212"/></StgValue>
</operation>

<operation id="768" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2965  %select_ln29_212 = select i1 %icmp_ln1494_212, i13 %trunc_ln1494_53, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_212"/></StgValue>
</operation>

<operation id="769" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2977  %conv_out_V_load_216 = load i14* %conv_out_V_addr_216, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_216"/></StgValue>
</operation>

<operation id="770" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2992  %conv_out_V_load_220 = load i14* %conv_out_V_addr_220, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_220"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="771" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:659  %tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 162, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="772" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:660  %conv_out_V_addr_224 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_224"/></StgValue>
</operation>

<operation id="773" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:670  %add_ln1494_146 = add i11 -740, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_146"/></StgValue>
</operation>

<operation id="774" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:671  %zext_ln1494_182 = zext i11 %add_ln1494_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_182"/></StgValue>
</operation>

<operation id="775" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:672  %conv_out_V_addr_228 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_182

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_228"/></StgValue>
</operation>

<operation id="776" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2977  %conv_out_V_load_216 = load i14* %conv_out_V_addr_216, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_216"/></StgValue>
</operation>

<operation id="777" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2978  %trunc_ln1494_54 = trunc i14 %conv_out_V_load_216 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_54"/></StgValue>
</operation>

<operation id="778" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2979  %icmp_ln1494_216 = icmp sgt i14 %conv_out_V_load_216, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_216"/></StgValue>
</operation>

<operation id="779" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2980  %select_ln29_216 = select i1 %icmp_ln1494_216, i13 %trunc_ln1494_54, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_216"/></StgValue>
</operation>

<operation id="780" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2992  %conv_out_V_load_220 = load i14* %conv_out_V_addr_220, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_220"/></StgValue>
</operation>

<operation id="781" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:2993  %trunc_ln1494_55 = trunc i14 %conv_out_V_load_220 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_55"/></StgValue>
</operation>

<operation id="782" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2994  %icmp_ln1494_220 = icmp sgt i14 %conv_out_V_load_220, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_220"/></StgValue>
</operation>

<operation id="783" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:2995  %select_ln29_220 = select i1 %icmp_ln1494_220, i13 %trunc_ln1494_55, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_220"/></StgValue>
</operation>

<operation id="784" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3007  %conv_out_V_load_224 = load i14* %conv_out_V_addr_224, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_224"/></StgValue>
</operation>

<operation id="785" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3022  %conv_out_V_load_228 = load i14* %conv_out_V_addr_228, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_228"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="786" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:681  %tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 165, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="787" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:682  %conv_out_V_addr_232 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_232"/></StgValue>
</operation>

<operation id="788" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:692  %add_ln1494_152 = add i11 -716, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_152"/></StgValue>
</operation>

<operation id="789" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:693  %zext_ln1494_188 = zext i11 %add_ln1494_152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_188"/></StgValue>
</operation>

<operation id="790" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:694  %conv_out_V_addr_236 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_188

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_236"/></StgValue>
</operation>

<operation id="791" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3007  %conv_out_V_load_224 = load i14* %conv_out_V_addr_224, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_224"/></StgValue>
</operation>

<operation id="792" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3008  %trunc_ln1494_56 = trunc i14 %conv_out_V_load_224 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_56"/></StgValue>
</operation>

<operation id="793" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3009  %icmp_ln1494_224 = icmp sgt i14 %conv_out_V_load_224, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_224"/></StgValue>
</operation>

<operation id="794" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3010  %select_ln29_224 = select i1 %icmp_ln1494_224, i13 %trunc_ln1494_56, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_224"/></StgValue>
</operation>

<operation id="795" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3022  %conv_out_V_load_228 = load i14* %conv_out_V_addr_228, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_228"/></StgValue>
</operation>

<operation id="796" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3023  %trunc_ln1494_57 = trunc i14 %conv_out_V_load_228 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_57"/></StgValue>
</operation>

<operation id="797" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3024  %icmp_ln1494_228 = icmp sgt i14 %conv_out_V_load_228, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_228"/></StgValue>
</operation>

<operation id="798" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3025  %select_ln29_228 = select i1 %icmp_ln1494_228, i13 %trunc_ln1494_57, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_228"/></StgValue>
</operation>

<operation id="799" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3037  %conv_out_V_load_232 = load i14* %conv_out_V_addr_232, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_232"/></StgValue>
</operation>

<operation id="800" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3052  %conv_out_V_load_236 = load i14* %conv_out_V_addr_236, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_236"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="801" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:703  %tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 168, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:704  %conv_out_V_addr_240 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_240"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:714  %add_ln1494_158 = add i11 -692, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_158"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:715  %zext_ln1494_194 = zext i11 %add_ln1494_158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_194"/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:716  %conv_out_V_addr_244 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_194

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_244"/></StgValue>
</operation>

<operation id="806" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3037  %conv_out_V_load_232 = load i14* %conv_out_V_addr_232, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_232"/></StgValue>
</operation>

<operation id="807" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3038  %trunc_ln1494_58 = trunc i14 %conv_out_V_load_232 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_58"/></StgValue>
</operation>

<operation id="808" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3039  %icmp_ln1494_232 = icmp sgt i14 %conv_out_V_load_232, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_232"/></StgValue>
</operation>

<operation id="809" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3040  %select_ln29_232 = select i1 %icmp_ln1494_232, i13 %trunc_ln1494_58, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_232"/></StgValue>
</operation>

<operation id="810" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3052  %conv_out_V_load_236 = load i14* %conv_out_V_addr_236, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_236"/></StgValue>
</operation>

<operation id="811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3053  %trunc_ln1494_59 = trunc i14 %conv_out_V_load_236 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_59"/></StgValue>
</operation>

<operation id="812" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3054  %icmp_ln1494_236 = icmp sgt i14 %conv_out_V_load_236, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_236"/></StgValue>
</operation>

<operation id="813" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3055  %select_ln29_236 = select i1 %icmp_ln1494_236, i13 %trunc_ln1494_59, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_236"/></StgValue>
</operation>

<operation id="814" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3067  %conv_out_V_load_240 = load i14* %conv_out_V_addr_240, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_240"/></StgValue>
</operation>

<operation id="815" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3082  %conv_out_V_load_244 = load i14* %conv_out_V_addr_244, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_244"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="816" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:725  %tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 171, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="817" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:726  %conv_out_V_addr_248 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_248"/></StgValue>
</operation>

<operation id="818" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:736  %add_ln1494_164 = add i11 -668, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_164"/></StgValue>
</operation>

<operation id="819" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:737  %zext_ln1494_200 = zext i11 %add_ln1494_164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_200"/></StgValue>
</operation>

<operation id="820" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:738  %conv_out_V_addr_252 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_200

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_252"/></StgValue>
</operation>

<operation id="821" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3067  %conv_out_V_load_240 = load i14* %conv_out_V_addr_240, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_240"/></StgValue>
</operation>

<operation id="822" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3068  %trunc_ln1494_60 = trunc i14 %conv_out_V_load_240 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_60"/></StgValue>
</operation>

<operation id="823" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3069  %icmp_ln1494_240 = icmp sgt i14 %conv_out_V_load_240, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_240"/></StgValue>
</operation>

<operation id="824" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3070  %select_ln29_240 = select i1 %icmp_ln1494_240, i13 %trunc_ln1494_60, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_240"/></StgValue>
</operation>

<operation id="825" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3082  %conv_out_V_load_244 = load i14* %conv_out_V_addr_244, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_244"/></StgValue>
</operation>

<operation id="826" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3083  %trunc_ln1494_61 = trunc i14 %conv_out_V_load_244 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_61"/></StgValue>
</operation>

<operation id="827" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3084  %icmp_ln1494_244 = icmp sgt i14 %conv_out_V_load_244, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_244"/></StgValue>
</operation>

<operation id="828" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3085  %select_ln29_244 = select i1 %icmp_ln1494_244, i13 %trunc_ln1494_61, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_244"/></StgValue>
</operation>

<operation id="829" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3097  %conv_out_V_load_248 = load i14* %conv_out_V_addr_248, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_248"/></StgValue>
</operation>

<operation id="830" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3112  %conv_out_V_load_252 = load i14* %conv_out_V_addr_252, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_252"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="831" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:748  %tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 174, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:749  %conv_out_V_addr_256 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_256"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:761  %tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 195, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:762  %conv_out_V_addr_260 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_260"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3097  %conv_out_V_load_248 = load i14* %conv_out_V_addr_248, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_248"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3098  %trunc_ln1494_62 = trunc i14 %conv_out_V_load_248 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_62"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3099  %icmp_ln1494_248 = icmp sgt i14 %conv_out_V_load_248, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_248"/></StgValue>
</operation>

<operation id="838" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3100  %select_ln29_248 = select i1 %icmp_ln1494_248, i13 %trunc_ln1494_62, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_248"/></StgValue>
</operation>

<operation id="839" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3112  %conv_out_V_load_252 = load i14* %conv_out_V_addr_252, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_252"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3113  %trunc_ln1494_63 = trunc i14 %conv_out_V_load_252 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_63"/></StgValue>
</operation>

<operation id="841" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3114  %icmp_ln1494_252 = icmp sgt i14 %conv_out_V_load_252, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_252"/></StgValue>
</operation>

<operation id="842" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3115  %select_ln29_252 = select i1 %icmp_ln1494_252, i13 %trunc_ln1494_63, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_252"/></StgValue>
</operation>

<operation id="843" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3127  %conv_out_V_load_256 = load i14* %conv_out_V_addr_256, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_256"/></StgValue>
</operation>

<operation id="844" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3142  %conv_out_V_load_260 = load i14* %conv_out_V_addr_260, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_260"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="845" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:775  %add_ln1494_173 = add i10 -476, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_173"/></StgValue>
</operation>

<operation id="846" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:776  %sext_ln1494_63 = sext i10 %add_ln1494_173 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_63"/></StgValue>
</operation>

<operation id="847" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:777  %zext_ln1494_209 = zext i11 %sext_ln1494_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_209"/></StgValue>
</operation>

<operation id="848" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:778  %conv_out_V_addr_264 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_209

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_264"/></StgValue>
</operation>

<operation id="849" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:789  %tmp_66 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 198, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="850" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:790  %conv_out_V_addr_268 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_268"/></StgValue>
</operation>

<operation id="851" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3127  %conv_out_V_load_256 = load i14* %conv_out_V_addr_256, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_256"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3128  %trunc_ln1494_64 = trunc i14 %conv_out_V_load_256 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_64"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3129  %icmp_ln1494_256 = icmp sgt i14 %conv_out_V_load_256, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_256"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3130  %select_ln29_256 = select i1 %icmp_ln1494_256, i13 %trunc_ln1494_64, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_256"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3142  %conv_out_V_load_260 = load i14* %conv_out_V_addr_260, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_260"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3143  %trunc_ln1494_65 = trunc i14 %conv_out_V_load_260 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_65"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3144  %icmp_ln1494_260 = icmp sgt i14 %conv_out_V_load_260, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_260"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3145  %select_ln29_260 = select i1 %icmp_ln1494_260, i13 %trunc_ln1494_65, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_260"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3157  %conv_out_V_load_264 = load i14* %conv_out_V_addr_264, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_264"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3172  %conv_out_V_load_268 = load i14* %conv_out_V_addr_268, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_268"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="861" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:803  %add_ln1494_179 = add i10 -452, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_179"/></StgValue>
</operation>

<operation id="862" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:804  %sext_ln1494_69 = sext i10 %add_ln1494_179 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_69"/></StgValue>
</operation>

<operation id="863" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:805  %zext_ln1494_215 = zext i11 %sext_ln1494_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_215"/></StgValue>
</operation>

<operation id="864" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:806  %conv_out_V_addr_272 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_215

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_272"/></StgValue>
</operation>

<operation id="865" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:817  %tmp_68 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 201, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="866" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:818  %conv_out_V_addr_276 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_276"/></StgValue>
</operation>

<operation id="867" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3157  %conv_out_V_load_264 = load i14* %conv_out_V_addr_264, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_264"/></StgValue>
</operation>

<operation id="868" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3158  %trunc_ln1494_66 = trunc i14 %conv_out_V_load_264 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_66"/></StgValue>
</operation>

<operation id="869" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3159  %icmp_ln1494_264 = icmp sgt i14 %conv_out_V_load_264, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_264"/></StgValue>
</operation>

<operation id="870" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3160  %select_ln29_264 = select i1 %icmp_ln1494_264, i13 %trunc_ln1494_66, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_264"/></StgValue>
</operation>

<operation id="871" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3172  %conv_out_V_load_268 = load i14* %conv_out_V_addr_268, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_268"/></StgValue>
</operation>

<operation id="872" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3173  %trunc_ln1494_67 = trunc i14 %conv_out_V_load_268 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_67"/></StgValue>
</operation>

<operation id="873" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3174  %icmp_ln1494_268 = icmp sgt i14 %conv_out_V_load_268, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_268"/></StgValue>
</operation>

<operation id="874" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3175  %select_ln29_268 = select i1 %icmp_ln1494_268, i13 %trunc_ln1494_67, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_268"/></StgValue>
</operation>

<operation id="875" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3187  %conv_out_V_load_272 = load i14* %conv_out_V_addr_272, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_272"/></StgValue>
</operation>

<operation id="876" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3202  %conv_out_V_load_276 = load i14* %conv_out_V_addr_276, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_276"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="877" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:831  %add_ln1494_185 = add i10 -428, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_185"/></StgValue>
</operation>

<operation id="878" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:832  %sext_ln1494_75 = sext i10 %add_ln1494_185 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_75"/></StgValue>
</operation>

<operation id="879" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:833  %zext_ln1494_221 = zext i11 %sext_ln1494_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_221"/></StgValue>
</operation>

<operation id="880" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:834  %conv_out_V_addr_280 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_221

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_280"/></StgValue>
</operation>

<operation id="881" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:845  %tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 204, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="882" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:846  %conv_out_V_addr_284 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_284"/></StgValue>
</operation>

<operation id="883" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3187  %conv_out_V_load_272 = load i14* %conv_out_V_addr_272, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_272"/></StgValue>
</operation>

<operation id="884" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3188  %trunc_ln1494_68 = trunc i14 %conv_out_V_load_272 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_68"/></StgValue>
</operation>

<operation id="885" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3189  %icmp_ln1494_272 = icmp sgt i14 %conv_out_V_load_272, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_272"/></StgValue>
</operation>

<operation id="886" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3190  %select_ln29_272 = select i1 %icmp_ln1494_272, i13 %trunc_ln1494_68, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_272"/></StgValue>
</operation>

<operation id="887" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3202  %conv_out_V_load_276 = load i14* %conv_out_V_addr_276, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_276"/></StgValue>
</operation>

<operation id="888" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3203  %trunc_ln1494_69 = trunc i14 %conv_out_V_load_276 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_69"/></StgValue>
</operation>

<operation id="889" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3204  %icmp_ln1494_276 = icmp sgt i14 %conv_out_V_load_276, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_276"/></StgValue>
</operation>

<operation id="890" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3205  %select_ln29_276 = select i1 %icmp_ln1494_276, i13 %trunc_ln1494_69, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_276"/></StgValue>
</operation>

<operation id="891" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3217  %conv_out_V_load_280 = load i14* %conv_out_V_addr_280, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_280"/></StgValue>
</operation>

<operation id="892" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3232  %conv_out_V_load_284 = load i14* %conv_out_V_addr_284, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_284"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="893" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:858  %add_ln1494_190 = add i10 -404, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_190"/></StgValue>
</operation>

<operation id="894" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:859  %sext_ln1494_81 = sext i10 %add_ln1494_190 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_81"/></StgValue>
</operation>

<operation id="895" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:860  %zext_ln1494_227 = zext i11 %sext_ln1494_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_227"/></StgValue>
</operation>

<operation id="896" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:861  %conv_out_V_addr_288 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_227

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_288"/></StgValue>
</operation>

<operation id="897" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:871  %tmp_72 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 207, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="898" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:872  %conv_out_V_addr_292 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_292"/></StgValue>
</operation>

<operation id="899" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3217  %conv_out_V_load_280 = load i14* %conv_out_V_addr_280, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_280"/></StgValue>
</operation>

<operation id="900" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3218  %trunc_ln1494_70 = trunc i14 %conv_out_V_load_280 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_70"/></StgValue>
</operation>

<operation id="901" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3219  %icmp_ln1494_280 = icmp sgt i14 %conv_out_V_load_280, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_280"/></StgValue>
</operation>

<operation id="902" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3220  %select_ln29_280 = select i1 %icmp_ln1494_280, i13 %trunc_ln1494_70, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_280"/></StgValue>
</operation>

<operation id="903" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3232  %conv_out_V_load_284 = load i14* %conv_out_V_addr_284, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_284"/></StgValue>
</operation>

<operation id="904" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3233  %trunc_ln1494_71 = trunc i14 %conv_out_V_load_284 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_71"/></StgValue>
</operation>

<operation id="905" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3234  %icmp_ln1494_284 = icmp sgt i14 %conv_out_V_load_284, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_284"/></StgValue>
</operation>

<operation id="906" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3235  %select_ln29_284 = select i1 %icmp_ln1494_284, i13 %trunc_ln1494_71, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_284"/></StgValue>
</operation>

<operation id="907" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3247  %conv_out_V_load_288 = load i14* %conv_out_V_addr_288, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_288"/></StgValue>
</operation>

<operation id="908" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3262  %conv_out_V_load_292 = load i14* %conv_out_V_addr_292, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_292"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="909" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:883  %add_ln1494_193 = add i10 -380, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_193"/></StgValue>
</operation>

<operation id="910" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:884  %sext_ln1494_87 = sext i10 %add_ln1494_193 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_87"/></StgValue>
</operation>

<operation id="911" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:885  %zext_ln1494_233 = zext i11 %sext_ln1494_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_233"/></StgValue>
</operation>

<operation id="912" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:886  %conv_out_V_addr_296 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_233

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_296"/></StgValue>
</operation>

<operation id="913" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:896  %tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 210, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="914" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:897  %conv_out_V_addr_300 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_300"/></StgValue>
</operation>

<operation id="915" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3247  %conv_out_V_load_288 = load i14* %conv_out_V_addr_288, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_288"/></StgValue>
</operation>

<operation id="916" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3248  %trunc_ln1494_72 = trunc i14 %conv_out_V_load_288 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_72"/></StgValue>
</operation>

<operation id="917" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3249  %icmp_ln1494_288 = icmp sgt i14 %conv_out_V_load_288, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_288"/></StgValue>
</operation>

<operation id="918" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3250  %select_ln29_288 = select i1 %icmp_ln1494_288, i13 %trunc_ln1494_72, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_288"/></StgValue>
</operation>

<operation id="919" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3262  %conv_out_V_load_292 = load i14* %conv_out_V_addr_292, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_292"/></StgValue>
</operation>

<operation id="920" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3263  %trunc_ln1494_73 = trunc i14 %conv_out_V_load_292 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_73"/></StgValue>
</operation>

<operation id="921" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3264  %icmp_ln1494_292 = icmp sgt i14 %conv_out_V_load_292, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_292"/></StgValue>
</operation>

<operation id="922" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3265  %select_ln29_292 = select i1 %icmp_ln1494_292, i13 %trunc_ln1494_73, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_292"/></StgValue>
</operation>

<operation id="923" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3277  %conv_out_V_load_296 = load i14* %conv_out_V_addr_296, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_296"/></StgValue>
</operation>

<operation id="924" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3292  %conv_out_V_load_300 = load i14* %conv_out_V_addr_300, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_300"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="925" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:908  %add_ln1494_196 = add i10 -356, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_196"/></StgValue>
</operation>

<operation id="926" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:909  %sext_ln1494_93 = sext i10 %add_ln1494_196 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_93"/></StgValue>
</operation>

<operation id="927" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:910  %zext_ln1494_239 = zext i11 %sext_ln1494_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_239"/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:911  %conv_out_V_addr_304 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_239

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_304"/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:921  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 213, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="930" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:922  %conv_out_V_addr_308 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_308"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3277  %conv_out_V_load_296 = load i14* %conv_out_V_addr_296, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_296"/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3278  %trunc_ln1494_74 = trunc i14 %conv_out_V_load_296 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_74"/></StgValue>
</operation>

<operation id="933" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3279  %icmp_ln1494_296 = icmp sgt i14 %conv_out_V_load_296, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_296"/></StgValue>
</operation>

<operation id="934" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3280  %select_ln29_296 = select i1 %icmp_ln1494_296, i13 %trunc_ln1494_74, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_296"/></StgValue>
</operation>

<operation id="935" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3292  %conv_out_V_load_300 = load i14* %conv_out_V_addr_300, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_300"/></StgValue>
</operation>

<operation id="936" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3293  %trunc_ln1494_75 = trunc i14 %conv_out_V_load_300 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_75"/></StgValue>
</operation>

<operation id="937" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3294  %icmp_ln1494_300 = icmp sgt i14 %conv_out_V_load_300, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_300"/></StgValue>
</operation>

<operation id="938" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3295  %select_ln29_300 = select i1 %icmp_ln1494_300, i13 %trunc_ln1494_75, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_300"/></StgValue>
</operation>

<operation id="939" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3307  %conv_out_V_load_304 = load i14* %conv_out_V_addr_304, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_304"/></StgValue>
</operation>

<operation id="940" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3322  %conv_out_V_load_308 = load i14* %conv_out_V_addr_308, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_308"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="941" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:933  %tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 234, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="942" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:934  %conv_out_V_addr_312 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_312"/></StgValue>
</operation>

<operation id="943" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:944  %sext_ln1494_102 = sext i9 %add_ln1494_40 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_102"/></StgValue>
</operation>

<operation id="944" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:945  %zext_ln1494_248 = zext i11 %sext_ln1494_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_248"/></StgValue>
</operation>

<operation id="945" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:946  %conv_out_V_addr_316 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_248

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_316"/></StgValue>
</operation>

<operation id="946" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3307  %conv_out_V_load_304 = load i14* %conv_out_V_addr_304, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_304"/></StgValue>
</operation>

<operation id="947" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3308  %trunc_ln1494_76 = trunc i14 %conv_out_V_load_304 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_76"/></StgValue>
</operation>

<operation id="948" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3309  %icmp_ln1494_304 = icmp sgt i14 %conv_out_V_load_304, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_304"/></StgValue>
</operation>

<operation id="949" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3310  %select_ln29_304 = select i1 %icmp_ln1494_304, i13 %trunc_ln1494_76, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_304"/></StgValue>
</operation>

<operation id="950" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3322  %conv_out_V_load_308 = load i14* %conv_out_V_addr_308, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_308"/></StgValue>
</operation>

<operation id="951" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3323  %trunc_ln1494_77 = trunc i14 %conv_out_V_load_308 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_77"/></StgValue>
</operation>

<operation id="952" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3324  %icmp_ln1494_308 = icmp sgt i14 %conv_out_V_load_308, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_308"/></StgValue>
</operation>

<operation id="953" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3325  %select_ln29_308 = select i1 %icmp_ln1494_308, i13 %trunc_ln1494_77, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_308"/></StgValue>
</operation>

<operation id="954" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3337  %conv_out_V_load_312 = load i14* %conv_out_V_addr_312, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_312"/></StgValue>
</operation>

<operation id="955" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3352  %conv_out_V_load_316 = load i14* %conv_out_V_addr_316, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_316"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="956" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:955  %tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 237, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="957" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:956  %conv_out_V_addr_320 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_320"/></StgValue>
</operation>

<operation id="958" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:966  %sext_ln1494_105 = sext i9 %add_ln1494_46 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_105"/></StgValue>
</operation>

<operation id="959" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:967  %zext_ln1494_254 = zext i11 %sext_ln1494_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_254"/></StgValue>
</operation>

<operation id="960" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:968  %conv_out_V_addr_324 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_254

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_324"/></StgValue>
</operation>

<operation id="961" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3337  %conv_out_V_load_312 = load i14* %conv_out_V_addr_312, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_312"/></StgValue>
</operation>

<operation id="962" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3338  %trunc_ln1494_78 = trunc i14 %conv_out_V_load_312 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_78"/></StgValue>
</operation>

<operation id="963" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3339  %icmp_ln1494_312 = icmp sgt i14 %conv_out_V_load_312, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_312"/></StgValue>
</operation>

<operation id="964" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3340  %select_ln29_312 = select i1 %icmp_ln1494_312, i13 %trunc_ln1494_78, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_312"/></StgValue>
</operation>

<operation id="965" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3352  %conv_out_V_load_316 = load i14* %conv_out_V_addr_316, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_316"/></StgValue>
</operation>

<operation id="966" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3353  %trunc_ln1494_79 = trunc i14 %conv_out_V_load_316 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_79"/></StgValue>
</operation>

<operation id="967" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3354  %icmp_ln1494_316 = icmp sgt i14 %conv_out_V_load_316, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_316"/></StgValue>
</operation>

<operation id="968" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3355  %select_ln29_316 = select i1 %icmp_ln1494_316, i13 %trunc_ln1494_79, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_316"/></StgValue>
</operation>

<operation id="969" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3367  %conv_out_V_load_320 = load i14* %conv_out_V_addr_320, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_320"/></StgValue>
</operation>

<operation id="970" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3382  %conv_out_V_load_324 = load i14* %conv_out_V_addr_324, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_324"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="971" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:977  %tmp_81 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 240, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="972" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:978  %conv_out_V_addr_328 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_328"/></StgValue>
</operation>

<operation id="973" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="11" op_0_bw="8">
<![CDATA[
Filter_Loop:988  %sext_ln1494_108 = sext i8 %add_ln1494_52 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_108"/></StgValue>
</operation>

<operation id="974" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:989  %zext_ln1494_260 = zext i11 %sext_ln1494_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_260"/></StgValue>
</operation>

<operation id="975" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:990  %conv_out_V_addr_332 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_260

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_332"/></StgValue>
</operation>

<operation id="976" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3367  %conv_out_V_load_320 = load i14* %conv_out_V_addr_320, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_320"/></StgValue>
</operation>

<operation id="977" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3368  %trunc_ln1494_80 = trunc i14 %conv_out_V_load_320 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_80"/></StgValue>
</operation>

<operation id="978" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3369  %icmp_ln1494_320 = icmp sgt i14 %conv_out_V_load_320, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_320"/></StgValue>
</operation>

<operation id="979" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3370  %select_ln29_320 = select i1 %icmp_ln1494_320, i13 %trunc_ln1494_80, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_320"/></StgValue>
</operation>

<operation id="980" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3382  %conv_out_V_load_324 = load i14* %conv_out_V_addr_324, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_324"/></StgValue>
</operation>

<operation id="981" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3383  %trunc_ln1494_81 = trunc i14 %conv_out_V_load_324 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_81"/></StgValue>
</operation>

<operation id="982" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3384  %icmp_ln1494_324 = icmp sgt i14 %conv_out_V_load_324, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_324"/></StgValue>
</operation>

<operation id="983" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3385  %select_ln29_324 = select i1 %icmp_ln1494_324, i13 %trunc_ln1494_81, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_324"/></StgValue>
</operation>

<operation id="984" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3397  %conv_out_V_load_328 = load i14* %conv_out_V_addr_328, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_328"/></StgValue>
</operation>

<operation id="985" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3412  %conv_out_V_load_332 = load i14* %conv_out_V_addr_332, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_332"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="986" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:999  %tmp_83 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 243, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="987" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1000  %conv_out_V_addr_336 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_336"/></StgValue>
</operation>

<operation id="988" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="11" op_0_bw="8">
<![CDATA[
Filter_Loop:1010  %sext_ln1494_111 = sext i8 %add_ln1494_58 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_111"/></StgValue>
</operation>

<operation id="989" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1011  %zext_ln1494_266 = zext i11 %sext_ln1494_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_266"/></StgValue>
</operation>

<operation id="990" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1012  %conv_out_V_addr_340 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_266

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_340"/></StgValue>
</operation>

<operation id="991" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3397  %conv_out_V_load_328 = load i14* %conv_out_V_addr_328, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_328"/></StgValue>
</operation>

<operation id="992" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3398  %trunc_ln1494_82 = trunc i14 %conv_out_V_load_328 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_82"/></StgValue>
</operation>

<operation id="993" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3399  %icmp_ln1494_328 = icmp sgt i14 %conv_out_V_load_328, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_328"/></StgValue>
</operation>

<operation id="994" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3400  %select_ln29_328 = select i1 %icmp_ln1494_328, i13 %trunc_ln1494_82, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_328"/></StgValue>
</operation>

<operation id="995" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3412  %conv_out_V_load_332 = load i14* %conv_out_V_addr_332, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_332"/></StgValue>
</operation>

<operation id="996" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3413  %trunc_ln1494_83 = trunc i14 %conv_out_V_load_332 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_83"/></StgValue>
</operation>

<operation id="997" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3414  %icmp_ln1494_332 = icmp sgt i14 %conv_out_V_load_332, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_332"/></StgValue>
</operation>

<operation id="998" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3415  %select_ln29_332 = select i1 %icmp_ln1494_332, i13 %trunc_ln1494_83, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_332"/></StgValue>
</operation>

<operation id="999" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3427  %conv_out_V_load_336 = load i14* %conv_out_V_addr_336, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_336"/></StgValue>
</operation>

<operation id="1000" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3442  %conv_out_V_load_340 = load i14* %conv_out_V_addr_340, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_340"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1001" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1021  %tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 246, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1002" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1022  %conv_out_V_addr_344 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_344"/></StgValue>
</operation>

<operation id="1003" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="11" op_0_bw="8">
<![CDATA[
Filter_Loop:1032  %sext_ln1494_114 = sext i8 %add_ln1494_64 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_114"/></StgValue>
</operation>

<operation id="1004" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1033  %zext_ln1494_272 = zext i11 %sext_ln1494_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_272"/></StgValue>
</operation>

<operation id="1005" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1034  %conv_out_V_addr_348 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_272

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_348"/></StgValue>
</operation>

<operation id="1006" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3427  %conv_out_V_load_336 = load i14* %conv_out_V_addr_336, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_336"/></StgValue>
</operation>

<operation id="1007" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3428  %trunc_ln1494_84 = trunc i14 %conv_out_V_load_336 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_84"/></StgValue>
</operation>

<operation id="1008" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3429  %icmp_ln1494_336 = icmp sgt i14 %conv_out_V_load_336, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_336"/></StgValue>
</operation>

<operation id="1009" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3430  %select_ln29_336 = select i1 %icmp_ln1494_336, i13 %trunc_ln1494_84, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_336"/></StgValue>
</operation>

<operation id="1010" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3442  %conv_out_V_load_340 = load i14* %conv_out_V_addr_340, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_340"/></StgValue>
</operation>

<operation id="1011" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3443  %trunc_ln1494_85 = trunc i14 %conv_out_V_load_340 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_85"/></StgValue>
</operation>

<operation id="1012" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3444  %icmp_ln1494_340 = icmp sgt i14 %conv_out_V_load_340, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_340"/></StgValue>
</operation>

<operation id="1013" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3445  %select_ln29_340 = select i1 %icmp_ln1494_340, i13 %trunc_ln1494_85, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_340"/></StgValue>
</operation>

<operation id="1014" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3457  %conv_out_V_load_344 = load i14* %conv_out_V_addr_344, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_344"/></StgValue>
</operation>

<operation id="1015" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3472  %conv_out_V_load_348 = load i14* %conv_out_V_addr_348, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_348"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1016" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1043  %tmp_87 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 249, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1017" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1044  %conv_out_V_addr_352 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_352"/></StgValue>
</operation>

<operation id="1018" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="11" op_0_bw="7">
<![CDATA[
Filter_Loop:1054  %sext_ln1494_117 = sext i7 %add_ln1494_20 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_117"/></StgValue>
</operation>

<operation id="1019" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1055  %zext_ln1494_278 = zext i11 %sext_ln1494_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_278"/></StgValue>
</operation>

<operation id="1020" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1056  %conv_out_V_addr_356 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_278

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_356"/></StgValue>
</operation>

<operation id="1021" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3457  %conv_out_V_load_344 = load i14* %conv_out_V_addr_344, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_344"/></StgValue>
</operation>

<operation id="1022" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3458  %trunc_ln1494_86 = trunc i14 %conv_out_V_load_344 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_86"/></StgValue>
</operation>

<operation id="1023" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3459  %icmp_ln1494_344 = icmp sgt i14 %conv_out_V_load_344, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_344"/></StgValue>
</operation>

<operation id="1024" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3460  %select_ln29_344 = select i1 %icmp_ln1494_344, i13 %trunc_ln1494_86, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_344"/></StgValue>
</operation>

<operation id="1025" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3472  %conv_out_V_load_348 = load i14* %conv_out_V_addr_348, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_348"/></StgValue>
</operation>

<operation id="1026" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3473  %trunc_ln1494_87 = trunc i14 %conv_out_V_load_348 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_87"/></StgValue>
</operation>

<operation id="1027" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3474  %icmp_ln1494_348 = icmp sgt i14 %conv_out_V_load_348, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_348"/></StgValue>
</operation>

<operation id="1028" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3475  %select_ln29_348 = select i1 %icmp_ln1494_348, i13 %trunc_ln1494_87, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_348"/></StgValue>
</operation>

<operation id="1029" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3487  %conv_out_V_load_352 = load i14* %conv_out_V_addr_352, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_352"/></StgValue>
</operation>

<operation id="1030" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3502  %conv_out_V_load_356 = load i14* %conv_out_V_addr_356, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_356"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1031" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1065  %tmp_89 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 252, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1032" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1066  %conv_out_V_addr_360 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_360"/></StgValue>
</operation>

<operation id="1033" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1076  %tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 273, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1034" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1077  %conv_out_V_addr_364 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_364"/></StgValue>
</operation>

<operation id="1035" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3487  %conv_out_V_load_352 = load i14* %conv_out_V_addr_352, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_352"/></StgValue>
</operation>

<operation id="1036" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3488  %trunc_ln1494_88 = trunc i14 %conv_out_V_load_352 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_88"/></StgValue>
</operation>

<operation id="1037" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3489  %icmp_ln1494_352 = icmp sgt i14 %conv_out_V_load_352, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_352"/></StgValue>
</operation>

<operation id="1038" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3490  %select_ln29_352 = select i1 %icmp_ln1494_352, i13 %trunc_ln1494_88, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_352"/></StgValue>
</operation>

<operation id="1039" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3502  %conv_out_V_load_356 = load i14* %conv_out_V_addr_356, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_356"/></StgValue>
</operation>

<operation id="1040" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3503  %trunc_ln1494_89 = trunc i14 %conv_out_V_load_356 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_89"/></StgValue>
</operation>

<operation id="1041" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3504  %icmp_ln1494_356 = icmp sgt i14 %conv_out_V_load_356, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_356"/></StgValue>
</operation>

<operation id="1042" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3505  %select_ln29_356 = select i1 %icmp_ln1494_356, i13 %trunc_ln1494_89, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_356"/></StgValue>
</operation>

<operation id="1043" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3517  %conv_out_V_load_360 = load i14* %conv_out_V_addr_360, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_360"/></StgValue>
</operation>

<operation id="1044" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3532  %conv_out_V_load_364 = load i14* %conv_out_V_addr_364, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_364"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1045" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="3">
<![CDATA[
Filter_Loop:4  %zext_ln1494 = zext i3 %f_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="1046" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1087  %add_ln1494_220 = add i12 -1900, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_220"/></StgValue>
</operation>

<operation id="1047" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1088  %zext_ln1494_287 = zext i12 %add_ln1494_220 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_287"/></StgValue>
</operation>

<operation id="1048" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1089  %conv_out_V_addr_368 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_287

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_368"/></StgValue>
</operation>

<operation id="1049" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1098  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 276, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1050" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1099  %conv_out_V_addr_372 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_372"/></StgValue>
</operation>

<operation id="1051" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3517  %conv_out_V_load_360 = load i14* %conv_out_V_addr_360, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_360"/></StgValue>
</operation>

<operation id="1052" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3518  %trunc_ln1494_90 = trunc i14 %conv_out_V_load_360 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_90"/></StgValue>
</operation>

<operation id="1053" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3519  %icmp_ln1494_360 = icmp sgt i14 %conv_out_V_load_360, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_360"/></StgValue>
</operation>

<operation id="1054" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3520  %select_ln29_360 = select i1 %icmp_ln1494_360, i13 %trunc_ln1494_90, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_360"/></StgValue>
</operation>

<operation id="1055" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3532  %conv_out_V_load_364 = load i14* %conv_out_V_addr_364, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_364"/></StgValue>
</operation>

<operation id="1056" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3533  %trunc_ln1494_91 = trunc i14 %conv_out_V_load_364 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_91"/></StgValue>
</operation>

<operation id="1057" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3534  %icmp_ln1494_364 = icmp sgt i14 %conv_out_V_load_364, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_364"/></StgValue>
</operation>

<operation id="1058" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3535  %select_ln29_364 = select i1 %icmp_ln1494_364, i13 %trunc_ln1494_91, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_364"/></StgValue>
</operation>

<operation id="1059" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3547  %conv_out_V_load_368 = load i14* %conv_out_V_addr_368, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_368"/></StgValue>
</operation>

<operation id="1060" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3562  %conv_out_V_load_372 = load i14* %conv_out_V_addr_372, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_372"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1061" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1109  %add_ln1494_226 = add i12 -1876, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_226"/></StgValue>
</operation>

<operation id="1062" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1110  %zext_ln1494_293 = zext i12 %add_ln1494_226 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_293"/></StgValue>
</operation>

<operation id="1063" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1111  %conv_out_V_addr_376 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_293

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_376"/></StgValue>
</operation>

<operation id="1064" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1120  %tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 279, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1065" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1121  %conv_out_V_addr_380 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_380"/></StgValue>
</operation>

<operation id="1066" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3547  %conv_out_V_load_368 = load i14* %conv_out_V_addr_368, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_368"/></StgValue>
</operation>

<operation id="1067" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3548  %trunc_ln1494_92 = trunc i14 %conv_out_V_load_368 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_92"/></StgValue>
</operation>

<operation id="1068" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3549  %icmp_ln1494_368 = icmp sgt i14 %conv_out_V_load_368, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_368"/></StgValue>
</operation>

<operation id="1069" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3550  %select_ln29_368 = select i1 %icmp_ln1494_368, i13 %trunc_ln1494_92, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_368"/></StgValue>
</operation>

<operation id="1070" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3562  %conv_out_V_load_372 = load i14* %conv_out_V_addr_372, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_372"/></StgValue>
</operation>

<operation id="1071" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3563  %trunc_ln1494_93 = trunc i14 %conv_out_V_load_372 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_93"/></StgValue>
</operation>

<operation id="1072" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3564  %icmp_ln1494_372 = icmp sgt i14 %conv_out_V_load_372, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_372"/></StgValue>
</operation>

<operation id="1073" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3565  %select_ln29_372 = select i1 %icmp_ln1494_372, i13 %trunc_ln1494_93, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_372"/></StgValue>
</operation>

<operation id="1074" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3577  %conv_out_V_load_376 = load i14* %conv_out_V_addr_376, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_376"/></StgValue>
</operation>

<operation id="1075" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3592  %conv_out_V_load_380 = load i14* %conv_out_V_addr_380, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_380"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1076" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1131  %add_ln1494_232 = add i12 -1852, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_232"/></StgValue>
</operation>

<operation id="1077" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1132  %zext_ln1494_299 = zext i12 %add_ln1494_232 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_299"/></StgValue>
</operation>

<operation id="1078" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1133  %conv_out_V_addr_384 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_299

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_384"/></StgValue>
</operation>

<operation id="1079" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1142  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 282, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1080" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1143  %conv_out_V_addr_388 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_388"/></StgValue>
</operation>

<operation id="1081" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3577  %conv_out_V_load_376 = load i14* %conv_out_V_addr_376, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_376"/></StgValue>
</operation>

<operation id="1082" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3578  %trunc_ln1494_94 = trunc i14 %conv_out_V_load_376 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_94"/></StgValue>
</operation>

<operation id="1083" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3579  %icmp_ln1494_376 = icmp sgt i14 %conv_out_V_load_376, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_376"/></StgValue>
</operation>

<operation id="1084" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3580  %select_ln29_376 = select i1 %icmp_ln1494_376, i13 %trunc_ln1494_94, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_376"/></StgValue>
</operation>

<operation id="1085" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3592  %conv_out_V_load_380 = load i14* %conv_out_V_addr_380, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_380"/></StgValue>
</operation>

<operation id="1086" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3593  %trunc_ln1494_95 = trunc i14 %conv_out_V_load_380 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_95"/></StgValue>
</operation>

<operation id="1087" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3594  %icmp_ln1494_380 = icmp sgt i14 %conv_out_V_load_380, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_380"/></StgValue>
</operation>

<operation id="1088" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3595  %select_ln29_380 = select i1 %icmp_ln1494_380, i13 %trunc_ln1494_95, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_380"/></StgValue>
</operation>

<operation id="1089" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3607  %conv_out_V_load_384 = load i14* %conv_out_V_addr_384, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_384"/></StgValue>
</operation>

<operation id="1090" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3622  %conv_out_V_load_388 = load i14* %conv_out_V_addr_388, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_388"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1091" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1153  %add_ln1494_238 = add i12 -1828, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_238"/></StgValue>
</operation>

<operation id="1092" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1154  %zext_ln1494_305 = zext i12 %add_ln1494_238 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_305"/></StgValue>
</operation>

<operation id="1093" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1155  %conv_out_V_addr_392 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_305

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_392"/></StgValue>
</operation>

<operation id="1094" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1164  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 285, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1095" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1165  %conv_out_V_addr_396 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_396"/></StgValue>
</operation>

<operation id="1096" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3607  %conv_out_V_load_384 = load i14* %conv_out_V_addr_384, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_384"/></StgValue>
</operation>

<operation id="1097" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3608  %trunc_ln1494_96 = trunc i14 %conv_out_V_load_384 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_96"/></StgValue>
</operation>

<operation id="1098" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3609  %icmp_ln1494_384 = icmp sgt i14 %conv_out_V_load_384, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_384"/></StgValue>
</operation>

<operation id="1099" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3610  %select_ln29_384 = select i1 %icmp_ln1494_384, i13 %trunc_ln1494_96, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_384"/></StgValue>
</operation>

<operation id="1100" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3622  %conv_out_V_load_388 = load i14* %conv_out_V_addr_388, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_388"/></StgValue>
</operation>

<operation id="1101" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3623  %trunc_ln1494_97 = trunc i14 %conv_out_V_load_388 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_97"/></StgValue>
</operation>

<operation id="1102" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3624  %icmp_ln1494_388 = icmp sgt i14 %conv_out_V_load_388, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_388"/></StgValue>
</operation>

<operation id="1103" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3625  %select_ln29_388 = select i1 %icmp_ln1494_388, i13 %trunc_ln1494_97, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_388"/></StgValue>
</operation>

<operation id="1104" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3637  %conv_out_V_load_392 = load i14* %conv_out_V_addr_392, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_392"/></StgValue>
</operation>

<operation id="1105" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3652  %conv_out_V_load_396 = load i14* %conv_out_V_addr_396, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_396"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1106" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1175  %add_ln1494_244 = add i12 -1804, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_244"/></StgValue>
</operation>

<operation id="1107" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1176  %zext_ln1494_311 = zext i12 %add_ln1494_244 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_311"/></StgValue>
</operation>

<operation id="1108" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1177  %conv_out_V_addr_400 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_311

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_400"/></StgValue>
</operation>

<operation id="1109" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1186  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 288, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1110" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1187  %conv_out_V_addr_404 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_404"/></StgValue>
</operation>

<operation id="1111" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3637  %conv_out_V_load_392 = load i14* %conv_out_V_addr_392, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_392"/></StgValue>
</operation>

<operation id="1112" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3638  %trunc_ln1494_98 = trunc i14 %conv_out_V_load_392 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_98"/></StgValue>
</operation>

<operation id="1113" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3639  %icmp_ln1494_392 = icmp sgt i14 %conv_out_V_load_392, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_392"/></StgValue>
</operation>

<operation id="1114" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3640  %select_ln29_392 = select i1 %icmp_ln1494_392, i13 %trunc_ln1494_98, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_392"/></StgValue>
</operation>

<operation id="1115" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3652  %conv_out_V_load_396 = load i14* %conv_out_V_addr_396, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_396"/></StgValue>
</operation>

<operation id="1116" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3653  %trunc_ln1494_99 = trunc i14 %conv_out_V_load_396 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_99"/></StgValue>
</operation>

<operation id="1117" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3654  %icmp_ln1494_396 = icmp sgt i14 %conv_out_V_load_396, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_396"/></StgValue>
</operation>

<operation id="1118" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3655  %select_ln29_396 = select i1 %icmp_ln1494_396, i13 %trunc_ln1494_99, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_396"/></StgValue>
</operation>

<operation id="1119" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3667  %conv_out_V_load_400 = load i14* %conv_out_V_addr_400, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_400"/></StgValue>
</operation>

<operation id="1120" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3682  %conv_out_V_load_404 = load i14* %conv_out_V_addr_404, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_404"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1121" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1197  %add_ln1494_250 = add i12 -1780, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_250"/></StgValue>
</operation>

<operation id="1122" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1198  %zext_ln1494_317 = zext i12 %add_ln1494_250 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_317"/></StgValue>
</operation>

<operation id="1123" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1199  %conv_out_V_addr_408 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_317

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_408"/></StgValue>
</operation>

<operation id="1124" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1208  %tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 291, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1125" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1209  %conv_out_V_addr_412 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_412"/></StgValue>
</operation>

<operation id="1126" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3667  %conv_out_V_load_400 = load i14* %conv_out_V_addr_400, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_400"/></StgValue>
</operation>

<operation id="1127" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3668  %trunc_ln1494_100 = trunc i14 %conv_out_V_load_400 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_100"/></StgValue>
</operation>

<operation id="1128" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3669  %icmp_ln1494_400 = icmp sgt i14 %conv_out_V_load_400, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_400"/></StgValue>
</operation>

<operation id="1129" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3670  %select_ln29_400 = select i1 %icmp_ln1494_400, i13 %trunc_ln1494_100, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_400"/></StgValue>
</operation>

<operation id="1130" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3682  %conv_out_V_load_404 = load i14* %conv_out_V_addr_404, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_404"/></StgValue>
</operation>

<operation id="1131" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3683  %trunc_ln1494_101 = trunc i14 %conv_out_V_load_404 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_101"/></StgValue>
</operation>

<operation id="1132" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3684  %icmp_ln1494_404 = icmp sgt i14 %conv_out_V_load_404, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_404"/></StgValue>
</operation>

<operation id="1133" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3685  %select_ln29_404 = select i1 %icmp_ln1494_404, i13 %trunc_ln1494_101, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_404"/></StgValue>
</operation>

<operation id="1134" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3697  %conv_out_V_load_408 = load i14* %conv_out_V_addr_408, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_408"/></StgValue>
</operation>

<operation id="1135" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3712  %conv_out_V_load_412 = load i14* %conv_out_V_addr_412, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_412"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1136" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1219  %tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 312, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1137" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1220  %conv_out_V_addr_416 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_416"/></StgValue>
</operation>

<operation id="1138" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1230  %add_ln1494_259 = add i12 -1588, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_259"/></StgValue>
</operation>

<operation id="1139" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1231  %zext_ln1494_326 = zext i12 %add_ln1494_259 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_326"/></StgValue>
</operation>

<operation id="1140" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1232  %conv_out_V_addr_420 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_326

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_420"/></StgValue>
</operation>

<operation id="1141" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3697  %conv_out_V_load_408 = load i14* %conv_out_V_addr_408, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_408"/></StgValue>
</operation>

<operation id="1142" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3698  %trunc_ln1494_102 = trunc i14 %conv_out_V_load_408 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_102"/></StgValue>
</operation>

<operation id="1143" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3699  %icmp_ln1494_408 = icmp sgt i14 %conv_out_V_load_408, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_408"/></StgValue>
</operation>

<operation id="1144" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3700  %select_ln29_408 = select i1 %icmp_ln1494_408, i13 %trunc_ln1494_102, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_408"/></StgValue>
</operation>

<operation id="1145" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3712  %conv_out_V_load_412 = load i14* %conv_out_V_addr_412, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_412"/></StgValue>
</operation>

<operation id="1146" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3713  %trunc_ln1494_103 = trunc i14 %conv_out_V_load_412 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_103"/></StgValue>
</operation>

<operation id="1147" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3714  %icmp_ln1494_412 = icmp sgt i14 %conv_out_V_load_412, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_412"/></StgValue>
</operation>

<operation id="1148" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3715  %select_ln29_412 = select i1 %icmp_ln1494_412, i13 %trunc_ln1494_103, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_412"/></StgValue>
</operation>

<operation id="1149" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3727  %conv_out_V_load_416 = load i14* %conv_out_V_addr_416, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_416"/></StgValue>
</operation>

<operation id="1150" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3742  %conv_out_V_load_420 = load i14* %conv_out_V_addr_420, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_420"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1151" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1241  %tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 315, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1152" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1242  %conv_out_V_addr_424 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_424"/></StgValue>
</operation>

<operation id="1153" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1252  %add_ln1494_265 = add i12 -1564, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_265"/></StgValue>
</operation>

<operation id="1154" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1253  %zext_ln1494_332 = zext i12 %add_ln1494_265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_332"/></StgValue>
</operation>

<operation id="1155" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1254  %conv_out_V_addr_428 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_332

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_428"/></StgValue>
</operation>

<operation id="1156" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3727  %conv_out_V_load_416 = load i14* %conv_out_V_addr_416, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_416"/></StgValue>
</operation>

<operation id="1157" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3728  %trunc_ln1494_104 = trunc i14 %conv_out_V_load_416 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_104"/></StgValue>
</operation>

<operation id="1158" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3729  %icmp_ln1494_416 = icmp sgt i14 %conv_out_V_load_416, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_416"/></StgValue>
</operation>

<operation id="1159" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3730  %select_ln29_416 = select i1 %icmp_ln1494_416, i13 %trunc_ln1494_104, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_416"/></StgValue>
</operation>

<operation id="1160" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3742  %conv_out_V_load_420 = load i14* %conv_out_V_addr_420, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_420"/></StgValue>
</operation>

<operation id="1161" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3743  %trunc_ln1494_105 = trunc i14 %conv_out_V_load_420 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_105"/></StgValue>
</operation>

<operation id="1162" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3744  %icmp_ln1494_420 = icmp sgt i14 %conv_out_V_load_420, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_420"/></StgValue>
</operation>

<operation id="1163" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3745  %select_ln29_420 = select i1 %icmp_ln1494_420, i13 %trunc_ln1494_105, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_420"/></StgValue>
</operation>

<operation id="1164" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3757  %conv_out_V_load_424 = load i14* %conv_out_V_addr_424, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_424"/></StgValue>
</operation>

<operation id="1165" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3772  %conv_out_V_load_428 = load i14* %conv_out_V_addr_428, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_428"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1166" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1263  %tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 318, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1167" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1264  %conv_out_V_addr_432 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_432"/></StgValue>
</operation>

<operation id="1168" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1274  %add_ln1494_271 = add i12 -1540, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_271"/></StgValue>
</operation>

<operation id="1169" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1275  %zext_ln1494_338 = zext i12 %add_ln1494_271 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_338"/></StgValue>
</operation>

<operation id="1170" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1276  %conv_out_V_addr_436 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_338

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_436"/></StgValue>
</operation>

<operation id="1171" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3757  %conv_out_V_load_424 = load i14* %conv_out_V_addr_424, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_424"/></StgValue>
</operation>

<operation id="1172" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3758  %trunc_ln1494_106 = trunc i14 %conv_out_V_load_424 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_106"/></StgValue>
</operation>

<operation id="1173" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3759  %icmp_ln1494_424 = icmp sgt i14 %conv_out_V_load_424, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_424"/></StgValue>
</operation>

<operation id="1174" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3760  %select_ln29_424 = select i1 %icmp_ln1494_424, i13 %trunc_ln1494_106, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_424"/></StgValue>
</operation>

<operation id="1175" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3772  %conv_out_V_load_428 = load i14* %conv_out_V_addr_428, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_428"/></StgValue>
</operation>

<operation id="1176" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3773  %trunc_ln1494_107 = trunc i14 %conv_out_V_load_428 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_107"/></StgValue>
</operation>

<operation id="1177" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3774  %icmp_ln1494_428 = icmp sgt i14 %conv_out_V_load_428, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_428"/></StgValue>
</operation>

<operation id="1178" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3775  %select_ln29_428 = select i1 %icmp_ln1494_428, i13 %trunc_ln1494_107, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_428"/></StgValue>
</operation>

<operation id="1179" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3787  %conv_out_V_load_432 = load i14* %conv_out_V_addr_432, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_432"/></StgValue>
</operation>

<operation id="1180" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3802  %conv_out_V_load_436 = load i14* %conv_out_V_addr_436, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_436"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1181" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1285  %tmp_109 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 321, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1182" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1286  %conv_out_V_addr_440 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_440"/></StgValue>
</operation>

<operation id="1183" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1296  %add_ln1494_277 = add i12 -1516, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_277"/></StgValue>
</operation>

<operation id="1184" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1297  %zext_ln1494_344 = zext i12 %add_ln1494_277 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_344"/></StgValue>
</operation>

<operation id="1185" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1298  %conv_out_V_addr_444 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_344

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_444"/></StgValue>
</operation>

<operation id="1186" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3787  %conv_out_V_load_432 = load i14* %conv_out_V_addr_432, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_432"/></StgValue>
</operation>

<operation id="1187" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3788  %trunc_ln1494_108 = trunc i14 %conv_out_V_load_432 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_108"/></StgValue>
</operation>

<operation id="1188" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3789  %icmp_ln1494_432 = icmp sgt i14 %conv_out_V_load_432, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_432"/></StgValue>
</operation>

<operation id="1189" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3790  %select_ln29_432 = select i1 %icmp_ln1494_432, i13 %trunc_ln1494_108, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_432"/></StgValue>
</operation>

<operation id="1190" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3802  %conv_out_V_load_436 = load i14* %conv_out_V_addr_436, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_436"/></StgValue>
</operation>

<operation id="1191" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3803  %trunc_ln1494_109 = trunc i14 %conv_out_V_load_436 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_109"/></StgValue>
</operation>

<operation id="1192" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3804  %icmp_ln1494_436 = icmp sgt i14 %conv_out_V_load_436, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_436"/></StgValue>
</operation>

<operation id="1193" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3805  %select_ln29_436 = select i1 %icmp_ln1494_436, i13 %trunc_ln1494_109, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_436"/></StgValue>
</operation>

<operation id="1194" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3817  %conv_out_V_load_440 = load i14* %conv_out_V_addr_440, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_440"/></StgValue>
</operation>

<operation id="1195" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3832  %conv_out_V_load_444 = load i14* %conv_out_V_addr_444, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_444"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1196" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1307  %tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 324, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1197" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1308  %conv_out_V_addr_448 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_448"/></StgValue>
</operation>

<operation id="1198" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1318  %add_ln1494_283 = add i12 -1492, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_283"/></StgValue>
</operation>

<operation id="1199" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1319  %zext_ln1494_350 = zext i12 %add_ln1494_283 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_350"/></StgValue>
</operation>

<operation id="1200" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1320  %conv_out_V_addr_452 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_350

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_452"/></StgValue>
</operation>

<operation id="1201" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3817  %conv_out_V_load_440 = load i14* %conv_out_V_addr_440, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_440"/></StgValue>
</operation>

<operation id="1202" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3818  %trunc_ln1494_110 = trunc i14 %conv_out_V_load_440 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_110"/></StgValue>
</operation>

<operation id="1203" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3819  %icmp_ln1494_440 = icmp sgt i14 %conv_out_V_load_440, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_440"/></StgValue>
</operation>

<operation id="1204" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3820  %select_ln29_440 = select i1 %icmp_ln1494_440, i13 %trunc_ln1494_110, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_440"/></StgValue>
</operation>

<operation id="1205" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3832  %conv_out_V_load_444 = load i14* %conv_out_V_addr_444, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_444"/></StgValue>
</operation>

<operation id="1206" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3833  %trunc_ln1494_111 = trunc i14 %conv_out_V_load_444 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_111"/></StgValue>
</operation>

<operation id="1207" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3834  %icmp_ln1494_444 = icmp sgt i14 %conv_out_V_load_444, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_444"/></StgValue>
</operation>

<operation id="1208" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3835  %select_ln29_444 = select i1 %icmp_ln1494_444, i13 %trunc_ln1494_111, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_444"/></StgValue>
</operation>

<operation id="1209" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3847  %conv_out_V_load_448 = load i14* %conv_out_V_addr_448, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_448"/></StgValue>
</operation>

<operation id="1210" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3862  %conv_out_V_load_452 = load i14* %conv_out_V_addr_452, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_452"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1211" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1329  %tmp_113 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 327, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1212" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1330  %conv_out_V_addr_456 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_456"/></StgValue>
</operation>

<operation id="1213" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1340  %add_ln1494_289 = add i12 -1468, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_289"/></StgValue>
</operation>

<operation id="1214" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1341  %zext_ln1494_356 = zext i12 %add_ln1494_289 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_356"/></StgValue>
</operation>

<operation id="1215" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1342  %conv_out_V_addr_460 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_356

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_460"/></StgValue>
</operation>

<operation id="1216" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3847  %conv_out_V_load_448 = load i14* %conv_out_V_addr_448, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_448"/></StgValue>
</operation>

<operation id="1217" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3848  %trunc_ln1494_112 = trunc i14 %conv_out_V_load_448 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_112"/></StgValue>
</operation>

<operation id="1218" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3849  %icmp_ln1494_448 = icmp sgt i14 %conv_out_V_load_448, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_448"/></StgValue>
</operation>

<operation id="1219" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3850  %select_ln29_448 = select i1 %icmp_ln1494_448, i13 %trunc_ln1494_112, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_448"/></StgValue>
</operation>

<operation id="1220" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3862  %conv_out_V_load_452 = load i14* %conv_out_V_addr_452, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_452"/></StgValue>
</operation>

<operation id="1221" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3863  %trunc_ln1494_113 = trunc i14 %conv_out_V_load_452 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_113"/></StgValue>
</operation>

<operation id="1222" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3864  %icmp_ln1494_452 = icmp sgt i14 %conv_out_V_load_452, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_452"/></StgValue>
</operation>

<operation id="1223" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3865  %select_ln29_452 = select i1 %icmp_ln1494_452, i13 %trunc_ln1494_113, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_452"/></StgValue>
</operation>

<operation id="1224" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3877  %conv_out_V_load_456 = load i14* %conv_out_V_addr_456, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_456"/></StgValue>
</operation>

<operation id="1225" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3892  %conv_out_V_load_460 = load i14* %conv_out_V_addr_460, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_460"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1226" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1351  %tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 330, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1227" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1352  %conv_out_V_addr_464 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_464"/></StgValue>
</operation>

<operation id="1228" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1362  %tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 351, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1229" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1363  %conv_out_V_addr_468 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_468"/></StgValue>
</operation>

<operation id="1230" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3877  %conv_out_V_load_456 = load i14* %conv_out_V_addr_456, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_456"/></StgValue>
</operation>

<operation id="1231" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3878  %trunc_ln1494_114 = trunc i14 %conv_out_V_load_456 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_114"/></StgValue>
</operation>

<operation id="1232" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3879  %icmp_ln1494_456 = icmp sgt i14 %conv_out_V_load_456, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_456"/></StgValue>
</operation>

<operation id="1233" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3880  %select_ln29_456 = select i1 %icmp_ln1494_456, i13 %trunc_ln1494_114, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_456"/></StgValue>
</operation>

<operation id="1234" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3892  %conv_out_V_load_460 = load i14* %conv_out_V_addr_460, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_460"/></StgValue>
</operation>

<operation id="1235" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3893  %trunc_ln1494_115 = trunc i14 %conv_out_V_load_460 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_115"/></StgValue>
</operation>

<operation id="1236" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3894  %icmp_ln1494_460 = icmp sgt i14 %conv_out_V_load_460, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_460"/></StgValue>
</operation>

<operation id="1237" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3895  %select_ln29_460 = select i1 %icmp_ln1494_460, i13 %trunc_ln1494_115, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_460"/></StgValue>
</operation>

<operation id="1238" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3907  %conv_out_V_load_464 = load i14* %conv_out_V_addr_464, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_464"/></StgValue>
</operation>

<operation id="1239" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3922  %conv_out_V_load_468 = load i14* %conv_out_V_addr_468, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_468"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1240" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1373  %add_ln1494_298 = add i12 -1276, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_298"/></StgValue>
</operation>

<operation id="1241" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1374  %zext_ln1494_365 = zext i12 %add_ln1494_298 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_365"/></StgValue>
</operation>

<operation id="1242" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1375  %conv_out_V_addr_472 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_365

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_472"/></StgValue>
</operation>

<operation id="1243" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1384  %tmp_118 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 354, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1244" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1385  %conv_out_V_addr_476 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_476"/></StgValue>
</operation>

<operation id="1245" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3907  %conv_out_V_load_464 = load i14* %conv_out_V_addr_464, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_464"/></StgValue>
</operation>

<operation id="1246" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3908  %trunc_ln1494_116 = trunc i14 %conv_out_V_load_464 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_116"/></StgValue>
</operation>

<operation id="1247" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3909  %icmp_ln1494_464 = icmp sgt i14 %conv_out_V_load_464, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_464"/></StgValue>
</operation>

<operation id="1248" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3910  %select_ln29_464 = select i1 %icmp_ln1494_464, i13 %trunc_ln1494_116, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_464"/></StgValue>
</operation>

<operation id="1249" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3922  %conv_out_V_load_468 = load i14* %conv_out_V_addr_468, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_468"/></StgValue>
</operation>

<operation id="1250" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3923  %trunc_ln1494_117 = trunc i14 %conv_out_V_load_468 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_117"/></StgValue>
</operation>

<operation id="1251" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3924  %icmp_ln1494_468 = icmp sgt i14 %conv_out_V_load_468, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_468"/></StgValue>
</operation>

<operation id="1252" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3925  %select_ln29_468 = select i1 %icmp_ln1494_468, i13 %trunc_ln1494_117, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_468"/></StgValue>
</operation>

<operation id="1253" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3937  %conv_out_V_load_472 = load i14* %conv_out_V_addr_472, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_472"/></StgValue>
</operation>

<operation id="1254" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3952  %conv_out_V_load_476 = load i14* %conv_out_V_addr_476, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_476"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1255" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1395  %add_ln1494_304 = add i12 -1252, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_304"/></StgValue>
</operation>

<operation id="1256" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1396  %zext_ln1494_371 = zext i12 %add_ln1494_304 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_371"/></StgValue>
</operation>

<operation id="1257" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1397  %conv_out_V_addr_480 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_371

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_480"/></StgValue>
</operation>

<operation id="1258" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1406  %tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 357, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1259" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1407  %conv_out_V_addr_484 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_484"/></StgValue>
</operation>

<operation id="1260" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3937  %conv_out_V_load_472 = load i14* %conv_out_V_addr_472, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_472"/></StgValue>
</operation>

<operation id="1261" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3938  %trunc_ln1494_118 = trunc i14 %conv_out_V_load_472 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_118"/></StgValue>
</operation>

<operation id="1262" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3939  %icmp_ln1494_472 = icmp sgt i14 %conv_out_V_load_472, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_472"/></StgValue>
</operation>

<operation id="1263" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3940  %select_ln29_472 = select i1 %icmp_ln1494_472, i13 %trunc_ln1494_118, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_472"/></StgValue>
</operation>

<operation id="1264" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3952  %conv_out_V_load_476 = load i14* %conv_out_V_addr_476, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_476"/></StgValue>
</operation>

<operation id="1265" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3953  %trunc_ln1494_119 = trunc i14 %conv_out_V_load_476 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_119"/></StgValue>
</operation>

<operation id="1266" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3954  %icmp_ln1494_476 = icmp sgt i14 %conv_out_V_load_476, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_476"/></StgValue>
</operation>

<operation id="1267" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3955  %select_ln29_476 = select i1 %icmp_ln1494_476, i13 %trunc_ln1494_119, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_476"/></StgValue>
</operation>

<operation id="1268" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3967  %conv_out_V_load_480 = load i14* %conv_out_V_addr_480, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_480"/></StgValue>
</operation>

<operation id="1269" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3982  %conv_out_V_load_484 = load i14* %conv_out_V_addr_484, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_484"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1270" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1417  %add_ln1494_310 = add i12 -1228, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_310"/></StgValue>
</operation>

<operation id="1271" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1418  %zext_ln1494_377 = zext i12 %add_ln1494_310 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_377"/></StgValue>
</operation>

<operation id="1272" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1419  %conv_out_V_addr_488 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_377

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_488"/></StgValue>
</operation>

<operation id="1273" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1428  %tmp_122 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 360, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1274" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1429  %conv_out_V_addr_492 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_492"/></StgValue>
</operation>

<operation id="1275" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3967  %conv_out_V_load_480 = load i14* %conv_out_V_addr_480, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_480"/></StgValue>
</operation>

<operation id="1276" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3968  %trunc_ln1494_120 = trunc i14 %conv_out_V_load_480 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_120"/></StgValue>
</operation>

<operation id="1277" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3969  %icmp_ln1494_480 = icmp sgt i14 %conv_out_V_load_480, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_480"/></StgValue>
</operation>

<operation id="1278" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3970  %select_ln29_480 = select i1 %icmp_ln1494_480, i13 %trunc_ln1494_120, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_480"/></StgValue>
</operation>

<operation id="1279" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3982  %conv_out_V_load_484 = load i14* %conv_out_V_addr_484, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_484"/></StgValue>
</operation>

<operation id="1280" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3983  %trunc_ln1494_121 = trunc i14 %conv_out_V_load_484 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_121"/></StgValue>
</operation>

<operation id="1281" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3984  %icmp_ln1494_484 = icmp sgt i14 %conv_out_V_load_484, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_484"/></StgValue>
</operation>

<operation id="1282" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:3985  %select_ln29_484 = select i1 %icmp_ln1494_484, i13 %trunc_ln1494_121, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_484"/></StgValue>
</operation>

<operation id="1283" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3997  %conv_out_V_load_488 = load i14* %conv_out_V_addr_488, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_488"/></StgValue>
</operation>

<operation id="1284" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4012  %conv_out_V_load_492 = load i14* %conv_out_V_addr_492, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_492"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1285" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1439  %add_ln1494_316 = add i12 -1204, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_316"/></StgValue>
</operation>

<operation id="1286" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1440  %zext_ln1494_383 = zext i12 %add_ln1494_316 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_383"/></StgValue>
</operation>

<operation id="1287" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1441  %conv_out_V_addr_496 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_383

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_496"/></StgValue>
</operation>

<operation id="1288" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1450  %tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 363, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1289" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1451  %conv_out_V_addr_500 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_500"/></StgValue>
</operation>

<operation id="1290" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3997  %conv_out_V_load_488 = load i14* %conv_out_V_addr_488, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_488"/></StgValue>
</operation>

<operation id="1291" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:3998  %trunc_ln1494_122 = trunc i14 %conv_out_V_load_488 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_122"/></StgValue>
</operation>

<operation id="1292" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3999  %icmp_ln1494_488 = icmp sgt i14 %conv_out_V_load_488, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_488"/></StgValue>
</operation>

<operation id="1293" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4000  %select_ln29_488 = select i1 %icmp_ln1494_488, i13 %trunc_ln1494_122, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_488"/></StgValue>
</operation>

<operation id="1294" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4012  %conv_out_V_load_492 = load i14* %conv_out_V_addr_492, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_492"/></StgValue>
</operation>

<operation id="1295" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4013  %trunc_ln1494_123 = trunc i14 %conv_out_V_load_492 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_123"/></StgValue>
</operation>

<operation id="1296" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4014  %icmp_ln1494_492 = icmp sgt i14 %conv_out_V_load_492, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_492"/></StgValue>
</operation>

<operation id="1297" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4015  %select_ln29_492 = select i1 %icmp_ln1494_492, i13 %trunc_ln1494_123, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_492"/></StgValue>
</operation>

<operation id="1298" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4027  %conv_out_V_load_496 = load i14* %conv_out_V_addr_496, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_496"/></StgValue>
</operation>

<operation id="1299" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4042  %conv_out_V_load_500 = load i14* %conv_out_V_addr_500, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_500"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1300" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1461  %add_ln1494_322 = add i12 -1180, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_322"/></StgValue>
</operation>

<operation id="1301" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1462  %zext_ln1494_389 = zext i12 %add_ln1494_322 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_389"/></StgValue>
</operation>

<operation id="1302" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1463  %conv_out_V_addr_504 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_389

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_504"/></StgValue>
</operation>

<operation id="1303" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1473  %tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 366, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1304" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1474  %conv_out_V_addr_508 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_508"/></StgValue>
</operation>

<operation id="1305" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4027  %conv_out_V_load_496 = load i14* %conv_out_V_addr_496, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_496"/></StgValue>
</operation>

<operation id="1306" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4028  %trunc_ln1494_124 = trunc i14 %conv_out_V_load_496 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_124"/></StgValue>
</operation>

<operation id="1307" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4029  %icmp_ln1494_496 = icmp sgt i14 %conv_out_V_load_496, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_496"/></StgValue>
</operation>

<operation id="1308" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4030  %select_ln29_496 = select i1 %icmp_ln1494_496, i13 %trunc_ln1494_124, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_496"/></StgValue>
</operation>

<operation id="1309" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4042  %conv_out_V_load_500 = load i14* %conv_out_V_addr_500, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_500"/></StgValue>
</operation>

<operation id="1310" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4043  %trunc_ln1494_125 = trunc i14 %conv_out_V_load_500 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_125"/></StgValue>
</operation>

<operation id="1311" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4044  %icmp_ln1494_500 = icmp sgt i14 %conv_out_V_load_500, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_500"/></StgValue>
</operation>

<operation id="1312" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4045  %select_ln29_500 = select i1 %icmp_ln1494_500, i13 %trunc_ln1494_125, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_500"/></StgValue>
</operation>

<operation id="1313" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4057  %conv_out_V_load_504 = load i14* %conv_out_V_addr_504, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_504"/></StgValue>
</operation>

<operation id="1314" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4072  %conv_out_V_load_508 = load i14* %conv_out_V_addr_508, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_508"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1315" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1486  %add_ln1494_328 = add i12 -1156, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_328"/></StgValue>
</operation>

<operation id="1316" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1487  %zext_ln1494_395 = zext i12 %add_ln1494_328 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_395"/></StgValue>
</operation>

<operation id="1317" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1488  %conv_out_V_addr_512 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_395

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_512"/></StgValue>
</operation>

<operation id="1318" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1498  %tmp_128 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 369, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1319" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1499  %conv_out_V_addr_516 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_516"/></StgValue>
</operation>

<operation id="1320" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4057  %conv_out_V_load_504 = load i14* %conv_out_V_addr_504, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_504"/></StgValue>
</operation>

<operation id="1321" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4058  %trunc_ln1494_126 = trunc i14 %conv_out_V_load_504 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_126"/></StgValue>
</operation>

<operation id="1322" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4059  %icmp_ln1494_504 = icmp sgt i14 %conv_out_V_load_504, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_504"/></StgValue>
</operation>

<operation id="1323" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4060  %select_ln29_504 = select i1 %icmp_ln1494_504, i13 %trunc_ln1494_126, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_504"/></StgValue>
</operation>

<operation id="1324" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4072  %conv_out_V_load_508 = load i14* %conv_out_V_addr_508, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_508"/></StgValue>
</operation>

<operation id="1325" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4073  %trunc_ln1494_127 = trunc i14 %conv_out_V_load_508 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_127"/></StgValue>
</operation>

<operation id="1326" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4074  %icmp_ln1494_508 = icmp sgt i14 %conv_out_V_load_508, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_508"/></StgValue>
</operation>

<operation id="1327" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4075  %select_ln29_508 = select i1 %icmp_ln1494_508, i13 %trunc_ln1494_127, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_508"/></StgValue>
</operation>

<operation id="1328" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4087  %conv_out_V_load_512 = load i14* %conv_out_V_addr_512, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_512"/></StgValue>
</operation>

<operation id="1329" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4102  %conv_out_V_load_516 = load i14* %conv_out_V_addr_516, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_516"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1330" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1511  %tmp_129 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 390, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1331" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1512  %conv_out_V_addr_520 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_520"/></StgValue>
</operation>

<operation id="1332" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1525  %add_ln1494_337 = add i11 -964, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_337"/></StgValue>
</operation>

<operation id="1333" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1526  %sext_ln1494_129 = sext i11 %add_ln1494_337 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_129"/></StgValue>
</operation>

<operation id="1334" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1527  %zext_ln1494_404 = zext i12 %sext_ln1494_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_404"/></StgValue>
</operation>

<operation id="1335" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1528  %conv_out_V_addr_524 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_404

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_524"/></StgValue>
</operation>

<operation id="1336" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4087  %conv_out_V_load_512 = load i14* %conv_out_V_addr_512, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_512"/></StgValue>
</operation>

<operation id="1337" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4088  %trunc_ln1494_128 = trunc i14 %conv_out_V_load_512 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_128"/></StgValue>
</operation>

<operation id="1338" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4089  %icmp_ln1494_512 = icmp sgt i14 %conv_out_V_load_512, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_512"/></StgValue>
</operation>

<operation id="1339" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4090  %select_ln29_512 = select i1 %icmp_ln1494_512, i13 %trunc_ln1494_128, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_512"/></StgValue>
</operation>

<operation id="1340" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4102  %conv_out_V_load_516 = load i14* %conv_out_V_addr_516, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_516"/></StgValue>
</operation>

<operation id="1341" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4103  %trunc_ln1494_129 = trunc i14 %conv_out_V_load_516 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_129"/></StgValue>
</operation>

<operation id="1342" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4104  %icmp_ln1494_516 = icmp sgt i14 %conv_out_V_load_516, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_516"/></StgValue>
</operation>

<operation id="1343" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4105  %select_ln29_516 = select i1 %icmp_ln1494_516, i13 %trunc_ln1494_129, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_516"/></StgValue>
</operation>

<operation id="1344" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4117  %conv_out_V_load_520 = load i14* %conv_out_V_addr_520, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_520"/></StgValue>
</operation>

<operation id="1345" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4132  %conv_out_V_load_524 = load i14* %conv_out_V_addr_524, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_524"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1346" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1539  %tmp_131 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 393, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1347" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1540  %conv_out_V_addr_528 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_528"/></StgValue>
</operation>

<operation id="1348" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1553  %add_ln1494_343 = add i11 -940, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_343"/></StgValue>
</operation>

<operation id="1349" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1554  %sext_ln1494_135 = sext i11 %add_ln1494_343 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_135"/></StgValue>
</operation>

<operation id="1350" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1555  %zext_ln1494_410 = zext i12 %sext_ln1494_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_410"/></StgValue>
</operation>

<operation id="1351" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1556  %conv_out_V_addr_532 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_410

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_532"/></StgValue>
</operation>

<operation id="1352" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4117  %conv_out_V_load_520 = load i14* %conv_out_V_addr_520, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_520"/></StgValue>
</operation>

<operation id="1353" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4118  %trunc_ln1494_130 = trunc i14 %conv_out_V_load_520 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_130"/></StgValue>
</operation>

<operation id="1354" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4119  %icmp_ln1494_520 = icmp sgt i14 %conv_out_V_load_520, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_520"/></StgValue>
</operation>

<operation id="1355" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4120  %select_ln29_520 = select i1 %icmp_ln1494_520, i13 %trunc_ln1494_130, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_520"/></StgValue>
</operation>

<operation id="1356" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4132  %conv_out_V_load_524 = load i14* %conv_out_V_addr_524, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_524"/></StgValue>
</operation>

<operation id="1357" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4133  %trunc_ln1494_131 = trunc i14 %conv_out_V_load_524 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_131"/></StgValue>
</operation>

<operation id="1358" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4134  %icmp_ln1494_524 = icmp sgt i14 %conv_out_V_load_524, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_524"/></StgValue>
</operation>

<operation id="1359" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4135  %select_ln29_524 = select i1 %icmp_ln1494_524, i13 %trunc_ln1494_131, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_524"/></StgValue>
</operation>

<operation id="1360" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4147  %conv_out_V_load_528 = load i14* %conv_out_V_addr_528, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_528"/></StgValue>
</operation>

<operation id="1361" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4162  %conv_out_V_load_532 = load i14* %conv_out_V_addr_532, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_532"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1362" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1567  %tmp_133 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 396, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1363" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1568  %conv_out_V_addr_536 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_536"/></StgValue>
</operation>

<operation id="1364" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1581  %add_ln1494_349 = add i11 -916, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_349"/></StgValue>
</operation>

<operation id="1365" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1582  %sext_ln1494_141 = sext i11 %add_ln1494_349 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_141"/></StgValue>
</operation>

<operation id="1366" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1583  %zext_ln1494_416 = zext i12 %sext_ln1494_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_416"/></StgValue>
</operation>

<operation id="1367" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1584  %conv_out_V_addr_540 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_416

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_540"/></StgValue>
</operation>

<operation id="1368" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4147  %conv_out_V_load_528 = load i14* %conv_out_V_addr_528, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_528"/></StgValue>
</operation>

<operation id="1369" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4148  %trunc_ln1494_132 = trunc i14 %conv_out_V_load_528 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_132"/></StgValue>
</operation>

<operation id="1370" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4149  %icmp_ln1494_528 = icmp sgt i14 %conv_out_V_load_528, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_528"/></StgValue>
</operation>

<operation id="1371" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4150  %select_ln29_528 = select i1 %icmp_ln1494_528, i13 %trunc_ln1494_132, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_528"/></StgValue>
</operation>

<operation id="1372" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4162  %conv_out_V_load_532 = load i14* %conv_out_V_addr_532, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_532"/></StgValue>
</operation>

<operation id="1373" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4163  %trunc_ln1494_133 = trunc i14 %conv_out_V_load_532 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_133"/></StgValue>
</operation>

<operation id="1374" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4164  %icmp_ln1494_532 = icmp sgt i14 %conv_out_V_load_532, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_532"/></StgValue>
</operation>

<operation id="1375" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4165  %select_ln29_532 = select i1 %icmp_ln1494_532, i13 %trunc_ln1494_133, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_532"/></StgValue>
</operation>

<operation id="1376" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4177  %conv_out_V_load_536 = load i14* %conv_out_V_addr_536, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_536"/></StgValue>
</operation>

<operation id="1377" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4192  %conv_out_V_load_540 = load i14* %conv_out_V_addr_540, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_540"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1378" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1595  %tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 399, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1379" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1596  %conv_out_V_addr_544 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_544"/></StgValue>
</operation>

<operation id="1380" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1609  %add_ln1494_355 = add i11 -892, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_355"/></StgValue>
</operation>

<operation id="1381" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1610  %sext_ln1494_147 = sext i11 %add_ln1494_355 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_147"/></StgValue>
</operation>

<operation id="1382" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1611  %zext_ln1494_422 = zext i12 %sext_ln1494_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_422"/></StgValue>
</operation>

<operation id="1383" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1612  %conv_out_V_addr_548 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_422

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_548"/></StgValue>
</operation>

<operation id="1384" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4177  %conv_out_V_load_536 = load i14* %conv_out_V_addr_536, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_536"/></StgValue>
</operation>

<operation id="1385" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4178  %trunc_ln1494_134 = trunc i14 %conv_out_V_load_536 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_134"/></StgValue>
</operation>

<operation id="1386" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4179  %icmp_ln1494_536 = icmp sgt i14 %conv_out_V_load_536, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_536"/></StgValue>
</operation>

<operation id="1387" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4180  %select_ln29_536 = select i1 %icmp_ln1494_536, i13 %trunc_ln1494_134, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_536"/></StgValue>
</operation>

<operation id="1388" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4192  %conv_out_V_load_540 = load i14* %conv_out_V_addr_540, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_540"/></StgValue>
</operation>

<operation id="1389" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4193  %trunc_ln1494_135 = trunc i14 %conv_out_V_load_540 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_135"/></StgValue>
</operation>

<operation id="1390" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4194  %icmp_ln1494_540 = icmp sgt i14 %conv_out_V_load_540, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_540"/></StgValue>
</operation>

<operation id="1391" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4195  %select_ln29_540 = select i1 %icmp_ln1494_540, i13 %trunc_ln1494_135, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_540"/></StgValue>
</operation>

<operation id="1392" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4207  %conv_out_V_load_544 = load i14* %conv_out_V_addr_544, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_544"/></StgValue>
</operation>

<operation id="1393" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4222  %conv_out_V_load_548 = load i14* %conv_out_V_addr_548, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_548"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1394" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1623  %tmp_137 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 402, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1395" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1624  %conv_out_V_addr_552 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_552"/></StgValue>
</operation>

<operation id="1396" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1637  %add_ln1494_361 = add i11 -868, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_361"/></StgValue>
</operation>

<operation id="1397" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1638  %sext_ln1494_153 = sext i11 %add_ln1494_361 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_153"/></StgValue>
</operation>

<operation id="1398" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1639  %zext_ln1494_428 = zext i12 %sext_ln1494_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_428"/></StgValue>
</operation>

<operation id="1399" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1640  %conv_out_V_addr_556 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_428

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_556"/></StgValue>
</operation>

<operation id="1400" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4207  %conv_out_V_load_544 = load i14* %conv_out_V_addr_544, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_544"/></StgValue>
</operation>

<operation id="1401" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4208  %trunc_ln1494_136 = trunc i14 %conv_out_V_load_544 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_136"/></StgValue>
</operation>

<operation id="1402" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4209  %icmp_ln1494_544 = icmp sgt i14 %conv_out_V_load_544, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_544"/></StgValue>
</operation>

<operation id="1403" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4210  %select_ln29_544 = select i1 %icmp_ln1494_544, i13 %trunc_ln1494_136, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_544"/></StgValue>
</operation>

<operation id="1404" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4222  %conv_out_V_load_548 = load i14* %conv_out_V_addr_548, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_548"/></StgValue>
</operation>

<operation id="1405" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4223  %trunc_ln1494_137 = trunc i14 %conv_out_V_load_548 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_137"/></StgValue>
</operation>

<operation id="1406" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4224  %icmp_ln1494_548 = icmp sgt i14 %conv_out_V_load_548, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_548"/></StgValue>
</operation>

<operation id="1407" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4225  %select_ln29_548 = select i1 %icmp_ln1494_548, i13 %trunc_ln1494_137, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_548"/></StgValue>
</operation>

<operation id="1408" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4237  %conv_out_V_load_552 = load i14* %conv_out_V_addr_552, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_552"/></StgValue>
</operation>

<operation id="1409" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4252  %conv_out_V_load_556 = load i14* %conv_out_V_addr_556, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_556"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1410" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1651  %tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 405, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1411" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1652  %conv_out_V_addr_560 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_560"/></StgValue>
</operation>

<operation id="1412" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1665  %add_ln1494_367 = add i11 -844, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_367"/></StgValue>
</operation>

<operation id="1413" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1666  %sext_ln1494_159 = sext i11 %add_ln1494_367 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_159"/></StgValue>
</operation>

<operation id="1414" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1667  %zext_ln1494_434 = zext i12 %sext_ln1494_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_434"/></StgValue>
</operation>

<operation id="1415" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1668  %conv_out_V_addr_564 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_434

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_564"/></StgValue>
</operation>

<operation id="1416" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4237  %conv_out_V_load_552 = load i14* %conv_out_V_addr_552, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_552"/></StgValue>
</operation>

<operation id="1417" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4238  %trunc_ln1494_138 = trunc i14 %conv_out_V_load_552 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_138"/></StgValue>
</operation>

<operation id="1418" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4239  %icmp_ln1494_552 = icmp sgt i14 %conv_out_V_load_552, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_552"/></StgValue>
</operation>

<operation id="1419" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4240  %select_ln29_552 = select i1 %icmp_ln1494_552, i13 %trunc_ln1494_138, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_552"/></StgValue>
</operation>

<operation id="1420" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4252  %conv_out_V_load_556 = load i14* %conv_out_V_addr_556, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_556"/></StgValue>
</operation>

<operation id="1421" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4253  %trunc_ln1494_139 = trunc i14 %conv_out_V_load_556 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_139"/></StgValue>
</operation>

<operation id="1422" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4254  %icmp_ln1494_556 = icmp sgt i14 %conv_out_V_load_556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_556"/></StgValue>
</operation>

<operation id="1423" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4255  %select_ln29_556 = select i1 %icmp_ln1494_556, i13 %trunc_ln1494_139, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_556"/></StgValue>
</operation>

<operation id="1424" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4267  %conv_out_V_load_560 = load i14* %conv_out_V_addr_560, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_560"/></StgValue>
</operation>

<operation id="1425" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4282  %conv_out_V_load_564 = load i14* %conv_out_V_addr_564, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_564"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1426" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1679  %tmp_141 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 408, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1427" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1680  %conv_out_V_addr_568 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_568"/></StgValue>
</operation>

<operation id="1428" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1693  %tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 429, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1429" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1694  %conv_out_V_addr_572 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_572"/></StgValue>
</operation>

<operation id="1430" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4267  %conv_out_V_load_560 = load i14* %conv_out_V_addr_560, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_560"/></StgValue>
</operation>

<operation id="1431" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4268  %trunc_ln1494_140 = trunc i14 %conv_out_V_load_560 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_140"/></StgValue>
</operation>

<operation id="1432" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4269  %icmp_ln1494_560 = icmp sgt i14 %conv_out_V_load_560, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_560"/></StgValue>
</operation>

<operation id="1433" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4270  %select_ln29_560 = select i1 %icmp_ln1494_560, i13 %trunc_ln1494_140, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_560"/></StgValue>
</operation>

<operation id="1434" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4282  %conv_out_V_load_564 = load i14* %conv_out_V_addr_564, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_564"/></StgValue>
</operation>

<operation id="1435" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4283  %trunc_ln1494_141 = trunc i14 %conv_out_V_load_564 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_141"/></StgValue>
</operation>

<operation id="1436" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4284  %icmp_ln1494_564 = icmp sgt i14 %conv_out_V_load_564, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_564"/></StgValue>
</operation>

<operation id="1437" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4285  %select_ln29_564 = select i1 %icmp_ln1494_564, i13 %trunc_ln1494_141, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_564"/></StgValue>
</operation>

<operation id="1438" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4297  %conv_out_V_load_568 = load i14* %conv_out_V_addr_568, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_568"/></StgValue>
</operation>

<operation id="1439" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4312  %conv_out_V_load_572 = load i14* %conv_out_V_addr_572, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_572"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1440" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1705  %add_ln1494_374 = add i11 -652, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_374"/></StgValue>
</operation>

<operation id="1441" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1706  %sext_ln1494_168 = sext i11 %add_ln1494_374 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_168"/></StgValue>
</operation>

<operation id="1442" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1707  %zext_ln1494_443 = zext i12 %sext_ln1494_168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_443"/></StgValue>
</operation>

<operation id="1443" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1708  %conv_out_V_addr_576 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_443

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_576"/></StgValue>
</operation>

<operation id="1444" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1718  %tmp_144 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 432, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1445" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1719  %conv_out_V_addr_580 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_580"/></StgValue>
</operation>

<operation id="1446" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4297  %conv_out_V_load_568 = load i14* %conv_out_V_addr_568, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_568"/></StgValue>
</operation>

<operation id="1447" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4298  %trunc_ln1494_142 = trunc i14 %conv_out_V_load_568 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_142"/></StgValue>
</operation>

<operation id="1448" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4299  %icmp_ln1494_568 = icmp sgt i14 %conv_out_V_load_568, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_568"/></StgValue>
</operation>

<operation id="1449" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4300  %select_ln29_568 = select i1 %icmp_ln1494_568, i13 %trunc_ln1494_142, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_568"/></StgValue>
</operation>

<operation id="1450" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4312  %conv_out_V_load_572 = load i14* %conv_out_V_addr_572, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_572"/></StgValue>
</operation>

<operation id="1451" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4313  %trunc_ln1494_143 = trunc i14 %conv_out_V_load_572 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_143"/></StgValue>
</operation>

<operation id="1452" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4314  %icmp_ln1494_572 = icmp sgt i14 %conv_out_V_load_572, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_572"/></StgValue>
</operation>

<operation id="1453" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4315  %select_ln29_572 = select i1 %icmp_ln1494_572, i13 %trunc_ln1494_143, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_572"/></StgValue>
</operation>

<operation id="1454" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4327  %conv_out_V_load_576 = load i14* %conv_out_V_addr_576, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_576"/></StgValue>
</operation>

<operation id="1455" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4342  %conv_out_V_load_580 = load i14* %conv_out_V_addr_580, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_580"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1456" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1730  %add_ln1494_377 = add i11 -628, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_377"/></StgValue>
</operation>

<operation id="1457" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1731  %sext_ln1494_174 = sext i11 %add_ln1494_377 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_174"/></StgValue>
</operation>

<operation id="1458" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1732  %zext_ln1494_449 = zext i12 %sext_ln1494_174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_449"/></StgValue>
</operation>

<operation id="1459" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1733  %conv_out_V_addr_584 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_449

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_584"/></StgValue>
</operation>

<operation id="1460" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1743  %tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 435, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1461" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1744  %conv_out_V_addr_588 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_588"/></StgValue>
</operation>

<operation id="1462" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4327  %conv_out_V_load_576 = load i14* %conv_out_V_addr_576, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_576"/></StgValue>
</operation>

<operation id="1463" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4328  %trunc_ln1494_144 = trunc i14 %conv_out_V_load_576 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_144"/></StgValue>
</operation>

<operation id="1464" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4329  %icmp_ln1494_576 = icmp sgt i14 %conv_out_V_load_576, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_576"/></StgValue>
</operation>

<operation id="1465" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4330  %select_ln29_576 = select i1 %icmp_ln1494_576, i13 %trunc_ln1494_144, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_576"/></StgValue>
</operation>

<operation id="1466" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4342  %conv_out_V_load_580 = load i14* %conv_out_V_addr_580, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_580"/></StgValue>
</operation>

<operation id="1467" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4343  %trunc_ln1494_145 = trunc i14 %conv_out_V_load_580 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_145"/></StgValue>
</operation>

<operation id="1468" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4344  %icmp_ln1494_580 = icmp sgt i14 %conv_out_V_load_580, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_580"/></StgValue>
</operation>

<operation id="1469" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4345  %select_ln29_580 = select i1 %icmp_ln1494_580, i13 %trunc_ln1494_145, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_580"/></StgValue>
</operation>

<operation id="1470" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4357  %conv_out_V_load_584 = load i14* %conv_out_V_addr_584, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_584"/></StgValue>
</operation>

<operation id="1471" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4372  %conv_out_V_load_588 = load i14* %conv_out_V_addr_588, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_588"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1472" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1755  %add_ln1494_380 = add i11 -604, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_380"/></StgValue>
</operation>

<operation id="1473" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1756  %sext_ln1494_180 = sext i11 %add_ln1494_380 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_180"/></StgValue>
</operation>

<operation id="1474" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1757  %zext_ln1494_455 = zext i12 %sext_ln1494_180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_455"/></StgValue>
</operation>

<operation id="1475" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1758  %conv_out_V_addr_592 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_455

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_592"/></StgValue>
</operation>

<operation id="1476" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1768  %tmp_148 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 438, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1477" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1769  %conv_out_V_addr_596 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_596"/></StgValue>
</operation>

<operation id="1478" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4357  %conv_out_V_load_584 = load i14* %conv_out_V_addr_584, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_584"/></StgValue>
</operation>

<operation id="1479" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4358  %trunc_ln1494_146 = trunc i14 %conv_out_V_load_584 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_146"/></StgValue>
</operation>

<operation id="1480" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4359  %icmp_ln1494_584 = icmp sgt i14 %conv_out_V_load_584, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_584"/></StgValue>
</operation>

<operation id="1481" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4360  %select_ln29_584 = select i1 %icmp_ln1494_584, i13 %trunc_ln1494_146, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_584"/></StgValue>
</operation>

<operation id="1482" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4372  %conv_out_V_load_588 = load i14* %conv_out_V_addr_588, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_588"/></StgValue>
</operation>

<operation id="1483" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4373  %trunc_ln1494_147 = trunc i14 %conv_out_V_load_588 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_147"/></StgValue>
</operation>

<operation id="1484" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4374  %icmp_ln1494_588 = icmp sgt i14 %conv_out_V_load_588, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_588"/></StgValue>
</operation>

<operation id="1485" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4375  %select_ln29_588 = select i1 %icmp_ln1494_588, i13 %trunc_ln1494_147, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_588"/></StgValue>
</operation>

<operation id="1486" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4387  %conv_out_V_load_592 = load i14* %conv_out_V_addr_592, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_592"/></StgValue>
</operation>

<operation id="1487" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4402  %conv_out_V_load_596 = load i14* %conv_out_V_addr_596, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_596"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1488" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1780  %add_ln1494_383 = add i11 -580, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_383"/></StgValue>
</operation>

<operation id="1489" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1781  %sext_ln1494_186 = sext i11 %add_ln1494_383 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_186"/></StgValue>
</operation>

<operation id="1490" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1782  %zext_ln1494_461 = zext i12 %sext_ln1494_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_461"/></StgValue>
</operation>

<operation id="1491" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1783  %conv_out_V_addr_600 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_461

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_600"/></StgValue>
</operation>

<operation id="1492" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1793  %tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 441, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1493" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1794  %conv_out_V_addr_604 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_604"/></StgValue>
</operation>

<operation id="1494" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4387  %conv_out_V_load_592 = load i14* %conv_out_V_addr_592, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_592"/></StgValue>
</operation>

<operation id="1495" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4388  %trunc_ln1494_148 = trunc i14 %conv_out_V_load_592 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_148"/></StgValue>
</operation>

<operation id="1496" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4389  %icmp_ln1494_592 = icmp sgt i14 %conv_out_V_load_592, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_592"/></StgValue>
</operation>

<operation id="1497" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4390  %select_ln29_592 = select i1 %icmp_ln1494_592, i13 %trunc_ln1494_148, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_592"/></StgValue>
</operation>

<operation id="1498" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4402  %conv_out_V_load_596 = load i14* %conv_out_V_addr_596, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_596"/></StgValue>
</operation>

<operation id="1499" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4403  %trunc_ln1494_149 = trunc i14 %conv_out_V_load_596 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_149"/></StgValue>
</operation>

<operation id="1500" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4404  %icmp_ln1494_596 = icmp sgt i14 %conv_out_V_load_596, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_596"/></StgValue>
</operation>

<operation id="1501" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4405  %select_ln29_596 = select i1 %icmp_ln1494_596, i13 %trunc_ln1494_149, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_596"/></StgValue>
</operation>

<operation id="1502" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4417  %conv_out_V_load_600 = load i14* %conv_out_V_addr_600, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_600"/></StgValue>
</operation>

<operation id="1503" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4432  %conv_out_V_load_604 = load i14* %conv_out_V_addr_604, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_604"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1504" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1805  %add_ln1494_386 = add i11 -556, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_386"/></StgValue>
</operation>

<operation id="1505" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1806  %sext_ln1494_192 = sext i11 %add_ln1494_386 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_192"/></StgValue>
</operation>

<operation id="1506" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1807  %zext_ln1494_467 = zext i12 %sext_ln1494_192 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_467"/></StgValue>
</operation>

<operation id="1507" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1808  %conv_out_V_addr_608 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_467

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_608"/></StgValue>
</operation>

<operation id="1508" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1818  %tmp_152 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 444, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1509" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1819  %conv_out_V_addr_612 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_612"/></StgValue>
</operation>

<operation id="1510" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4417  %conv_out_V_load_600 = load i14* %conv_out_V_addr_600, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_600"/></StgValue>
</operation>

<operation id="1511" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4418  %trunc_ln1494_150 = trunc i14 %conv_out_V_load_600 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_150"/></StgValue>
</operation>

<operation id="1512" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4419  %icmp_ln1494_600 = icmp sgt i14 %conv_out_V_load_600, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_600"/></StgValue>
</operation>

<operation id="1513" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4420  %select_ln29_600 = select i1 %icmp_ln1494_600, i13 %trunc_ln1494_150, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_600"/></StgValue>
</operation>

<operation id="1514" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4432  %conv_out_V_load_604 = load i14* %conv_out_V_addr_604, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_604"/></StgValue>
</operation>

<operation id="1515" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4433  %trunc_ln1494_151 = trunc i14 %conv_out_V_load_604 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_151"/></StgValue>
</operation>

<operation id="1516" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4434  %icmp_ln1494_604 = icmp sgt i14 %conv_out_V_load_604, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_604"/></StgValue>
</operation>

<operation id="1517" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4435  %select_ln29_604 = select i1 %icmp_ln1494_604, i13 %trunc_ln1494_151, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_604"/></StgValue>
</operation>

<operation id="1518" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4447  %conv_out_V_load_608 = load i14* %conv_out_V_addr_608, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_608"/></StgValue>
</operation>

<operation id="1519" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4462  %conv_out_V_load_612 = load i14* %conv_out_V_addr_612, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_612"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1520" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1830  %add_ln1494_389 = add i11 -532, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_389"/></StgValue>
</operation>

<operation id="1521" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1831  %sext_ln1494_198 = sext i11 %add_ln1494_389 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_198"/></StgValue>
</operation>

<operation id="1522" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1832  %zext_ln1494_473 = zext i12 %sext_ln1494_198 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_473"/></StgValue>
</operation>

<operation id="1523" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1833  %conv_out_V_addr_616 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_473

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_616"/></StgValue>
</operation>

<operation id="1524" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1843  %tmp_154 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 447, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1525" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1844  %conv_out_V_addr_620 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_620"/></StgValue>
</operation>

<operation id="1526" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4447  %conv_out_V_load_608 = load i14* %conv_out_V_addr_608, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_608"/></StgValue>
</operation>

<operation id="1527" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4448  %trunc_ln1494_152 = trunc i14 %conv_out_V_load_608 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_152"/></StgValue>
</operation>

<operation id="1528" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4449  %icmp_ln1494_608 = icmp sgt i14 %conv_out_V_load_608, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_608"/></StgValue>
</operation>

<operation id="1529" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4450  %select_ln29_608 = select i1 %icmp_ln1494_608, i13 %trunc_ln1494_152, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_608"/></StgValue>
</operation>

<operation id="1530" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4462  %conv_out_V_load_612 = load i14* %conv_out_V_addr_612, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_612"/></StgValue>
</operation>

<operation id="1531" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4463  %trunc_ln1494_153 = trunc i14 %conv_out_V_load_612 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_153"/></StgValue>
</operation>

<operation id="1532" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4464  %icmp_ln1494_612 = icmp sgt i14 %conv_out_V_load_612, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_612"/></StgValue>
</operation>

<operation id="1533" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4465  %select_ln29_612 = select i1 %icmp_ln1494_612, i13 %trunc_ln1494_153, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_612"/></StgValue>
</operation>

<operation id="1534" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4477  %conv_out_V_load_616 = load i14* %conv_out_V_addr_616, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_616"/></StgValue>
</operation>

<operation id="1535" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4492  %conv_out_V_load_620 = load i14* %conv_out_V_addr_620, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_620"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1536" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1855  %tmp_155 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 468, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1537" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1856  %conv_out_V_addr_624 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_624"/></StgValue>
</operation>

<operation id="1538" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1866  %sext_ln1494_207 = sext i10 %add_ln1494_83 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_207"/></StgValue>
</operation>

<operation id="1539" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1867  %zext_ln1494_482 = zext i12 %sext_ln1494_207 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_482"/></StgValue>
</operation>

<operation id="1540" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1868  %conv_out_V_addr_628 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_482

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_628"/></StgValue>
</operation>

<operation id="1541" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4477  %conv_out_V_load_616 = load i14* %conv_out_V_addr_616, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_616"/></StgValue>
</operation>

<operation id="1542" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4478  %trunc_ln1494_154 = trunc i14 %conv_out_V_load_616 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_154"/></StgValue>
</operation>

<operation id="1543" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4479  %icmp_ln1494_616 = icmp sgt i14 %conv_out_V_load_616, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_616"/></StgValue>
</operation>

<operation id="1544" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4480  %select_ln29_616 = select i1 %icmp_ln1494_616, i13 %trunc_ln1494_154, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_616"/></StgValue>
</operation>

<operation id="1545" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4492  %conv_out_V_load_620 = load i14* %conv_out_V_addr_620, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_620"/></StgValue>
</operation>

<operation id="1546" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4493  %trunc_ln1494_155 = trunc i14 %conv_out_V_load_620 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_155"/></StgValue>
</operation>

<operation id="1547" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4494  %icmp_ln1494_620 = icmp sgt i14 %conv_out_V_load_620, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_620"/></StgValue>
</operation>

<operation id="1548" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4495  %select_ln29_620 = select i1 %icmp_ln1494_620, i13 %trunc_ln1494_155, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_620"/></StgValue>
</operation>

<operation id="1549" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4507  %conv_out_V_load_624 = load i14* %conv_out_V_addr_624, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_624"/></StgValue>
</operation>

<operation id="1550" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4522  %conv_out_V_load_628 = load i14* %conv_out_V_addr_628, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_628"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1551" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1877  %tmp_157 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 471, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1552" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1878  %conv_out_V_addr_632 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_632"/></StgValue>
</operation>

<operation id="1553" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1888  %sext_ln1494_213 = sext i10 %add_ln1494_89 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_213"/></StgValue>
</operation>

<operation id="1554" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1889  %zext_ln1494_488 = zext i12 %sext_ln1494_213 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_488"/></StgValue>
</operation>

<operation id="1555" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1890  %conv_out_V_addr_636 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_488

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_636"/></StgValue>
</operation>

<operation id="1556" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4507  %conv_out_V_load_624 = load i14* %conv_out_V_addr_624, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_624"/></StgValue>
</operation>

<operation id="1557" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4508  %trunc_ln1494_156 = trunc i14 %conv_out_V_load_624 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_156"/></StgValue>
</operation>

<operation id="1558" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4509  %icmp_ln1494_624 = icmp sgt i14 %conv_out_V_load_624, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_624"/></StgValue>
</operation>

<operation id="1559" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4510  %select_ln29_624 = select i1 %icmp_ln1494_624, i13 %trunc_ln1494_156, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_624"/></StgValue>
</operation>

<operation id="1560" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4522  %conv_out_V_load_628 = load i14* %conv_out_V_addr_628, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_628"/></StgValue>
</operation>

<operation id="1561" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4523  %trunc_ln1494_157 = trunc i14 %conv_out_V_load_628 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_157"/></StgValue>
</operation>

<operation id="1562" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4524  %icmp_ln1494_628 = icmp sgt i14 %conv_out_V_load_628, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_628"/></StgValue>
</operation>

<operation id="1563" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4525  %select_ln29_628 = select i1 %icmp_ln1494_628, i13 %trunc_ln1494_157, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_628"/></StgValue>
</operation>

<operation id="1564" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4537  %conv_out_V_load_632 = load i14* %conv_out_V_addr_632, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_632"/></StgValue>
</operation>

<operation id="1565" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4552  %conv_out_V_load_636 = load i14* %conv_out_V_addr_636, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_636"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1566" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1899  %tmp_159 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 474, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1567" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1900  %conv_out_V_addr_640 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_159

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_640"/></StgValue>
</operation>

<operation id="1568" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1910  %sext_ln1494_219 = sext i10 %add_ln1494_95 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_219"/></StgValue>
</operation>

<operation id="1569" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1911  %zext_ln1494_494 = zext i12 %sext_ln1494_219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_494"/></StgValue>
</operation>

<operation id="1570" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1912  %conv_out_V_addr_644 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_494

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_644"/></StgValue>
</operation>

<operation id="1571" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4537  %conv_out_V_load_632 = load i14* %conv_out_V_addr_632, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_632"/></StgValue>
</operation>

<operation id="1572" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4538  %trunc_ln1494_158 = trunc i14 %conv_out_V_load_632 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_158"/></StgValue>
</operation>

<operation id="1573" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4539  %icmp_ln1494_632 = icmp sgt i14 %conv_out_V_load_632, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_632"/></StgValue>
</operation>

<operation id="1574" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4540  %select_ln29_632 = select i1 %icmp_ln1494_632, i13 %trunc_ln1494_158, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_632"/></StgValue>
</operation>

<operation id="1575" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4552  %conv_out_V_load_636 = load i14* %conv_out_V_addr_636, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_636"/></StgValue>
</operation>

<operation id="1576" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4553  %trunc_ln1494_159 = trunc i14 %conv_out_V_load_636 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_159"/></StgValue>
</operation>

<operation id="1577" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4554  %icmp_ln1494_636 = icmp sgt i14 %conv_out_V_load_636, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_636"/></StgValue>
</operation>

<operation id="1578" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4555  %select_ln29_636 = select i1 %icmp_ln1494_636, i13 %trunc_ln1494_159, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_636"/></StgValue>
</operation>

<operation id="1579" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4567  %conv_out_V_load_640 = load i14* %conv_out_V_addr_640, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_640"/></StgValue>
</operation>

<operation id="1580" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4582  %conv_out_V_load_644 = load i14* %conv_out_V_addr_644, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_644"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1581" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1921  %tmp_161 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 477, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1582" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1922  %conv_out_V_addr_648 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_161

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_648"/></StgValue>
</operation>

<operation id="1583" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1932  %sext_ln1494_225 = sext i10 %add_ln1494_99 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_225"/></StgValue>
</operation>

<operation id="1584" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1933  %zext_ln1494_500 = zext i12 %sext_ln1494_225 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_500"/></StgValue>
</operation>

<operation id="1585" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1934  %conv_out_V_addr_652 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_500

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_652"/></StgValue>
</operation>

<operation id="1586" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4567  %conv_out_V_load_640 = load i14* %conv_out_V_addr_640, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_640"/></StgValue>
</operation>

<operation id="1587" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4568  %trunc_ln1494_160 = trunc i14 %conv_out_V_load_640 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_160"/></StgValue>
</operation>

<operation id="1588" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4569  %icmp_ln1494_640 = icmp sgt i14 %conv_out_V_load_640, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_640"/></StgValue>
</operation>

<operation id="1589" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4570  %select_ln29_640 = select i1 %icmp_ln1494_640, i13 %trunc_ln1494_160, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_640"/></StgValue>
</operation>

<operation id="1590" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4582  %conv_out_V_load_644 = load i14* %conv_out_V_addr_644, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_644"/></StgValue>
</operation>

<operation id="1591" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4583  %trunc_ln1494_161 = trunc i14 %conv_out_V_load_644 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_161"/></StgValue>
</operation>

<operation id="1592" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4584  %icmp_ln1494_644 = icmp sgt i14 %conv_out_V_load_644, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_644"/></StgValue>
</operation>

<operation id="1593" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4585  %select_ln29_644 = select i1 %icmp_ln1494_644, i13 %trunc_ln1494_161, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_644"/></StgValue>
</operation>

<operation id="1594" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4597  %conv_out_V_load_648 = load i14* %conv_out_V_addr_648, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_648"/></StgValue>
</operation>

<operation id="1595" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4612  %conv_out_V_load_652 = load i14* %conv_out_V_addr_652, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_652"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1596" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:318  %add_ln1494_69 = add i9 -244, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_69"/></StgValue>
</operation>

<operation id="1597" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1943  %tmp_163 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 480, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1598" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1944  %conv_out_V_addr_656 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_163

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_656"/></StgValue>
</operation>

<operation id="1599" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1954  %sext_ln1494_231 = sext i9 %add_ln1494_69 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_231"/></StgValue>
</operation>

<operation id="1600" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1955  %zext_ln1494_506 = zext i12 %sext_ln1494_231 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_506"/></StgValue>
</operation>

<operation id="1601" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1956  %conv_out_V_addr_660 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_506

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_660"/></StgValue>
</operation>

<operation id="1602" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4597  %conv_out_V_load_648 = load i14* %conv_out_V_addr_648, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_648"/></StgValue>
</operation>

<operation id="1603" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4598  %trunc_ln1494_162 = trunc i14 %conv_out_V_load_648 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_162"/></StgValue>
</operation>

<operation id="1604" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4599  %icmp_ln1494_648 = icmp sgt i14 %conv_out_V_load_648, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_648"/></StgValue>
</operation>

<operation id="1605" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4600  %select_ln29_648 = select i1 %icmp_ln1494_648, i13 %trunc_ln1494_162, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_648"/></StgValue>
</operation>

<operation id="1606" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4612  %conv_out_V_load_652 = load i14* %conv_out_V_addr_652, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_652"/></StgValue>
</operation>

<operation id="1607" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4613  %trunc_ln1494_163 = trunc i14 %conv_out_V_load_652 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_163"/></StgValue>
</operation>

<operation id="1608" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4614  %icmp_ln1494_652 = icmp sgt i14 %conv_out_V_load_652, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_652"/></StgValue>
</operation>

<operation id="1609" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4615  %select_ln29_652 = select i1 %icmp_ln1494_652, i13 %trunc_ln1494_163, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_652"/></StgValue>
</operation>

<operation id="1610" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4627  %conv_out_V_load_656 = load i14* %conv_out_V_addr_656, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_656"/></StgValue>
</operation>

<operation id="1611" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4642  %conv_out_V_load_660 = load i14* %conv_out_V_addr_660, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_660"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1612" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:343  %add_ln1494_75 = add i9 -220, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_75"/></StgValue>
</operation>

<operation id="1613" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1965  %tmp_165 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 483, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1614" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1966  %conv_out_V_addr_664 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_165

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_664"/></StgValue>
</operation>

<operation id="1615" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1976  %sext_ln1494_237 = sext i9 %add_ln1494_75 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_237"/></StgValue>
</operation>

<operation id="1616" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1977  %zext_ln1494_512 = zext i12 %sext_ln1494_237 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_512"/></StgValue>
</operation>

<operation id="1617" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1978  %conv_out_V_addr_668 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_512

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_668"/></StgValue>
</operation>

<operation id="1618" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4627  %conv_out_V_load_656 = load i14* %conv_out_V_addr_656, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_656"/></StgValue>
</operation>

<operation id="1619" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4628  %trunc_ln1494_164 = trunc i14 %conv_out_V_load_656 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_164"/></StgValue>
</operation>

<operation id="1620" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4629  %icmp_ln1494_656 = icmp sgt i14 %conv_out_V_load_656, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_656"/></StgValue>
</operation>

<operation id="1621" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4630  %select_ln29_656 = select i1 %icmp_ln1494_656, i13 %trunc_ln1494_164, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_656"/></StgValue>
</operation>

<operation id="1622" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4642  %conv_out_V_load_660 = load i14* %conv_out_V_addr_660, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_660"/></StgValue>
</operation>

<operation id="1623" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4643  %trunc_ln1494_165 = trunc i14 %conv_out_V_load_660 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_165"/></StgValue>
</operation>

<operation id="1624" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4644  %icmp_ln1494_660 = icmp sgt i14 %conv_out_V_load_660, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_660"/></StgValue>
</operation>

<operation id="1625" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4645  %select_ln29_660 = select i1 %icmp_ln1494_660, i13 %trunc_ln1494_165, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_660"/></StgValue>
</operation>

<operation id="1626" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4657  %conv_out_V_load_664 = load i14* %conv_out_V_addr_664, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_664"/></StgValue>
</operation>

<operation id="1627" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4672  %conv_out_V_load_668 = load i14* %conv_out_V_addr_668, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_668"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1628" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="3">
<![CDATA[
Filter_Loop:12  %zext_ln1494_10 = zext i3 %f_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1494_10"/></StgValue>
</operation>

<operation id="1629" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter_Loop:14  %add_ln1494 = add i4 6, %zext_ln1494_10

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="1630" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
Filter_Loop:15  %zext_ln1494_11 = zext i4 %add_ln1494 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_11"/></StgValue>
</operation>

<operation id="1631" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:16  %conv_out_V_addr_1 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_11

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_1"/></StgValue>
</operation>

<operation id="1632" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1987  %tmp_167 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 486, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1633" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1988  %conv_out_V_addr_672 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_167

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_672"/></StgValue>
</operation>

<operation id="1634" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2172  %conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_1"/></StgValue>
</operation>

<operation id="1635" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4657  %conv_out_V_load_664 = load i14* %conv_out_V_addr_664, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_664"/></StgValue>
</operation>

<operation id="1636" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4658  %trunc_ln1494_166 = trunc i14 %conv_out_V_load_664 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_166"/></StgValue>
</operation>

<operation id="1637" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4659  %icmp_ln1494_664 = icmp sgt i14 %conv_out_V_load_664, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_664"/></StgValue>
</operation>

<operation id="1638" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4660  %select_ln29_664 = select i1 %icmp_ln1494_664, i13 %trunc_ln1494_166, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_664"/></StgValue>
</operation>

<operation id="1639" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4672  %conv_out_V_load_668 = load i14* %conv_out_V_addr_668, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_668"/></StgValue>
</operation>

<operation id="1640" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4673  %trunc_ln1494_167 = trunc i14 %conv_out_V_load_668 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_167"/></StgValue>
</operation>

<operation id="1641" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4674  %icmp_ln1494_668 = icmp sgt i14 %conv_out_V_load_668, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_668"/></StgValue>
</operation>

<operation id="1642" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4675  %select_ln29_668 = select i1 %icmp_ln1494_668, i13 %trunc_ln1494_167, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_668"/></StgValue>
</operation>

<operation id="1643" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4687  %conv_out_V_load_672 = load i14* %conv_out_V_addr_672, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_672"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1644" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:17  %add_ln1494_2 = add i8 -100, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_2"/></StgValue>
</operation>

<operation id="1645" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:18  %zext_ln1494_12 = zext i8 %add_ln1494_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_12"/></StgValue>
</operation>

<operation id="1646" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:19  %conv_out_V_addr_2 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_12

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_2"/></StgValue>
</operation>

<operation id="1647" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:20  %add_ln1494_3 = add i8 -94, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_3"/></StgValue>
</operation>

<operation id="1648" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:21  %zext_ln1494_13 = zext i8 %add_ln1494_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_13"/></StgValue>
</operation>

<operation id="1649" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:22  %conv_out_V_addr_3 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_13

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_3"/></StgValue>
</operation>

<operation id="1650" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2171  %zext_ln29_1 = zext i13 %select_ln29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="1651" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2172  %conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_1"/></StgValue>
</operation>

<operation id="1652" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2173  %icmp_ln1494_1 = icmp sgt i14 %conv_out_V_load_1, %zext_ln29_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="1653" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2174  %select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_V_load_1, i14 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="1654" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2175  %conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_2"/></StgValue>
</operation>

<operation id="1655" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2178  %conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_3"/></StgValue>
</operation>

<operation id="1656" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4687  %conv_out_V_load_672 = load i14* %conv_out_V_addr_672, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_672"/></StgValue>
</operation>

<operation id="1657" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="13" op_0_bw="14">
<![CDATA[
Filter_Loop:4688  %trunc_ln1494_168 = trunc i14 %conv_out_V_load_672 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_168"/></StgValue>
</operation>

<operation id="1658" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4689  %icmp_ln1494_672 = icmp sgt i14 %conv_out_V_load_672, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_672"/></StgValue>
</operation>

<operation id="1659" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Filter_Loop:4690  %select_ln29_672 = select i1 %icmp_ln1494_672, i13 %trunc_ln1494_168, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29_672"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1660" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter_Loop:26  %add_ln1494_5 = add i5 -14, %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="add_ln1494_5"/></StgValue>
</operation>

<operation id="1661" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
Filter_Loop:27  %zext_ln1494_15 = zext i5 %add_ln1494_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_15"/></StgValue>
</operation>

<operation id="1662" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:28  %conv_out_V_addr_5 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_15

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_5"/></StgValue>
</operation>

<operation id="1663" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:29  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 21, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1664" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:30  %conv_out_V_addr_6 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_6"/></StgValue>
</operation>

<operation id="1665" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter_Loop:59  %add_ln1494_13 = add i5 -10, %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="add_ln1494_13"/></StgValue>
</operation>

<operation id="1666" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1998  %max_pool_out_V_addr = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr"/></StgValue>
</operation>

<operation id="1667" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2175  %conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_2"/></StgValue>
</operation>

<operation id="1668" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2176  %icmp_ln1494_2 = icmp sgt i14 %conv_out_V_load_2, %select_ln29_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="1669" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2177  %select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_V_load_2, i14 %select_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="1670" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2178  %conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_3"/></StgValue>
</operation>

<operation id="1671" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2179  %icmp_ln1494_3 = icmp sgt i14 %conv_out_V_load_3, %select_ln29_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="1672" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2180  %select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_V_load_3, i14 %select_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="1673" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2181  store i14 %select_ln29_3, i14* %max_pool_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1674" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2187  %conv_out_V_load_5 = load i14* %conv_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_5"/></StgValue>
</operation>

<operation id="1675" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2190  %conv_out_V_load_6 = load i14* %conv_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1676" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:31  %add_ln1494_6 = add i8 -82, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_6"/></StgValue>
</operation>

<operation id="1677" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:32  %zext_ln1494_16 = zext i8 %add_ln1494_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_16"/></StgValue>
</operation>

<operation id="1678" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:33  %conv_out_V_addr_7 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_16

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_7"/></StgValue>
</operation>

<operation id="1679" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter_Loop:36  %add_ln1494_7 = add i6 30, %zext_ln1494_9

]]></Node>
<StgValue><ssdm name="add_ln1494_7"/></StgValue>
</operation>

<operation id="1680" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
Filter_Loop:37  %zext_ln1494_17 = zext i6 %add_ln1494_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_17"/></StgValue>
</operation>

<operation id="1681" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:38  %conv_out_V_addr_9 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_17

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_9"/></StgValue>
</operation>

<operation id="1682" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2186  %zext_ln29_2 = zext i13 %select_ln29_4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="1683" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2187  %conv_out_V_load_5 = load i14* %conv_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_5"/></StgValue>
</operation>

<operation id="1684" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2188  %icmp_ln1494_5 = icmp sgt i14 %conv_out_V_load_5, %zext_ln29_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="1685" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2189  %select_ln29_5 = select i1 %icmp_ln1494_5, i14 %conv_out_V_load_5, i14 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln29_5"/></StgValue>
</operation>

<operation id="1686" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2190  %conv_out_V_load_6 = load i14* %conv_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_6"/></StgValue>
</operation>

<operation id="1687" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2191  %icmp_ln1494_6 = icmp sgt i14 %conv_out_V_load_6, %select_ln29_5

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="1688" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2192  %select_ln29_6 = select i1 %icmp_ln1494_6, i14 %conv_out_V_load_6, i14 %select_ln29_5

]]></Node>
<StgValue><ssdm name="select_ln29_6"/></StgValue>
</operation>

<operation id="1689" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2193  %conv_out_V_load_7 = load i14* %conv_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_7"/></StgValue>
</operation>

<operation id="1690" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2202  %conv_out_V_load_9 = load i14* %conv_out_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_9"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1691" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:40  %zext_ln1494_18 = zext i8 %add_ln1494_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_18"/></StgValue>
</operation>

<operation id="1692" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:41  %conv_out_V_addr_10 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_18

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_10"/></StgValue>
</operation>

<operation id="1693" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:42  %add_ln1494_9 = add i8 -70, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_9"/></StgValue>
</operation>

<operation id="1694" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:43  %zext_ln1494_19 = zext i8 %add_ln1494_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_19"/></StgValue>
</operation>

<operation id="1695" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:44  %conv_out_V_addr_11 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_19

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_11"/></StgValue>
</operation>

<operation id="1696" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1999  %max_pool_out_V_addr_1 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_11

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_1"/></StgValue>
</operation>

<operation id="1697" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2193  %conv_out_V_load_7 = load i14* %conv_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_7"/></StgValue>
</operation>

<operation id="1698" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2194  %icmp_ln1494_7 = icmp sgt i14 %conv_out_V_load_7, %select_ln29_6

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="1699" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2195  %select_ln29_7 = select i1 %icmp_ln1494_7, i14 %conv_out_V_load_7, i14 %select_ln29_6

]]></Node>
<StgValue><ssdm name="select_ln29_7"/></StgValue>
</operation>

<operation id="1700" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2196  store i14 %select_ln29_7, i14* %max_pool_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1701" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2201  %zext_ln29_3 = zext i13 %select_ln29_8 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="1702" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2202  %conv_out_V_load_9 = load i14* %conv_out_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_9"/></StgValue>
</operation>

<operation id="1703" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2203  %icmp_ln1494_9 = icmp sgt i14 %conv_out_V_load_9, %zext_ln29_3

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="1704" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2204  %select_ln29_9 = select i1 %icmp_ln1494_9, i14 %conv_out_V_load_9, i14 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="select_ln29_9"/></StgValue>
</operation>

<operation id="1705" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2205  %conv_out_V_load_10 = load i14* %conv_out_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_10"/></StgValue>
</operation>

<operation id="1706" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2208  %conv_out_V_load_11 = load i14* %conv_out_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_11"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1707" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter_Loop:48  %add_ln1494_11 = add i6 -22, %zext_ln1494_9

]]></Node>
<StgValue><ssdm name="add_ln1494_11"/></StgValue>
</operation>

<operation id="1708" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
Filter_Loop:49  %zext_ln1494_21 = zext i6 %add_ln1494_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_21"/></StgValue>
</operation>

<operation id="1709" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:50  %conv_out_V_addr_13 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_21

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_13"/></StgValue>
</operation>

<operation id="1710" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:51  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 24, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1711" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:52  %conv_out_V_addr_14 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_14"/></StgValue>
</operation>

<operation id="1712" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2000  %max_pool_out_V_addr_2 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_14

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_2"/></StgValue>
</operation>

<operation id="1713" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2205  %conv_out_V_load_10 = load i14* %conv_out_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_10"/></StgValue>
</operation>

<operation id="1714" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2206  %icmp_ln1494_10 = icmp sgt i14 %conv_out_V_load_10, %select_ln29_9

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="1715" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2207  %select_ln29_10 = select i1 %icmp_ln1494_10, i14 %conv_out_V_load_10, i14 %select_ln29_9

]]></Node>
<StgValue><ssdm name="select_ln29_10"/></StgValue>
</operation>

<operation id="1716" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2208  %conv_out_V_load_11 = load i14* %conv_out_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_11"/></StgValue>
</operation>

<operation id="1717" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2209  %icmp_ln1494_11 = icmp sgt i14 %conv_out_V_load_11, %select_ln29_10

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="1718" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2210  %select_ln29_11 = select i1 %icmp_ln1494_11, i14 %conv_out_V_load_11, i14 %select_ln29_10

]]></Node>
<StgValue><ssdm name="select_ln29_11"/></StgValue>
</operation>

<operation id="1719" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2211  store i14 %select_ln29_11, i14* %max_pool_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1720" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2217  %conv_out_V_load_13 = load i14* %conv_out_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_13"/></StgValue>
</operation>

<operation id="1721" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2220  %conv_out_V_load_14 = load i14* %conv_out_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_14"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1722" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:53  %add_ln1494_12 = add i7 -58, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_12"/></StgValue>
</operation>

<operation id="1723" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="7">
<![CDATA[
Filter_Loop:54  %sext_ln1494 = sext i7 %add_ln1494_12 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="1724" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:55  %zext_ln1494_22 = zext i8 %sext_ln1494 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_22"/></StgValue>
</operation>

<operation id="1725" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:56  %conv_out_V_addr_15 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_22

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_15"/></StgValue>
</operation>

<operation id="1726" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="5">
<![CDATA[
Filter_Loop:60  %sext_ln1494_1 = sext i5 %add_ln1494_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln1494_1"/></StgValue>
</operation>

<operation id="1727" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="6">
<![CDATA[
Filter_Loop:61  %zext_ln1494_23 = zext i6 %sext_ln1494_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_23"/></StgValue>
</operation>

<operation id="1728" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:62  %conv_out_V_addr_17 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_23

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_17"/></StgValue>
</operation>

<operation id="1729" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2216  %zext_ln29_4 = zext i13 %select_ln29_12 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="1730" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2217  %conv_out_V_load_13 = load i14* %conv_out_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_13"/></StgValue>
</operation>

<operation id="1731" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2218  %icmp_ln1494_13 = icmp sgt i14 %conv_out_V_load_13, %zext_ln29_4

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="1732" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2219  %select_ln29_13 = select i1 %icmp_ln1494_13, i14 %conv_out_V_load_13, i14 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="select_ln29_13"/></StgValue>
</operation>

<operation id="1733" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2220  %conv_out_V_load_14 = load i14* %conv_out_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_14"/></StgValue>
</operation>

<operation id="1734" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2221  %icmp_ln1494_14 = icmp sgt i14 %conv_out_V_load_14, %select_ln29_13

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="1735" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2222  %select_ln29_14 = select i1 %icmp_ln1494_14, i14 %conv_out_V_load_14, i14 %select_ln29_13

]]></Node>
<StgValue><ssdm name="select_ln29_14"/></StgValue>
</operation>

<operation id="1736" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2223  %conv_out_V_load_15 = load i14* %conv_out_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_15"/></StgValue>
</operation>

<operation id="1737" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2232  %conv_out_V_load_17 = load i14* %conv_out_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_17"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1738" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
Filter_Loop:64  %sext_ln1494_2 = sext i7 %add_ln1494_14 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1494_2"/></StgValue>
</operation>

<operation id="1739" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:65  %zext_ln1494_24 = zext i8 %sext_ln1494_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_24"/></StgValue>
</operation>

<operation id="1740" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:66  %conv_out_V_addr_18 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_24

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_18"/></StgValue>
</operation>

<operation id="1741" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:67  %add_ln1494_15 = add i7 -46, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_15"/></StgValue>
</operation>

<operation id="1742" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="7">
<![CDATA[
Filter_Loop:68  %sext_ln1494_3 = sext i7 %add_ln1494_15 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1494_3"/></StgValue>
</operation>

<operation id="1743" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:69  %zext_ln1494_25 = zext i8 %sext_ln1494_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_25"/></StgValue>
</operation>

<operation id="1744" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:70  %conv_out_V_addr_19 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_25

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_19"/></StgValue>
</operation>

<operation id="1745" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2001  %max_pool_out_V_addr_3 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_15

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_3"/></StgValue>
</operation>

<operation id="1746" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2223  %conv_out_V_load_15 = load i14* %conv_out_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_15"/></StgValue>
</operation>

<operation id="1747" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2224  %icmp_ln1494_15 = icmp sgt i14 %conv_out_V_load_15, %select_ln29_14

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="1748" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2225  %select_ln29_15 = select i1 %icmp_ln1494_15, i14 %conv_out_V_load_15, i14 %select_ln29_14

]]></Node>
<StgValue><ssdm name="select_ln29_15"/></StgValue>
</operation>

<operation id="1749" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2226  store i14 %select_ln29_15, i14* %max_pool_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1750" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2231  %zext_ln29_5 = zext i13 %select_ln29_16 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="1751" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2232  %conv_out_V_load_17 = load i14* %conv_out_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_17"/></StgValue>
</operation>

<operation id="1752" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2233  %icmp_ln1494_17 = icmp sgt i14 %conv_out_V_load_17, %zext_ln29_5

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="1753" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2234  %select_ln29_17 = select i1 %icmp_ln1494_17, i14 %conv_out_V_load_17, i14 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="select_ln29_17"/></StgValue>
</operation>

<operation id="1754" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2235  %conv_out_V_load_18 = load i14* %conv_out_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_18"/></StgValue>
</operation>

<operation id="1755" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2238  %conv_out_V_load_19 = load i14* %conv_out_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_19"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1756" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:74  %add_ln1494_17 = add i7 -62, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_17"/></StgValue>
</operation>

<operation id="1757" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="7">
<![CDATA[
Filter_Loop:75  %zext_ln1494_27 = zext i7 %add_ln1494_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_27"/></StgValue>
</operation>

<operation id="1758" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:76  %conv_out_V_addr_21 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_27

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_21"/></StgValue>
</operation>

<operation id="1759" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:77  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 27, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1760" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:78  %conv_out_V_addr_22 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_22"/></StgValue>
</operation>

<operation id="1761" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2002  %max_pool_out_V_addr_4 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_4"/></StgValue>
</operation>

<operation id="1762" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2235  %conv_out_V_load_18 = load i14* %conv_out_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_18"/></StgValue>
</operation>

<operation id="1763" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2236  %icmp_ln1494_18 = icmp sgt i14 %conv_out_V_load_18, %select_ln29_17

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="1764" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2237  %select_ln29_18 = select i1 %icmp_ln1494_18, i14 %conv_out_V_load_18, i14 %select_ln29_17

]]></Node>
<StgValue><ssdm name="select_ln29_18"/></StgValue>
</operation>

<operation id="1765" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2238  %conv_out_V_load_19 = load i14* %conv_out_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_19"/></StgValue>
</operation>

<operation id="1766" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2239  %icmp_ln1494_19 = icmp sgt i14 %conv_out_V_load_19, %select_ln29_18

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="1767" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2240  %select_ln29_19 = select i1 %icmp_ln1494_19, i14 %conv_out_V_load_19, i14 %select_ln29_18

]]></Node>
<StgValue><ssdm name="select_ln29_19"/></StgValue>
</operation>

<operation id="1768" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2241  store i14 %select_ln29_19, i14* %max_pool_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1769" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2247  %conv_out_V_load_21 = load i14* %conv_out_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_21"/></StgValue>
</operation>

<operation id="1770" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2250  %conv_out_V_load_22 = load i14* %conv_out_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_22"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1771" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:79  %add_ln1494_18 = add i7 -34, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_18"/></StgValue>
</operation>

<operation id="1772" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="7">
<![CDATA[
Filter_Loop:80  %sext_ln1494_4 = sext i7 %add_ln1494_18 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1494_4"/></StgValue>
</operation>

<operation id="1773" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:81  %zext_ln1494_28 = zext i8 %sext_ln1494_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_28"/></StgValue>
</operation>

<operation id="1774" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:82  %conv_out_V_addr_23 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_28

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_23"/></StgValue>
</operation>

<operation id="1775" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:85  %add_ln1494_19 = add i7 -50, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_19"/></StgValue>
</operation>

<operation id="1776" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
Filter_Loop:86  %zext_ln1494_29 = zext i7 %add_ln1494_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_29"/></StgValue>
</operation>

<operation id="1777" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:87  %conv_out_V_addr_25 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_29

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_25"/></StgValue>
</operation>

<operation id="1778" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2246  %zext_ln29_6 = zext i13 %select_ln29_20 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="1779" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2247  %conv_out_V_load_21 = load i14* %conv_out_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_21"/></StgValue>
</operation>

<operation id="1780" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2248  %icmp_ln1494_21 = icmp sgt i14 %conv_out_V_load_21, %zext_ln29_6

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="1781" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2249  %select_ln29_21 = select i1 %icmp_ln1494_21, i14 %conv_out_V_load_21, i14 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="select_ln29_21"/></StgValue>
</operation>

<operation id="1782" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2250  %conv_out_V_load_22 = load i14* %conv_out_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_22"/></StgValue>
</operation>

<operation id="1783" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2251  %icmp_ln1494_22 = icmp sgt i14 %conv_out_V_load_22, %select_ln29_21

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="1784" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2252  %select_ln29_22 = select i1 %icmp_ln1494_22, i14 %conv_out_V_load_22, i14 %select_ln29_21

]]></Node>
<StgValue><ssdm name="select_ln29_22"/></StgValue>
</operation>

<operation id="1785" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2253  %conv_out_V_load_23 = load i14* %conv_out_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_23"/></StgValue>
</operation>

<operation id="1786" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2262  %conv_out_V_load_25 = load i14* %conv_out_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_25"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1787" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="6">
<![CDATA[
Filter_Loop:88  %sext_ln1494_5 = sext i6 %add_ln1494_10 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1494_5"/></StgValue>
</operation>

<operation id="1788" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:89  %zext_ln1494_30 = zext i8 %sext_ln1494_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_30"/></StgValue>
</operation>

<operation id="1789" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:90  %conv_out_V_addr_26 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_30

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_26"/></StgValue>
</operation>

<operation id="1790" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="6">
<![CDATA[
Filter_Loop:91  %sext_ln1494_6 = sext i6 %add_ln1494_11 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1494_6"/></StgValue>
</operation>

<operation id="1791" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:92  %zext_ln1494_31 = zext i8 %sext_ln1494_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_31"/></StgValue>
</operation>

<operation id="1792" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:93  %conv_out_V_addr_27 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_31

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_27"/></StgValue>
</operation>

<operation id="1793" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2003  %max_pool_out_V_addr_5 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_17

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_5"/></StgValue>
</operation>

<operation id="1794" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2253  %conv_out_V_load_23 = load i14* %conv_out_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_23"/></StgValue>
</operation>

<operation id="1795" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2254  %icmp_ln1494_23 = icmp sgt i14 %conv_out_V_load_23, %select_ln29_22

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="1796" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2255  %select_ln29_23 = select i1 %icmp_ln1494_23, i14 %conv_out_V_load_23, i14 %select_ln29_22

]]></Node>
<StgValue><ssdm name="select_ln29_23"/></StgValue>
</operation>

<operation id="1797" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2256  store i14 %select_ln29_23, i14* %max_pool_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1798" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2261  %zext_ln29_7 = zext i13 %select_ln29_24 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_7"/></StgValue>
</operation>

<operation id="1799" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2262  %conv_out_V_load_25 = load i14* %conv_out_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_25"/></StgValue>
</operation>

<operation id="1800" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2263  %icmp_ln1494_25 = icmp sgt i14 %conv_out_V_load_25, %zext_ln29_7

]]></Node>
<StgValue><ssdm name="icmp_ln1494_25"/></StgValue>
</operation>

<operation id="1801" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2264  %select_ln29_25 = select i1 %icmp_ln1494_25, i14 %conv_out_V_load_25, i14 %zext_ln29_7

]]></Node>
<StgValue><ssdm name="select_ln29_25"/></StgValue>
</operation>

<operation id="1802" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2265  %conv_out_V_load_26 = load i14* %conv_out_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_26"/></StgValue>
</operation>

<operation id="1803" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2268  %conv_out_V_load_27 = load i14* %conv_out_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_27"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1804" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter_Loop:97  %add_ln1494_21 = add i7 -38, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="add_ln1494_21"/></StgValue>
</operation>

<operation id="1805" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
Filter_Loop:98  %zext_ln1494_33 = zext i7 %add_ln1494_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_33"/></StgValue>
</operation>

<operation id="1806" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:99  %conv_out_V_addr_29 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_33

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_29"/></StgValue>
</operation>

<operation id="1807" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:100  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 30, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1808" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:101  %conv_out_V_addr_30 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_30"/></StgValue>
</operation>

<operation id="1809" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2004  %max_pool_out_V_addr_6 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_20

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_6"/></StgValue>
</operation>

<operation id="1810" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2265  %conv_out_V_load_26 = load i14* %conv_out_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_26"/></StgValue>
</operation>

<operation id="1811" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2266  %icmp_ln1494_26 = icmp sgt i14 %conv_out_V_load_26, %select_ln29_25

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="1812" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2267  %select_ln29_26 = select i1 %icmp_ln1494_26, i14 %conv_out_V_load_26, i14 %select_ln29_25

]]></Node>
<StgValue><ssdm name="select_ln29_26"/></StgValue>
</operation>

<operation id="1813" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2268  %conv_out_V_load_27 = load i14* %conv_out_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_27"/></StgValue>
</operation>

<operation id="1814" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2269  %icmp_ln1494_27 = icmp sgt i14 %conv_out_V_load_27, %select_ln29_26

]]></Node>
<StgValue><ssdm name="icmp_ln1494_27"/></StgValue>
</operation>

<operation id="1815" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2270  %select_ln29_27 = select i1 %icmp_ln1494_27, i14 %conv_out_V_load_27, i14 %select_ln29_26

]]></Node>
<StgValue><ssdm name="select_ln29_27"/></StgValue>
</operation>

<operation id="1816" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2271  store i14 %select_ln29_27, i14* %max_pool_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1817" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2277  %conv_out_V_load_29 = load i14* %conv_out_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_29"/></StgValue>
</operation>

<operation id="1818" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2280  %conv_out_V_load_30 = load i14* %conv_out_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_30"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1819" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
Filter_Loop:102  %sext_ln1494_7 = sext i5 %add_ln1494_13 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1494_7"/></StgValue>
</operation>

<operation id="1820" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:103  %zext_ln1494_34 = zext i8 %sext_ln1494_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_34"/></StgValue>
</operation>

<operation id="1821" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:104  %conv_out_V_addr_31 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_34

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_31"/></StgValue>
</operation>

<operation id="1822" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter_Loop:107  %add_ln1494_22 = add i6 -26, %zext_ln1494_9

]]></Node>
<StgValue><ssdm name="add_ln1494_22"/></StgValue>
</operation>

<operation id="1823" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="6">
<![CDATA[
Filter_Loop:108  %sext_ln1494_8 = sext i6 %add_ln1494_22 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1494_8"/></StgValue>
</operation>

<operation id="1824" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="7">
<![CDATA[
Filter_Loop:109  %zext_ln1494_35 = zext i7 %sext_ln1494_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_35"/></StgValue>
</operation>

<operation id="1825" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:110  %conv_out_V_addr_33 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_35

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_33"/></StgValue>
</operation>

<operation id="1826" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2276  %zext_ln29_8 = zext i13 %select_ln29_28 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_8"/></StgValue>
</operation>

<operation id="1827" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2277  %conv_out_V_load_29 = load i14* %conv_out_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_29"/></StgValue>
</operation>

<operation id="1828" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2278  %icmp_ln1494_29 = icmp sgt i14 %conv_out_V_load_29, %zext_ln29_8

]]></Node>
<StgValue><ssdm name="icmp_ln1494_29"/></StgValue>
</operation>

<operation id="1829" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2279  %select_ln29_29 = select i1 %icmp_ln1494_29, i14 %conv_out_V_load_29, i14 %zext_ln29_8

]]></Node>
<StgValue><ssdm name="select_ln29_29"/></StgValue>
</operation>

<operation id="1830" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2280  %conv_out_V_load_30 = load i14* %conv_out_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_30"/></StgValue>
</operation>

<operation id="1831" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2281  %icmp_ln1494_30 = icmp sgt i14 %conv_out_V_load_30, %select_ln29_29

]]></Node>
<StgValue><ssdm name="icmp_ln1494_30"/></StgValue>
</operation>

<operation id="1832" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2282  %select_ln29_30 = select i1 %icmp_ln1494_30, i14 %conv_out_V_load_30, i14 %select_ln29_29

]]></Node>
<StgValue><ssdm name="select_ln29_30"/></StgValue>
</operation>

<operation id="1833" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2283  %conv_out_V_load_31 = load i14* %conv_out_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_31"/></StgValue>
</operation>

<operation id="1834" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2292  %conv_out_V_load_33 = load i14* %conv_out_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_33"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1835" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:111  %add_ln1494_23 = add i9 252, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_23"/></StgValue>
</operation>

<operation id="1836" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:112  %zext_ln1494_36 = zext i9 %add_ln1494_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_36"/></StgValue>
</operation>

<operation id="1837" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:113  %conv_out_V_addr_34 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_36

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_34"/></StgValue>
</operation>

<operation id="1838" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:114  %add_ln1494_24 = add i9 -254, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_24"/></StgValue>
</operation>

<operation id="1839" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:115  %zext_ln1494_37 = zext i9 %add_ln1494_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_37"/></StgValue>
</operation>

<operation id="1840" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:116  %conv_out_V_addr_35 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_37

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_35"/></StgValue>
</operation>

<operation id="1841" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2005  %max_pool_out_V_addr_7 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_21

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_7"/></StgValue>
</operation>

<operation id="1842" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2283  %conv_out_V_load_31 = load i14* %conv_out_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_31"/></StgValue>
</operation>

<operation id="1843" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2284  %icmp_ln1494_31 = icmp sgt i14 %conv_out_V_load_31, %select_ln29_30

]]></Node>
<StgValue><ssdm name="icmp_ln1494_31"/></StgValue>
</operation>

<operation id="1844" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2285  %select_ln29_31 = select i1 %icmp_ln1494_31, i14 %conv_out_V_load_31, i14 %select_ln29_30

]]></Node>
<StgValue><ssdm name="select_ln29_31"/></StgValue>
</operation>

<operation id="1845" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2286  store i14 %select_ln29_31, i14* %max_pool_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1846" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2291  %zext_ln29_9 = zext i13 %select_ln29_32 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="1847" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2292  %conv_out_V_load_33 = load i14* %conv_out_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_33"/></StgValue>
</operation>

<operation id="1848" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2293  %icmp_ln1494_33 = icmp sgt i14 %conv_out_V_load_33, %zext_ln29_9

]]></Node>
<StgValue><ssdm name="icmp_ln1494_33"/></StgValue>
</operation>

<operation id="1849" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2294  %select_ln29_33 = select i1 %icmp_ln1494_33, i14 %conv_out_V_load_33, i14 %zext_ln29_9

]]></Node>
<StgValue><ssdm name="select_ln29_33"/></StgValue>
</operation>

<operation id="1850" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2295  %conv_out_V_load_34 = load i14* %conv_out_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_34"/></StgValue>
</operation>

<operation id="1851" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2298  %conv_out_V_load_35 = load i14* %conv_out_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_35"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1852" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="5">
<![CDATA[
Filter_Loop:121  %sext_ln1494_10 = sext i5 %add_ln1494_5 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1494_10"/></StgValue>
</operation>

<operation id="1853" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="7">
<![CDATA[
Filter_Loop:122  %zext_ln1494_39 = zext i7 %sext_ln1494_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_39"/></StgValue>
</operation>

<operation id="1854" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:123  %conv_out_V_addr_37 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_39

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_37"/></StgValue>
</operation>

<operation id="1855" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:124  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 33, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1856" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:125  %conv_out_V_addr_38 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_38"/></StgValue>
</operation>

<operation id="1857" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2006  %max_pool_out_V_addr_8 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_8"/></StgValue>
</operation>

<operation id="1858" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2295  %conv_out_V_load_34 = load i14* %conv_out_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_34"/></StgValue>
</operation>

<operation id="1859" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2296  %icmp_ln1494_34 = icmp sgt i14 %conv_out_V_load_34, %select_ln29_33

]]></Node>
<StgValue><ssdm name="icmp_ln1494_34"/></StgValue>
</operation>

<operation id="1860" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2297  %select_ln29_34 = select i1 %icmp_ln1494_34, i14 %conv_out_V_load_34, i14 %select_ln29_33

]]></Node>
<StgValue><ssdm name="select_ln29_34"/></StgValue>
</operation>

<operation id="1861" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2298  %conv_out_V_load_35 = load i14* %conv_out_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_35"/></StgValue>
</operation>

<operation id="1862" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2299  %icmp_ln1494_35 = icmp sgt i14 %conv_out_V_load_35, %select_ln29_34

]]></Node>
<StgValue><ssdm name="icmp_ln1494_35"/></StgValue>
</operation>

<operation id="1863" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2300  %select_ln29_35 = select i1 %icmp_ln1494_35, i14 %conv_out_V_load_35, i14 %select_ln29_34

]]></Node>
<StgValue><ssdm name="select_ln29_35"/></StgValue>
</operation>

<operation id="1864" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2301  store i14 %select_ln29_35, i14* %max_pool_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1865" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2307  %conv_out_V_load_37 = load i14* %conv_out_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_37"/></StgValue>
</operation>

<operation id="1866" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2310  %conv_out_V_load_38 = load i14* %conv_out_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_38"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1867" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:126  %add_ln1494_26 = add i9 -242, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_26"/></StgValue>
</operation>

<operation id="1868" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:127  %zext_ln1494_40 = zext i9 %add_ln1494_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_40"/></StgValue>
</operation>

<operation id="1869" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:128  %conv_out_V_addr_39 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_40

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_39"/></StgValue>
</operation>

<operation id="1870" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:131  %add_ln1494_27 = add i8 126, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_27"/></StgValue>
</operation>

<operation id="1871" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:132  %zext_ln1494_41 = zext i8 %add_ln1494_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_41"/></StgValue>
</operation>

<operation id="1872" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:133  %conv_out_V_addr_41 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_41

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_41"/></StgValue>
</operation>

<operation id="1873" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2306  %zext_ln29_10 = zext i13 %select_ln29_36 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_10"/></StgValue>
</operation>

<operation id="1874" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2307  %conv_out_V_load_37 = load i14* %conv_out_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_37"/></StgValue>
</operation>

<operation id="1875" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2308  %icmp_ln1494_37 = icmp sgt i14 %conv_out_V_load_37, %zext_ln29_10

]]></Node>
<StgValue><ssdm name="icmp_ln1494_37"/></StgValue>
</operation>

<operation id="1876" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2309  %select_ln29_37 = select i1 %icmp_ln1494_37, i14 %conv_out_V_load_37, i14 %zext_ln29_10

]]></Node>
<StgValue><ssdm name="select_ln29_37"/></StgValue>
</operation>

<operation id="1877" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2310  %conv_out_V_load_38 = load i14* %conv_out_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_38"/></StgValue>
</operation>

<operation id="1878" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2311  %icmp_ln1494_38 = icmp sgt i14 %conv_out_V_load_38, %select_ln29_37

]]></Node>
<StgValue><ssdm name="icmp_ln1494_38"/></StgValue>
</operation>

<operation id="1879" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2312  %select_ln29_38 = select i1 %icmp_ln1494_38, i14 %conv_out_V_load_38, i14 %select_ln29_37

]]></Node>
<StgValue><ssdm name="select_ln29_38"/></StgValue>
</operation>

<operation id="1880" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2313  %conv_out_V_load_39 = load i14* %conv_out_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_39"/></StgValue>
</operation>

<operation id="1881" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2322  %conv_out_V_load_41 = load i14* %conv_out_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_41"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1882" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:134  %add_ln1494_28 = add i9 -236, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_28"/></StgValue>
</operation>

<operation id="1883" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:135  %zext_ln1494_42 = zext i9 %add_ln1494_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_42"/></StgValue>
</operation>

<operation id="1884" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:136  %conv_out_V_addr_42 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_42

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_42"/></StgValue>
</operation>

<operation id="1885" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:137  %add_ln1494_29 = add i9 -230, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_29"/></StgValue>
</operation>

<operation id="1886" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:138  %zext_ln1494_43 = zext i9 %add_ln1494_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_43"/></StgValue>
</operation>

<operation id="1887" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:139  %conv_out_V_addr_43 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_43

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_43"/></StgValue>
</operation>

<operation id="1888" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2007  %max_pool_out_V_addr_9 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_23

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_9"/></StgValue>
</operation>

<operation id="1889" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2313  %conv_out_V_load_39 = load i14* %conv_out_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_39"/></StgValue>
</operation>

<operation id="1890" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2314  %icmp_ln1494_39 = icmp sgt i14 %conv_out_V_load_39, %select_ln29_38

]]></Node>
<StgValue><ssdm name="icmp_ln1494_39"/></StgValue>
</operation>

<operation id="1891" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2315  %select_ln29_39 = select i1 %icmp_ln1494_39, i14 %conv_out_V_load_39, i14 %select_ln29_38

]]></Node>
<StgValue><ssdm name="select_ln29_39"/></StgValue>
</operation>

<operation id="1892" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2316  store i14 %select_ln29_39, i14* %max_pool_out_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1893" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2321  %zext_ln29_11 = zext i13 %select_ln29_40 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_11"/></StgValue>
</operation>

<operation id="1894" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2322  %conv_out_V_load_41 = load i14* %conv_out_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_41"/></StgValue>
</operation>

<operation id="1895" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2323  %icmp_ln1494_41 = icmp sgt i14 %conv_out_V_load_41, %zext_ln29_11

]]></Node>
<StgValue><ssdm name="icmp_ln1494_41"/></StgValue>
</operation>

<operation id="1896" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2324  %select_ln29_41 = select i1 %icmp_ln1494_41, i14 %conv_out_V_load_41, i14 %zext_ln29_11

]]></Node>
<StgValue><ssdm name="select_ln29_41"/></StgValue>
</operation>

<operation id="1897" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2325  %conv_out_V_load_42 = load i14* %conv_out_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_42"/></StgValue>
</operation>

<operation id="1898" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2328  %conv_out_V_load_43 = load i14* %conv_out_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_43"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1899" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:143  %add_ln1494_31 = add i8 -118, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_31"/></StgValue>
</operation>

<operation id="1900" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:144  %zext_ln1494_45 = zext i8 %add_ln1494_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_45"/></StgValue>
</operation>

<operation id="1901" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:145  %conv_out_V_addr_45 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_45

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_45"/></StgValue>
</operation>

<operation id="1902" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:146  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 36, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1903" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:147  %conv_out_V_addr_46 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_46"/></StgValue>
</operation>

<operation id="1904" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2008  %max_pool_out_V_addr_10 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_26

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_10"/></StgValue>
</operation>

<operation id="1905" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2325  %conv_out_V_load_42 = load i14* %conv_out_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_42"/></StgValue>
</operation>

<operation id="1906" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2326  %icmp_ln1494_42 = icmp sgt i14 %conv_out_V_load_42, %select_ln29_41

]]></Node>
<StgValue><ssdm name="icmp_ln1494_42"/></StgValue>
</operation>

<operation id="1907" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2327  %select_ln29_42 = select i1 %icmp_ln1494_42, i14 %conv_out_V_load_42, i14 %select_ln29_41

]]></Node>
<StgValue><ssdm name="select_ln29_42"/></StgValue>
</operation>

<operation id="1908" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2328  %conv_out_V_load_43 = load i14* %conv_out_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_43"/></StgValue>
</operation>

<operation id="1909" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2329  %icmp_ln1494_43 = icmp sgt i14 %conv_out_V_load_43, %select_ln29_42

]]></Node>
<StgValue><ssdm name="icmp_ln1494_43"/></StgValue>
</operation>

<operation id="1910" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2330  %select_ln29_43 = select i1 %icmp_ln1494_43, i14 %conv_out_V_load_43, i14 %select_ln29_42

]]></Node>
<StgValue><ssdm name="select_ln29_43"/></StgValue>
</operation>

<operation id="1911" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2331  store i14 %select_ln29_43, i14* %max_pool_out_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1912" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2337  %conv_out_V_load_45 = load i14* %conv_out_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_45"/></StgValue>
</operation>

<operation id="1913" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2340  %conv_out_V_load_46 = load i14* %conv_out_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_46"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1914" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:148  %add_ln1494_32 = add i9 -218, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_32"/></StgValue>
</operation>

<operation id="1915" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:149  %zext_ln1494_46 = zext i9 %add_ln1494_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_46"/></StgValue>
</operation>

<operation id="1916" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:150  %conv_out_V_addr_47 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_46

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_47"/></StgValue>
</operation>

<operation id="1917" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:153  %add_ln1494_33 = add i8 -106, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_33"/></StgValue>
</operation>

<operation id="1918" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
Filter_Loop:154  %zext_ln1494_47 = zext i8 %add_ln1494_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_47"/></StgValue>
</operation>

<operation id="1919" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:155  %conv_out_V_addr_49 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_47

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_49"/></StgValue>
</operation>

<operation id="1920" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2336  %zext_ln29_12 = zext i13 %select_ln29_44 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_12"/></StgValue>
</operation>

<operation id="1921" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2337  %conv_out_V_load_45 = load i14* %conv_out_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_45"/></StgValue>
</operation>

<operation id="1922" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2338  %icmp_ln1494_45 = icmp sgt i14 %conv_out_V_load_45, %zext_ln29_12

]]></Node>
<StgValue><ssdm name="icmp_ln1494_45"/></StgValue>
</operation>

<operation id="1923" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2339  %select_ln29_45 = select i1 %icmp_ln1494_45, i14 %conv_out_V_load_45, i14 %zext_ln29_12

]]></Node>
<StgValue><ssdm name="select_ln29_45"/></StgValue>
</operation>

<operation id="1924" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2340  %conv_out_V_load_46 = load i14* %conv_out_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_46"/></StgValue>
</operation>

<operation id="1925" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2341  %icmp_ln1494_46 = icmp sgt i14 %conv_out_V_load_46, %select_ln29_45

]]></Node>
<StgValue><ssdm name="icmp_ln1494_46"/></StgValue>
</operation>

<operation id="1926" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2342  %select_ln29_46 = select i1 %icmp_ln1494_46, i14 %conv_out_V_load_46, i14 %select_ln29_45

]]></Node>
<StgValue><ssdm name="select_ln29_46"/></StgValue>
</operation>

<operation id="1927" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2343  %conv_out_V_load_47 = load i14* %conv_out_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_47"/></StgValue>
</operation>

<operation id="1928" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2352  %conv_out_V_load_49 = load i14* %conv_out_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_49"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1929" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:156  %add_ln1494_34 = add i9 -212, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_34"/></StgValue>
</operation>

<operation id="1930" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:157  %zext_ln1494_48 = zext i9 %add_ln1494_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_48"/></StgValue>
</operation>

<operation id="1931" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:158  %conv_out_V_addr_50 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_48

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_50"/></StgValue>
</operation>

<operation id="1932" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:159  %add_ln1494_35 = add i9 -206, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_35"/></StgValue>
</operation>

<operation id="1933" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:160  %zext_ln1494_49 = zext i9 %add_ln1494_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_49"/></StgValue>
</operation>

<operation id="1934" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:161  %conv_out_V_addr_51 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_49

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_51"/></StgValue>
</operation>

<operation id="1935" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2009  %max_pool_out_V_addr_11 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_27

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_11"/></StgValue>
</operation>

<operation id="1936" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2343  %conv_out_V_load_47 = load i14* %conv_out_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_47"/></StgValue>
</operation>

<operation id="1937" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2344  %icmp_ln1494_47 = icmp sgt i14 %conv_out_V_load_47, %select_ln29_46

]]></Node>
<StgValue><ssdm name="icmp_ln1494_47"/></StgValue>
</operation>

<operation id="1938" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2345  %select_ln29_47 = select i1 %icmp_ln1494_47, i14 %conv_out_V_load_47, i14 %select_ln29_46

]]></Node>
<StgValue><ssdm name="select_ln29_47"/></StgValue>
</operation>

<operation id="1939" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2346  store i14 %select_ln29_47, i14* %max_pool_out_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1940" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2351  %zext_ln29_13 = zext i13 %select_ln29_48 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_13"/></StgValue>
</operation>

<operation id="1941" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2352  %conv_out_V_load_49 = load i14* %conv_out_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_49"/></StgValue>
</operation>

<operation id="1942" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2353  %icmp_ln1494_49 = icmp sgt i14 %conv_out_V_load_49, %zext_ln29_13

]]></Node>
<StgValue><ssdm name="icmp_ln1494_49"/></StgValue>
</operation>

<operation id="1943" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2354  %select_ln29_49 = select i1 %icmp_ln1494_49, i14 %conv_out_V_load_49, i14 %zext_ln29_13

]]></Node>
<StgValue><ssdm name="select_ln29_49"/></StgValue>
</operation>

<operation id="1944" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2355  %conv_out_V_load_50 = load i14* %conv_out_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_50"/></StgValue>
</operation>

<operation id="1945" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2358  %conv_out_V_load_51 = load i14* %conv_out_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_51"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1946" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:164  %add_ln1494_36 = add i9 -194, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_36"/></StgValue>
</operation>

<operation id="1947" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:165  %zext_ln1494_50 = zext i9 %add_ln1494_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_50"/></StgValue>
</operation>

<operation id="1948" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:166  %conv_out_V_addr_53 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_50

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_53"/></StgValue>
</operation>

<operation id="1949" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="7">
<![CDATA[
Filter_Loop:167  %sext_ln1494_11 = sext i7 %add_ln1494_20 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_11"/></StgValue>
</operation>

<operation id="1950" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:168  %zext_ln1494_51 = zext i9 %sext_ln1494_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_51"/></StgValue>
</operation>

<operation id="1951" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:169  %conv_out_V_addr_54 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_51

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_54"/></StgValue>
</operation>

<operation id="1952" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2010  %max_pool_out_V_addr_12 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_12"/></StgValue>
</operation>

<operation id="1953" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2355  %conv_out_V_load_50 = load i14* %conv_out_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_50"/></StgValue>
</operation>

<operation id="1954" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2356  %icmp_ln1494_50 = icmp sgt i14 %conv_out_V_load_50, %select_ln29_49

]]></Node>
<StgValue><ssdm name="icmp_ln1494_50"/></StgValue>
</operation>

<operation id="1955" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2357  %select_ln29_50 = select i1 %icmp_ln1494_50, i14 %conv_out_V_load_50, i14 %select_ln29_49

]]></Node>
<StgValue><ssdm name="select_ln29_50"/></StgValue>
</operation>

<operation id="1956" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2358  %conv_out_V_load_51 = load i14* %conv_out_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_51"/></StgValue>
</operation>

<operation id="1957" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2359  %icmp_ln1494_51 = icmp sgt i14 %conv_out_V_load_51, %select_ln29_50

]]></Node>
<StgValue><ssdm name="icmp_ln1494_51"/></StgValue>
</operation>

<operation id="1958" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2360  %select_ln29_51 = select i1 %icmp_ln1494_51, i14 %conv_out_V_load_51, i14 %select_ln29_50

]]></Node>
<StgValue><ssdm name="select_ln29_51"/></StgValue>
</operation>

<operation id="1959" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2361  store i14 %select_ln29_51, i14* %max_pool_out_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1960" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2367  %conv_out_V_load_53 = load i14* %conv_out_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_53"/></StgValue>
</operation>

<operation id="1961" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2370  %conv_out_V_load_54 = load i14* %conv_out_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_54"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1962" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="7">
<![CDATA[
Filter_Loop:170  %sext_ln1494_12 = sext i7 %add_ln1494_21 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_12"/></StgValue>
</operation>

<operation id="1963" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:171  %zext_ln1494_52 = zext i9 %sext_ln1494_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_52"/></StgValue>
</operation>

<operation id="1964" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:172  %conv_out_V_addr_55 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_52

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_55"/></StgValue>
</operation>

<operation id="1965" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:176  %add_ln1494_38 = add i9 -182, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_38"/></StgValue>
</operation>

<operation id="1966" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:177  %zext_ln1494_54 = zext i9 %add_ln1494_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_54"/></StgValue>
</operation>

<operation id="1967" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:178  %conv_out_V_addr_57 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_54

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_57"/></StgValue>
</operation>

<operation id="1968" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2366  %zext_ln29_14 = zext i13 %select_ln29_52 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_14"/></StgValue>
</operation>

<operation id="1969" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2367  %conv_out_V_load_53 = load i14* %conv_out_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_53"/></StgValue>
</operation>

<operation id="1970" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2368  %icmp_ln1494_53 = icmp sgt i14 %conv_out_V_load_53, %zext_ln29_14

]]></Node>
<StgValue><ssdm name="icmp_ln1494_53"/></StgValue>
</operation>

<operation id="1971" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2369  %select_ln29_53 = select i1 %icmp_ln1494_53, i14 %conv_out_V_load_53, i14 %zext_ln29_14

]]></Node>
<StgValue><ssdm name="select_ln29_53"/></StgValue>
</operation>

<operation id="1972" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2370  %conv_out_V_load_54 = load i14* %conv_out_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_54"/></StgValue>
</operation>

<operation id="1973" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2371  %icmp_ln1494_54 = icmp sgt i14 %conv_out_V_load_54, %select_ln29_53

]]></Node>
<StgValue><ssdm name="icmp_ln1494_54"/></StgValue>
</operation>

<operation id="1974" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2372  %select_ln29_54 = select i1 %icmp_ln1494_54, i14 %conv_out_V_load_54, i14 %select_ln29_53

]]></Node>
<StgValue><ssdm name="select_ln29_54"/></StgValue>
</operation>

<operation id="1975" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2373  %conv_out_V_load_55 = load i14* %conv_out_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_55"/></StgValue>
</operation>

<operation id="1976" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2382  %conv_out_V_load_57 = load i14* %conv_out_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_57"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1977" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:179  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 60, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1978" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:180  %conv_out_V_addr_58 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_58"/></StgValue>
</operation>

<operation id="1979" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="6">
<![CDATA[
Filter_Loop:181  %sext_ln1494_13 = sext i6 %add_ln1494_22 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_13"/></StgValue>
</operation>

<operation id="1980" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:182  %zext_ln1494_55 = zext i9 %sext_ln1494_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_55"/></StgValue>
</operation>

<operation id="1981" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:183  %conv_out_V_addr_59 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_55

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_59"/></StgValue>
</operation>

<operation id="1982" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2011  %max_pool_out_V_addr_13 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_29

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_13"/></StgValue>
</operation>

<operation id="1983" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2373  %conv_out_V_load_55 = load i14* %conv_out_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_55"/></StgValue>
</operation>

<operation id="1984" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2374  %icmp_ln1494_55 = icmp sgt i14 %conv_out_V_load_55, %select_ln29_54

]]></Node>
<StgValue><ssdm name="icmp_ln1494_55"/></StgValue>
</operation>

<operation id="1985" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2375  %select_ln29_55 = select i1 %icmp_ln1494_55, i14 %conv_out_V_load_55, i14 %select_ln29_54

]]></Node>
<StgValue><ssdm name="select_ln29_55"/></StgValue>
</operation>

<operation id="1986" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2376  store i14 %select_ln29_55, i14* %max_pool_out_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="1987" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2381  %zext_ln29_15 = zext i13 %select_ln29_56 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_15"/></StgValue>
</operation>

<operation id="1988" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2382  %conv_out_V_load_57 = load i14* %conv_out_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_57"/></StgValue>
</operation>

<operation id="1989" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2383  %icmp_ln1494_57 = icmp sgt i14 %conv_out_V_load_57, %zext_ln29_15

]]></Node>
<StgValue><ssdm name="icmp_ln1494_57"/></StgValue>
</operation>

<operation id="1990" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2384  %select_ln29_57 = select i1 %icmp_ln1494_57, i14 %conv_out_V_load_57, i14 %zext_ln29_15

]]></Node>
<StgValue><ssdm name="select_ln29_57"/></StgValue>
</operation>

<operation id="1991" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2385  %conv_out_V_load_58 = load i14* %conv_out_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_58"/></StgValue>
</operation>

<operation id="1992" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2388  %conv_out_V_load_59 = load i14* %conv_out_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_59"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1993" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:186  %add_ln1494_39 = add i9 -170, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_39"/></StgValue>
</operation>

<operation id="1994" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:187  %zext_ln1494_56 = zext i9 %add_ln1494_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_56"/></StgValue>
</operation>

<operation id="1995" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:188  %conv_out_V_addr_61 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_56

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_61"/></StgValue>
</operation>

<operation id="1996" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="6">
<![CDATA[
Filter_Loop:189  %sext_ln1494_14 = sext i6 %add_ln1494_25 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_14"/></StgValue>
</operation>

<operation id="1997" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:190  %zext_ln1494_57 = zext i9 %sext_ln1494_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_57"/></StgValue>
</operation>

<operation id="1998" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:191  %conv_out_V_addr_62 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_57

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_62"/></StgValue>
</operation>

<operation id="1999" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2012  %max_pool_out_V_addr_14 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_32

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_14"/></StgValue>
</operation>

<operation id="2000" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2385  %conv_out_V_load_58 = load i14* %conv_out_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_58"/></StgValue>
</operation>

<operation id="2001" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2386  %icmp_ln1494_58 = icmp sgt i14 %conv_out_V_load_58, %select_ln29_57

]]></Node>
<StgValue><ssdm name="icmp_ln1494_58"/></StgValue>
</operation>

<operation id="2002" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2387  %select_ln29_58 = select i1 %icmp_ln1494_58, i14 %conv_out_V_load_58, i14 %select_ln29_57

]]></Node>
<StgValue><ssdm name="select_ln29_58"/></StgValue>
</operation>

<operation id="2003" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2388  %conv_out_V_load_59 = load i14* %conv_out_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_59"/></StgValue>
</operation>

<operation id="2004" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2389  %icmp_ln1494_59 = icmp sgt i14 %conv_out_V_load_59, %select_ln29_58

]]></Node>
<StgValue><ssdm name="icmp_ln1494_59"/></StgValue>
</operation>

<operation id="2005" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2390  %select_ln29_59 = select i1 %icmp_ln1494_59, i14 %conv_out_V_load_59, i14 %select_ln29_58

]]></Node>
<StgValue><ssdm name="select_ln29_59"/></StgValue>
</operation>

<operation id="2006" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2391  store i14 %select_ln29_59, i14* %max_pool_out_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2007" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2397  %conv_out_V_load_61 = load i14* %conv_out_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_61"/></StgValue>
</operation>

<operation id="2008" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2400  %conv_out_V_load_62 = load i14* %conv_out_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_62"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2009" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="5">
<![CDATA[
Filter_Loop:192  %sext_ln1494_15 = sext i5 %add_ln1494_5 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_15"/></StgValue>
</operation>

<operation id="2010" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:193  %zext_ln1494_58 = zext i9 %sext_ln1494_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_58"/></StgValue>
</operation>

<operation id="2011" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:194  %conv_out_V_addr_63 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_58

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_63"/></StgValue>
</operation>

<operation id="2012" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:198  %add_ln1494_41 = add i9 -158, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_41"/></StgValue>
</operation>

<operation id="2013" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:199  %zext_ln1494_60 = zext i9 %add_ln1494_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_60"/></StgValue>
</operation>

<operation id="2014" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:200  %conv_out_V_addr_65 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_60

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_65"/></StgValue>
</operation>

<operation id="2015" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2396  %zext_ln29_16 = zext i13 %select_ln29_60 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_16"/></StgValue>
</operation>

<operation id="2016" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2397  %conv_out_V_load_61 = load i14* %conv_out_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_61"/></StgValue>
</operation>

<operation id="2017" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2398  %icmp_ln1494_61 = icmp sgt i14 %conv_out_V_load_61, %zext_ln29_16

]]></Node>
<StgValue><ssdm name="icmp_ln1494_61"/></StgValue>
</operation>

<operation id="2018" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2399  %select_ln29_61 = select i1 %icmp_ln1494_61, i14 %conv_out_V_load_61, i14 %zext_ln29_16

]]></Node>
<StgValue><ssdm name="select_ln29_61"/></StgValue>
</operation>

<operation id="2019" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2400  %conv_out_V_load_62 = load i14* %conv_out_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_62"/></StgValue>
</operation>

<operation id="2020" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2401  %icmp_ln1494_62 = icmp sgt i14 %conv_out_V_load_62, %select_ln29_61

]]></Node>
<StgValue><ssdm name="icmp_ln1494_62"/></StgValue>
</operation>

<operation id="2021" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2402  %select_ln29_62 = select i1 %icmp_ln1494_62, i14 %conv_out_V_load_62, i14 %select_ln29_61

]]></Node>
<StgValue><ssdm name="select_ln29_62"/></StgValue>
</operation>

<operation id="2022" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2403  %conv_out_V_load_63 = load i14* %conv_out_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_63"/></StgValue>
</operation>

<operation id="2023" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2412  %conv_out_V_load_65 = load i14* %conv_out_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_65"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2024" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:201  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 63, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2025" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:202  %conv_out_V_addr_66 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_66"/></StgValue>
</operation>

<operation id="2026" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:203  %add_ln1494_42 = add i10 510, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_42"/></StgValue>
</operation>

<operation id="2027" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:204  %zext_ln1494_61 = zext i10 %add_ln1494_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_61"/></StgValue>
</operation>

<operation id="2028" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:205  %conv_out_V_addr_67 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_61

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_67"/></StgValue>
</operation>

<operation id="2029" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2013  %max_pool_out_V_addr_15 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_33

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_15"/></StgValue>
</operation>

<operation id="2030" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2403  %conv_out_V_load_63 = load i14* %conv_out_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_63"/></StgValue>
</operation>

<operation id="2031" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2404  %icmp_ln1494_63 = icmp sgt i14 %conv_out_V_load_63, %select_ln29_62

]]></Node>
<StgValue><ssdm name="icmp_ln1494_63"/></StgValue>
</operation>

<operation id="2032" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2405  %select_ln29_63 = select i1 %icmp_ln1494_63, i14 %conv_out_V_load_63, i14 %select_ln29_62

]]></Node>
<StgValue><ssdm name="select_ln29_63"/></StgValue>
</operation>

<operation id="2033" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2406  store i14 %select_ln29_63, i14* %max_pool_out_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2034" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2411  %zext_ln29_17 = zext i13 %select_ln29_64 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_17"/></StgValue>
</operation>

<operation id="2035" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2412  %conv_out_V_load_65 = load i14* %conv_out_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_65"/></StgValue>
</operation>

<operation id="2036" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2413  %icmp_ln1494_65 = icmp sgt i14 %conv_out_V_load_65, %zext_ln29_17

]]></Node>
<StgValue><ssdm name="icmp_ln1494_65"/></StgValue>
</operation>

<operation id="2037" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2414  %select_ln29_65 = select i1 %icmp_ln1494_65, i14 %conv_out_V_load_65, i14 %zext_ln29_17

]]></Node>
<StgValue><ssdm name="select_ln29_65"/></StgValue>
</operation>

<operation id="2038" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2415  %conv_out_V_load_66 = load i14* %conv_out_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_66"/></StgValue>
</operation>

<operation id="2039" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2418  %conv_out_V_load_67 = load i14* %conv_out_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_67"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2040" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:208  %add_ln1494_43 = add i9 -146, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_43"/></StgValue>
</operation>

<operation id="2041" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:209  %zext_ln1494_62 = zext i9 %add_ln1494_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_62"/></StgValue>
</operation>

<operation id="2042" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:210  %conv_out_V_addr_69 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_62

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_69"/></StgValue>
</operation>

<operation id="2043" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:211  %add_ln1494_44 = add i10 -508, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_44"/></StgValue>
</operation>

<operation id="2044" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:212  %zext_ln1494_63 = zext i10 %add_ln1494_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_63"/></StgValue>
</operation>

<operation id="2045" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:213  %conv_out_V_addr_70 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_63

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_70"/></StgValue>
</operation>

<operation id="2046" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2014  %max_pool_out_V_addr_16 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_16"/></StgValue>
</operation>

<operation id="2047" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2415  %conv_out_V_load_66 = load i14* %conv_out_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_66"/></StgValue>
</operation>

<operation id="2048" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2416  %icmp_ln1494_66 = icmp sgt i14 %conv_out_V_load_66, %select_ln29_65

]]></Node>
<StgValue><ssdm name="icmp_ln1494_66"/></StgValue>
</operation>

<operation id="2049" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2417  %select_ln29_66 = select i1 %icmp_ln1494_66, i14 %conv_out_V_load_66, i14 %select_ln29_65

]]></Node>
<StgValue><ssdm name="select_ln29_66"/></StgValue>
</operation>

<operation id="2050" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2418  %conv_out_V_load_67 = load i14* %conv_out_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_67"/></StgValue>
</operation>

<operation id="2051" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2419  %icmp_ln1494_67 = icmp sgt i14 %conv_out_V_load_67, %select_ln29_66

]]></Node>
<StgValue><ssdm name="icmp_ln1494_67"/></StgValue>
</operation>

<operation id="2052" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2420  %select_ln29_67 = select i1 %icmp_ln1494_67, i14 %conv_out_V_load_67, i14 %select_ln29_66

]]></Node>
<StgValue><ssdm name="select_ln29_67"/></StgValue>
</operation>

<operation id="2053" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2421  store i14 %select_ln29_67, i14* %max_pool_out_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2054" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2427  %conv_out_V_load_69 = load i14* %conv_out_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_69"/></StgValue>
</operation>

<operation id="2055" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2430  %conv_out_V_load_70 = load i14* %conv_out_V_addr_70, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_70"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2056" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:214  %add_ln1494_45 = add i10 -502, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_45"/></StgValue>
</operation>

<operation id="2057" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:215  %zext_ln1494_64 = zext i10 %add_ln1494_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_64"/></StgValue>
</operation>

<operation id="2058" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:216  %conv_out_V_addr_71 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_64

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_71"/></StgValue>
</operation>

<operation id="2059" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:220  %add_ln1494_47 = add i9 -134, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_47"/></StgValue>
</operation>

<operation id="2060" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:221  %zext_ln1494_66 = zext i9 %add_ln1494_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_66"/></StgValue>
</operation>

<operation id="2061" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:222  %conv_out_V_addr_73 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_66

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_73"/></StgValue>
</operation>

<operation id="2062" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2426  %zext_ln29_18 = zext i13 %select_ln29_68 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_18"/></StgValue>
</operation>

<operation id="2063" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2427  %conv_out_V_load_69 = load i14* %conv_out_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_69"/></StgValue>
</operation>

<operation id="2064" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2428  %icmp_ln1494_69 = icmp sgt i14 %conv_out_V_load_69, %zext_ln29_18

]]></Node>
<StgValue><ssdm name="icmp_ln1494_69"/></StgValue>
</operation>

<operation id="2065" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2429  %select_ln29_69 = select i1 %icmp_ln1494_69, i14 %conv_out_V_load_69, i14 %zext_ln29_18

]]></Node>
<StgValue><ssdm name="select_ln29_69"/></StgValue>
</operation>

<operation id="2066" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2430  %conv_out_V_load_70 = load i14* %conv_out_V_addr_70, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_70"/></StgValue>
</operation>

<operation id="2067" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2431  %icmp_ln1494_70 = icmp sgt i14 %conv_out_V_load_70, %select_ln29_69

]]></Node>
<StgValue><ssdm name="icmp_ln1494_70"/></StgValue>
</operation>

<operation id="2068" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2432  %select_ln29_70 = select i1 %icmp_ln1494_70, i14 %conv_out_V_load_70, i14 %select_ln29_69

]]></Node>
<StgValue><ssdm name="select_ln29_70"/></StgValue>
</operation>

<operation id="2069" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2433  %conv_out_V_load_71 = load i14* %conv_out_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_71"/></StgValue>
</operation>

<operation id="2070" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2442  %conv_out_V_load_73 = load i14* %conv_out_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_73"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2071" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:223  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 66, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2072" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:224  %conv_out_V_addr_74 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_74"/></StgValue>
</operation>

<operation id="2073" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:225  %add_ln1494_48 = add i10 -490, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_48"/></StgValue>
</operation>

<operation id="2074" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:226  %zext_ln1494_67 = zext i10 %add_ln1494_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_67"/></StgValue>
</operation>

<operation id="2075" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:227  %conv_out_V_addr_75 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_67

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_75"/></StgValue>
</operation>

<operation id="2076" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2015  %max_pool_out_V_addr_17 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_35

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_17"/></StgValue>
</operation>

<operation id="2077" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2433  %conv_out_V_load_71 = load i14* %conv_out_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_71"/></StgValue>
</operation>

<operation id="2078" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2434  %icmp_ln1494_71 = icmp sgt i14 %conv_out_V_load_71, %select_ln29_70

]]></Node>
<StgValue><ssdm name="icmp_ln1494_71"/></StgValue>
</operation>

<operation id="2079" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2435  %select_ln29_71 = select i1 %icmp_ln1494_71, i14 %conv_out_V_load_71, i14 %select_ln29_70

]]></Node>
<StgValue><ssdm name="select_ln29_71"/></StgValue>
</operation>

<operation id="2080" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2436  store i14 %select_ln29_71, i14* %max_pool_out_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2081" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2441  %zext_ln29_19 = zext i13 %select_ln29_72 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_19"/></StgValue>
</operation>

<operation id="2082" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2442  %conv_out_V_load_73 = load i14* %conv_out_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_73"/></StgValue>
</operation>

<operation id="2083" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2443  %icmp_ln1494_73 = icmp sgt i14 %conv_out_V_load_73, %zext_ln29_19

]]></Node>
<StgValue><ssdm name="icmp_ln1494_73"/></StgValue>
</operation>

<operation id="2084" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2444  %select_ln29_73 = select i1 %icmp_ln1494_73, i14 %conv_out_V_load_73, i14 %zext_ln29_19

]]></Node>
<StgValue><ssdm name="select_ln29_73"/></StgValue>
</operation>

<operation id="2085" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2445  %conv_out_V_load_74 = load i14* %conv_out_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_74"/></StgValue>
</operation>

<operation id="2086" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2448  %conv_out_V_load_75 = load i14* %conv_out_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_75"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2087" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:230  %add_ln1494_49 = add i8 -122, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_49"/></StgValue>
</operation>

<operation id="2088" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="8">
<![CDATA[
Filter_Loop:231  %sext_ln1494_16 = sext i8 %add_ln1494_49 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_16"/></StgValue>
</operation>

<operation id="2089" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:232  %zext_ln1494_68 = zext i9 %sext_ln1494_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_68"/></StgValue>
</operation>

<operation id="2090" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:233  %conv_out_V_addr_77 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_68

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_77"/></StgValue>
</operation>

<operation id="2091" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:234  %add_ln1494_50 = add i10 -484, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_50"/></StgValue>
</operation>

<operation id="2092" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:235  %zext_ln1494_69 = zext i10 %add_ln1494_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_69"/></StgValue>
</operation>

<operation id="2093" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:236  %conv_out_V_addr_78 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_69

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_78"/></StgValue>
</operation>

<operation id="2094" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2016  %max_pool_out_V_addr_18 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_38

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_18"/></StgValue>
</operation>

<operation id="2095" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2445  %conv_out_V_load_74 = load i14* %conv_out_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_74"/></StgValue>
</operation>

<operation id="2096" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2446  %icmp_ln1494_74 = icmp sgt i14 %conv_out_V_load_74, %select_ln29_73

]]></Node>
<StgValue><ssdm name="icmp_ln1494_74"/></StgValue>
</operation>

<operation id="2097" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2447  %select_ln29_74 = select i1 %icmp_ln1494_74, i14 %conv_out_V_load_74, i14 %select_ln29_73

]]></Node>
<StgValue><ssdm name="select_ln29_74"/></StgValue>
</operation>

<operation id="2098" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2448  %conv_out_V_load_75 = load i14* %conv_out_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_75"/></StgValue>
</operation>

<operation id="2099" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2449  %icmp_ln1494_75 = icmp sgt i14 %conv_out_V_load_75, %select_ln29_74

]]></Node>
<StgValue><ssdm name="icmp_ln1494_75"/></StgValue>
</operation>

<operation id="2100" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2450  %select_ln29_75 = select i1 %icmp_ln1494_75, i14 %conv_out_V_load_75, i14 %select_ln29_74

]]></Node>
<StgValue><ssdm name="select_ln29_75"/></StgValue>
</operation>

<operation id="2101" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2451  store i14 %select_ln29_75, i14* %max_pool_out_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2102" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2457  %conv_out_V_load_77 = load i14* %conv_out_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_77"/></StgValue>
</operation>

<operation id="2103" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2460  %conv_out_V_load_78 = load i14* %conv_out_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_78"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2104" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:237  %add_ln1494_51 = add i10 -478, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_51"/></StgValue>
</operation>

<operation id="2105" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:238  %zext_ln1494_70 = zext i10 %add_ln1494_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_70"/></StgValue>
</operation>

<operation id="2106" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:239  %conv_out_V_addr_79 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_70

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_79"/></StgValue>
</operation>

<operation id="2107" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:244  %add_ln1494_53 = add i8 -110, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_53"/></StgValue>
</operation>

<operation id="2108" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="8">
<![CDATA[
Filter_Loop:245  %sext_ln1494_18 = sext i8 %add_ln1494_53 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_18"/></StgValue>
</operation>

<operation id="2109" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:246  %zext_ln1494_72 = zext i9 %sext_ln1494_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_72"/></StgValue>
</operation>

<operation id="2110" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:247  %conv_out_V_addr_81 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_72

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_81"/></StgValue>
</operation>

<operation id="2111" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2456  %zext_ln29_20 = zext i13 %select_ln29_76 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_20"/></StgValue>
</operation>

<operation id="2112" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2457  %conv_out_V_load_77 = load i14* %conv_out_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_77"/></StgValue>
</operation>

<operation id="2113" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2458  %icmp_ln1494_77 = icmp sgt i14 %conv_out_V_load_77, %zext_ln29_20

]]></Node>
<StgValue><ssdm name="icmp_ln1494_77"/></StgValue>
</operation>

<operation id="2114" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2459  %select_ln29_77 = select i1 %icmp_ln1494_77, i14 %conv_out_V_load_77, i14 %zext_ln29_20

]]></Node>
<StgValue><ssdm name="select_ln29_77"/></StgValue>
</operation>

<operation id="2115" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2460  %conv_out_V_load_78 = load i14* %conv_out_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_78"/></StgValue>
</operation>

<operation id="2116" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2461  %icmp_ln1494_78 = icmp sgt i14 %conv_out_V_load_78, %select_ln29_77

]]></Node>
<StgValue><ssdm name="icmp_ln1494_78"/></StgValue>
</operation>

<operation id="2117" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2462  %select_ln29_78 = select i1 %icmp_ln1494_78, i14 %conv_out_V_load_78, i14 %select_ln29_77

]]></Node>
<StgValue><ssdm name="select_ln29_78"/></StgValue>
</operation>

<operation id="2118" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2463  %conv_out_V_load_79 = load i14* %conv_out_V_addr_79, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_79"/></StgValue>
</operation>

<operation id="2119" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2472  %conv_out_V_load_81 = load i14* %conv_out_V_addr_81, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_81"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2120" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:248  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 69, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="2121" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:249  %conv_out_V_addr_82 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_82"/></StgValue>
</operation>

<operation id="2122" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:250  %add_ln1494_54 = add i10 -466, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_54"/></StgValue>
</operation>

<operation id="2123" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:251  %zext_ln1494_73 = zext i10 %add_ln1494_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_73"/></StgValue>
</operation>

<operation id="2124" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:252  %conv_out_V_addr_83 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_73

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_83"/></StgValue>
</operation>

<operation id="2125" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2017  %max_pool_out_V_addr_19 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_39

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_19"/></StgValue>
</operation>

<operation id="2126" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2463  %conv_out_V_load_79 = load i14* %conv_out_V_addr_79, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_79"/></StgValue>
</operation>

<operation id="2127" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2464  %icmp_ln1494_79 = icmp sgt i14 %conv_out_V_load_79, %select_ln29_78

]]></Node>
<StgValue><ssdm name="icmp_ln1494_79"/></StgValue>
</operation>

<operation id="2128" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2465  %select_ln29_79 = select i1 %icmp_ln1494_79, i14 %conv_out_V_load_79, i14 %select_ln29_78

]]></Node>
<StgValue><ssdm name="select_ln29_79"/></StgValue>
</operation>

<operation id="2129" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2466  store i14 %select_ln29_79, i14* %max_pool_out_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2130" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2471  %zext_ln29_21 = zext i13 %select_ln29_80 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_21"/></StgValue>
</operation>

<operation id="2131" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2472  %conv_out_V_load_81 = load i14* %conv_out_V_addr_81, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_81"/></StgValue>
</operation>

<operation id="2132" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2473  %icmp_ln1494_81 = icmp sgt i14 %conv_out_V_load_81, %zext_ln29_21

]]></Node>
<StgValue><ssdm name="icmp_ln1494_81"/></StgValue>
</operation>

<operation id="2133" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2474  %select_ln29_81 = select i1 %icmp_ln1494_81, i14 %conv_out_V_load_81, i14 %zext_ln29_21

]]></Node>
<StgValue><ssdm name="select_ln29_81"/></StgValue>
</operation>

<operation id="2134" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2475  %conv_out_V_load_82 = load i14* %conv_out_V_addr_82, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_82"/></StgValue>
</operation>

<operation id="2135" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2478  %conv_out_V_load_83 = load i14* %conv_out_V_addr_83, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_83"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2136" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:255  %add_ln1494_55 = add i8 -98, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_55"/></StgValue>
</operation>

<operation id="2137" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="8">
<![CDATA[
Filter_Loop:256  %sext_ln1494_19 = sext i8 %add_ln1494_55 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_19"/></StgValue>
</operation>

<operation id="2138" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:257  %zext_ln1494_74 = zext i9 %sext_ln1494_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_74"/></StgValue>
</operation>

<operation id="2139" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:258  %conv_out_V_addr_85 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_74

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_85"/></StgValue>
</operation>

<operation id="2140" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:259  %add_ln1494_56 = add i10 -460, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_56"/></StgValue>
</operation>

<operation id="2141" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:260  %zext_ln1494_75 = zext i10 %add_ln1494_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_75"/></StgValue>
</operation>

<operation id="2142" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:261  %conv_out_V_addr_86 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_75

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_86"/></StgValue>
</operation>

<operation id="2143" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2018  %max_pool_out_V_addr_20 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_20"/></StgValue>
</operation>

<operation id="2144" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2475  %conv_out_V_load_82 = load i14* %conv_out_V_addr_82, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_82"/></StgValue>
</operation>

<operation id="2145" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2476  %icmp_ln1494_82 = icmp sgt i14 %conv_out_V_load_82, %select_ln29_81

]]></Node>
<StgValue><ssdm name="icmp_ln1494_82"/></StgValue>
</operation>

<operation id="2146" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2477  %select_ln29_82 = select i1 %icmp_ln1494_82, i14 %conv_out_V_load_82, i14 %select_ln29_81

]]></Node>
<StgValue><ssdm name="select_ln29_82"/></StgValue>
</operation>

<operation id="2147" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2478  %conv_out_V_load_83 = load i14* %conv_out_V_addr_83, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_83"/></StgValue>
</operation>

<operation id="2148" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2479  %icmp_ln1494_83 = icmp sgt i14 %conv_out_V_load_83, %select_ln29_82

]]></Node>
<StgValue><ssdm name="icmp_ln1494_83"/></StgValue>
</operation>

<operation id="2149" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2480  %select_ln29_83 = select i1 %icmp_ln1494_83, i14 %conv_out_V_load_83, i14 %select_ln29_82

]]></Node>
<StgValue><ssdm name="select_ln29_83"/></StgValue>
</operation>

<operation id="2150" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2481  store i14 %select_ln29_83, i14* %max_pool_out_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2151" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2487  %conv_out_V_load_85 = load i14* %conv_out_V_addr_85, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_85"/></StgValue>
</operation>

<operation id="2152" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2490  %conv_out_V_load_86 = load i14* %conv_out_V_addr_86, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_86"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2153" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:262  %add_ln1494_57 = add i10 -454, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_57"/></StgValue>
</operation>

<operation id="2154" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:263  %zext_ln1494_76 = zext i10 %add_ln1494_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_76"/></StgValue>
</operation>

<operation id="2155" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:264  %conv_out_V_addr_87 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_76

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_87"/></StgValue>
</operation>

<operation id="2156" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:269  %add_ln1494_59 = add i8 -86, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_59"/></StgValue>
</operation>

<operation id="2157" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="8">
<![CDATA[
Filter_Loop:270  %sext_ln1494_21 = sext i8 %add_ln1494_59 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_21"/></StgValue>
</operation>

<operation id="2158" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:271  %zext_ln1494_78 = zext i9 %sext_ln1494_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_78"/></StgValue>
</operation>

<operation id="2159" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:272  %conv_out_V_addr_89 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_78

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_89"/></StgValue>
</operation>

<operation id="2160" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2486  %zext_ln29_22 = zext i13 %select_ln29_84 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_22"/></StgValue>
</operation>

<operation id="2161" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2487  %conv_out_V_load_85 = load i14* %conv_out_V_addr_85, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_85"/></StgValue>
</operation>

<operation id="2162" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2488  %icmp_ln1494_85 = icmp sgt i14 %conv_out_V_load_85, %zext_ln29_22

]]></Node>
<StgValue><ssdm name="icmp_ln1494_85"/></StgValue>
</operation>

<operation id="2163" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2489  %select_ln29_85 = select i1 %icmp_ln1494_85, i14 %conv_out_V_load_85, i14 %zext_ln29_22

]]></Node>
<StgValue><ssdm name="select_ln29_85"/></StgValue>
</operation>

<operation id="2164" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2490  %conv_out_V_load_86 = load i14* %conv_out_V_addr_86, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_86"/></StgValue>
</operation>

<operation id="2165" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2491  %icmp_ln1494_86 = icmp sgt i14 %conv_out_V_load_86, %select_ln29_85

]]></Node>
<StgValue><ssdm name="icmp_ln1494_86"/></StgValue>
</operation>

<operation id="2166" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2492  %select_ln29_86 = select i1 %icmp_ln1494_86, i14 %conv_out_V_load_86, i14 %select_ln29_85

]]></Node>
<StgValue><ssdm name="select_ln29_86"/></StgValue>
</operation>

<operation id="2167" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2493  %conv_out_V_load_87 = load i14* %conv_out_V_addr_87, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_87"/></StgValue>
</operation>

<operation id="2168" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2502  %conv_out_V_load_89 = load i14* %conv_out_V_addr_89, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_89"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2169" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:273  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 72, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="2170" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:274  %conv_out_V_addr_90 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_90"/></StgValue>
</operation>

<operation id="2171" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:275  %add_ln1494_60 = add i10 -442, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_60"/></StgValue>
</operation>

<operation id="2172" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:276  %zext_ln1494_79 = zext i10 %add_ln1494_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_79"/></StgValue>
</operation>

<operation id="2173" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:277  %conv_out_V_addr_91 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_79

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_91"/></StgValue>
</operation>

<operation id="2174" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2019  %max_pool_out_V_addr_21 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_41

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_21"/></StgValue>
</operation>

<operation id="2175" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2493  %conv_out_V_load_87 = load i14* %conv_out_V_addr_87, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_87"/></StgValue>
</operation>

<operation id="2176" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2494  %icmp_ln1494_87 = icmp sgt i14 %conv_out_V_load_87, %select_ln29_86

]]></Node>
<StgValue><ssdm name="icmp_ln1494_87"/></StgValue>
</operation>

<operation id="2177" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2495  %select_ln29_87 = select i1 %icmp_ln1494_87, i14 %conv_out_V_load_87, i14 %select_ln29_86

]]></Node>
<StgValue><ssdm name="select_ln29_87"/></StgValue>
</operation>

<operation id="2178" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2496  store i14 %select_ln29_87, i14* %max_pool_out_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2179" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2501  %zext_ln29_23 = zext i13 %select_ln29_88 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_23"/></StgValue>
</operation>

<operation id="2180" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2502  %conv_out_V_load_89 = load i14* %conv_out_V_addr_89, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_89"/></StgValue>
</operation>

<operation id="2181" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2503  %icmp_ln1494_89 = icmp sgt i14 %conv_out_V_load_89, %zext_ln29_23

]]></Node>
<StgValue><ssdm name="icmp_ln1494_89"/></StgValue>
</operation>

<operation id="2182" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2504  %select_ln29_89 = select i1 %icmp_ln1494_89, i14 %conv_out_V_load_89, i14 %zext_ln29_23

]]></Node>
<StgValue><ssdm name="select_ln29_89"/></StgValue>
</operation>

<operation id="2183" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2505  %conv_out_V_load_90 = load i14* %conv_out_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_90"/></StgValue>
</operation>

<operation id="2184" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2508  %conv_out_V_load_91 = load i14* %conv_out_V_addr_91, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_91"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2185" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter_Loop:280  %add_ln1494_61 = add i8 -74, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_61"/></StgValue>
</operation>

<operation id="2186" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8">
<![CDATA[
Filter_Loop:281  %sext_ln1494_22 = sext i8 %add_ln1494_61 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_22"/></StgValue>
</operation>

<operation id="2187" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:282  %zext_ln1494_80 = zext i9 %sext_ln1494_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_80"/></StgValue>
</operation>

<operation id="2188" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:283  %conv_out_V_addr_93 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_80

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_93"/></StgValue>
</operation>

<operation id="2189" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:284  %add_ln1494_62 = add i10 -436, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_62"/></StgValue>
</operation>

<operation id="2190" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:285  %zext_ln1494_81 = zext i10 %add_ln1494_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_81"/></StgValue>
</operation>

<operation id="2191" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:286  %conv_out_V_addr_94 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_81

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_94"/></StgValue>
</operation>

<operation id="2192" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2020  %max_pool_out_V_addr_22 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_44

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_22"/></StgValue>
</operation>

<operation id="2193" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2505  %conv_out_V_load_90 = load i14* %conv_out_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_90"/></StgValue>
</operation>

<operation id="2194" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2506  %icmp_ln1494_90 = icmp sgt i14 %conv_out_V_load_90, %select_ln29_89

]]></Node>
<StgValue><ssdm name="icmp_ln1494_90"/></StgValue>
</operation>

<operation id="2195" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2507  %select_ln29_90 = select i1 %icmp_ln1494_90, i14 %conv_out_V_load_90, i14 %select_ln29_89

]]></Node>
<StgValue><ssdm name="select_ln29_90"/></StgValue>
</operation>

<operation id="2196" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2508  %conv_out_V_load_91 = load i14* %conv_out_V_addr_91, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_91"/></StgValue>
</operation>

<operation id="2197" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2509  %icmp_ln1494_91 = icmp sgt i14 %conv_out_V_load_91, %select_ln29_90

]]></Node>
<StgValue><ssdm name="icmp_ln1494_91"/></StgValue>
</operation>

<operation id="2198" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2510  %select_ln29_91 = select i1 %icmp_ln1494_91, i14 %conv_out_V_load_91, i14 %select_ln29_90

]]></Node>
<StgValue><ssdm name="select_ln29_91"/></StgValue>
</operation>

<operation id="2199" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2511  store i14 %select_ln29_91, i14* %max_pool_out_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2200" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2517  %conv_out_V_load_93 = load i14* %conv_out_V_addr_93, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_93"/></StgValue>
</operation>

<operation id="2201" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2520  %conv_out_V_load_94 = load i14* %conv_out_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_94"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2202" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:287  %add_ln1494_63 = add i10 -430, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_63"/></StgValue>
</operation>

<operation id="2203" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:288  %zext_ln1494_82 = zext i10 %add_ln1494_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_82"/></StgValue>
</operation>

<operation id="2204" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:289  %conv_out_V_addr_95 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_82

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_95"/></StgValue>
</operation>

<operation id="2205" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="7">
<![CDATA[
Filter_Loop:294  %sext_ln1494_24 = sext i7 %add_ln1494_17 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_24"/></StgValue>
</operation>

<operation id="2206" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:295  %zext_ln1494_84 = zext i9 %sext_ln1494_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_84"/></StgValue>
</operation>

<operation id="2207" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:296  %conv_out_V_addr_97 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_84

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_97"/></StgValue>
</operation>

<operation id="2208" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2516  %zext_ln29_24 = zext i13 %select_ln29_92 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_24"/></StgValue>
</operation>

<operation id="2209" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2517  %conv_out_V_load_93 = load i14* %conv_out_V_addr_93, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_93"/></StgValue>
</operation>

<operation id="2210" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2518  %icmp_ln1494_93 = icmp sgt i14 %conv_out_V_load_93, %zext_ln29_24

]]></Node>
<StgValue><ssdm name="icmp_ln1494_93"/></StgValue>
</operation>

<operation id="2211" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2519  %select_ln29_93 = select i1 %icmp_ln1494_93, i14 %conv_out_V_load_93, i14 %zext_ln29_24

]]></Node>
<StgValue><ssdm name="select_ln29_93"/></StgValue>
</operation>

<operation id="2212" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2520  %conv_out_V_load_94 = load i14* %conv_out_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_94"/></StgValue>
</operation>

<operation id="2213" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2521  %icmp_ln1494_94 = icmp sgt i14 %conv_out_V_load_94, %select_ln29_93

]]></Node>
<StgValue><ssdm name="icmp_ln1494_94"/></StgValue>
</operation>

<operation id="2214" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2522  %select_ln29_94 = select i1 %icmp_ln1494_94, i14 %conv_out_V_load_94, i14 %select_ln29_93

]]></Node>
<StgValue><ssdm name="select_ln29_94"/></StgValue>
</operation>

<operation id="2215" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2523  %conv_out_V_load_95 = load i14* %conv_out_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_95"/></StgValue>
</operation>

<operation id="2216" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2532  %conv_out_V_load_97 = load i14* %conv_out_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_97"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2217" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:297  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 75, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2218" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:298  %conv_out_V_addr_98 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_98"/></StgValue>
</operation>

<operation id="2219" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:299  %add_ln1494_65 = add i10 -418, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_65"/></StgValue>
</operation>

<operation id="2220" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:300  %zext_ln1494_85 = zext i10 %add_ln1494_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_85"/></StgValue>
</operation>

<operation id="2221" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:301  %conv_out_V_addr_99 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_85

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_99"/></StgValue>
</operation>

<operation id="2222" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2021  %max_pool_out_V_addr_23 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_45

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_23"/></StgValue>
</operation>

<operation id="2223" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2523  %conv_out_V_load_95 = load i14* %conv_out_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_95"/></StgValue>
</operation>

<operation id="2224" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2524  %icmp_ln1494_95 = icmp sgt i14 %conv_out_V_load_95, %select_ln29_94

]]></Node>
<StgValue><ssdm name="icmp_ln1494_95"/></StgValue>
</operation>

<operation id="2225" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2525  %select_ln29_95 = select i1 %icmp_ln1494_95, i14 %conv_out_V_load_95, i14 %select_ln29_94

]]></Node>
<StgValue><ssdm name="select_ln29_95"/></StgValue>
</operation>

<operation id="2226" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2526  store i14 %select_ln29_95, i14* %max_pool_out_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2227" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2531  %zext_ln29_25 = zext i13 %select_ln29_96 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_25"/></StgValue>
</operation>

<operation id="2228" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2532  %conv_out_V_load_97 = load i14* %conv_out_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_97"/></StgValue>
</operation>

<operation id="2229" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2533  %icmp_ln1494_97 = icmp sgt i14 %conv_out_V_load_97, %zext_ln29_25

]]></Node>
<StgValue><ssdm name="icmp_ln1494_97"/></StgValue>
</operation>

<operation id="2230" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2534  %select_ln29_97 = select i1 %icmp_ln1494_97, i14 %conv_out_V_load_97, i14 %zext_ln29_25

]]></Node>
<StgValue><ssdm name="select_ln29_97"/></StgValue>
</operation>

<operation id="2231" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2535  %conv_out_V_load_98 = load i14* %conv_out_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_98"/></StgValue>
</operation>

<operation id="2232" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2538  %conv_out_V_load_99 = load i14* %conv_out_V_addr_99, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_99"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2233" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="7">
<![CDATA[
Filter_Loop:304  %sext_ln1494_25 = sext i7 %add_ln1494_19 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1494_25"/></StgValue>
</operation>

<operation id="2234" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="9">
<![CDATA[
Filter_Loop:305  %zext_ln1494_86 = zext i9 %sext_ln1494_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_86"/></StgValue>
</operation>

<operation id="2235" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:306  %conv_out_V_addr_101 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_86

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_101"/></StgValue>
</operation>

<operation id="2236" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:307  %add_ln1494_66 = add i10 -412, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_66"/></StgValue>
</operation>

<operation id="2237" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:308  %zext_ln1494_87 = zext i10 %add_ln1494_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_87"/></StgValue>
</operation>

<operation id="2238" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:309  %conv_out_V_addr_102 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_87

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_102"/></StgValue>
</operation>

<operation id="2239" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2022  %max_pool_out_V_addr_24 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_24"/></StgValue>
</operation>

<operation id="2240" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2535  %conv_out_V_load_98 = load i14* %conv_out_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_98"/></StgValue>
</operation>

<operation id="2241" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2536  %icmp_ln1494_98 = icmp sgt i14 %conv_out_V_load_98, %select_ln29_97

]]></Node>
<StgValue><ssdm name="icmp_ln1494_98"/></StgValue>
</operation>

<operation id="2242" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2537  %select_ln29_98 = select i1 %icmp_ln1494_98, i14 %conv_out_V_load_98, i14 %select_ln29_97

]]></Node>
<StgValue><ssdm name="select_ln29_98"/></StgValue>
</operation>

<operation id="2243" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2538  %conv_out_V_load_99 = load i14* %conv_out_V_addr_99, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_99"/></StgValue>
</operation>

<operation id="2244" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2539  %icmp_ln1494_99 = icmp sgt i14 %conv_out_V_load_99, %select_ln29_98

]]></Node>
<StgValue><ssdm name="icmp_ln1494_99"/></StgValue>
</operation>

<operation id="2245" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2540  %select_ln29_99 = select i1 %icmp_ln1494_99, i14 %conv_out_V_load_99, i14 %select_ln29_98

]]></Node>
<StgValue><ssdm name="select_ln29_99"/></StgValue>
</operation>

<operation id="2246" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2541  store i14 %select_ln29_99, i14* %max_pool_out_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2247" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2547  %conv_out_V_load_101 = load i14* %conv_out_V_addr_101, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_101"/></StgValue>
</operation>

<operation id="2248" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2550  %conv_out_V_load_102 = load i14* %conv_out_V_addr_102, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_102"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2249" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:310  %add_ln1494_67 = add i10 -406, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_67"/></StgValue>
</operation>

<operation id="2250" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:311  %zext_ln1494_88 = zext i10 %add_ln1494_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_88"/></StgValue>
</operation>

<operation id="2251" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:312  %conv_out_V_addr_103 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_88

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_103"/></StgValue>
</operation>

<operation id="2252" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:315  %add_ln1494_68 = add i10 -394, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_68"/></StgValue>
</operation>

<operation id="2253" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:316  %zext_ln1494_89 = zext i10 %add_ln1494_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_89"/></StgValue>
</operation>

<operation id="2254" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:317  %conv_out_V_addr_105 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_89

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_105"/></StgValue>
</operation>

<operation id="2255" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2546  %zext_ln29_26 = zext i13 %select_ln29_100 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_26"/></StgValue>
</operation>

<operation id="2256" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2547  %conv_out_V_load_101 = load i14* %conv_out_V_addr_101, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_101"/></StgValue>
</operation>

<operation id="2257" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2548  %icmp_ln1494_101 = icmp sgt i14 %conv_out_V_load_101, %zext_ln29_26

]]></Node>
<StgValue><ssdm name="icmp_ln1494_101"/></StgValue>
</operation>

<operation id="2258" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2549  %select_ln29_101 = select i1 %icmp_ln1494_101, i14 %conv_out_V_load_101, i14 %zext_ln29_26

]]></Node>
<StgValue><ssdm name="select_ln29_101"/></StgValue>
</operation>

<operation id="2259" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2550  %conv_out_V_load_102 = load i14* %conv_out_V_addr_102, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_102"/></StgValue>
</operation>

<operation id="2260" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2551  %icmp_ln1494_102 = icmp sgt i14 %conv_out_V_load_102, %select_ln29_101

]]></Node>
<StgValue><ssdm name="icmp_ln1494_102"/></StgValue>
</operation>

<operation id="2261" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2552  %select_ln29_102 = select i1 %icmp_ln1494_102, i14 %conv_out_V_load_102, i14 %select_ln29_101

]]></Node>
<StgValue><ssdm name="select_ln29_102"/></StgValue>
</operation>

<operation id="2262" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2553  %conv_out_V_load_103 = load i14* %conv_out_V_addr_103, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_103"/></StgValue>
</operation>

<operation id="2263" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2562  %conv_out_V_load_105 = load i14* %conv_out_V_addr_105, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_105"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2264" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:319  %sext_ln1494_26 = sext i9 %add_ln1494_69 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_26"/></StgValue>
</operation>

<operation id="2265" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:320  %zext_ln1494_90 = zext i10 %sext_ln1494_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_90"/></StgValue>
</operation>

<operation id="2266" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:321  %conv_out_V_addr_106 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_90

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_106"/></StgValue>
</operation>

<operation id="2267" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:322  %add_ln1494_70 = add i9 -238, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_70"/></StgValue>
</operation>

<operation id="2268" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:323  %sext_ln1494_27 = sext i9 %add_ln1494_70 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_27"/></StgValue>
</operation>

<operation id="2269" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:324  %zext_ln1494_91 = zext i10 %sext_ln1494_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_91"/></StgValue>
</operation>

<operation id="2270" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:325  %conv_out_V_addr_107 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_91

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_107"/></StgValue>
</operation>

<operation id="2271" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2023  %max_pool_out_V_addr_25 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_47

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_25"/></StgValue>
</operation>

<operation id="2272" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2553  %conv_out_V_load_103 = load i14* %conv_out_V_addr_103, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_103"/></StgValue>
</operation>

<operation id="2273" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2554  %icmp_ln1494_103 = icmp sgt i14 %conv_out_V_load_103, %select_ln29_102

]]></Node>
<StgValue><ssdm name="icmp_ln1494_103"/></StgValue>
</operation>

<operation id="2274" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2555  %select_ln29_103 = select i1 %icmp_ln1494_103, i14 %conv_out_V_load_103, i14 %select_ln29_102

]]></Node>
<StgValue><ssdm name="select_ln29_103"/></StgValue>
</operation>

<operation id="2275" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2556  store i14 %select_ln29_103, i14* %max_pool_out_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2276" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2561  %zext_ln29_27 = zext i13 %select_ln29_104 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_27"/></StgValue>
</operation>

<operation id="2277" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2562  %conv_out_V_load_105 = load i14* %conv_out_V_addr_105, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_105"/></StgValue>
</operation>

<operation id="2278" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2563  %icmp_ln1494_105 = icmp sgt i14 %conv_out_V_load_105, %zext_ln29_27

]]></Node>
<StgValue><ssdm name="icmp_ln1494_105"/></StgValue>
</operation>

<operation id="2279" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2564  %select_ln29_105 = select i1 %icmp_ln1494_105, i14 %conv_out_V_load_105, i14 %zext_ln29_27

]]></Node>
<StgValue><ssdm name="select_ln29_105"/></StgValue>
</operation>

<operation id="2280" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2565  %conv_out_V_load_106 = load i14* %conv_out_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_106"/></StgValue>
</operation>

<operation id="2281" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2568  %conv_out_V_load_107 = load i14* %conv_out_V_addr_107, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_107"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2282" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:329  %add_ln1494_72 = add i10 -382, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_72"/></StgValue>
</operation>

<operation id="2283" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:330  %zext_ln1494_93 = zext i10 %add_ln1494_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_93"/></StgValue>
</operation>

<operation id="2284" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:331  %conv_out_V_addr_109 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_93

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_109"/></StgValue>
</operation>

<operation id="2285" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:332  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 99, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2286" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:333  %conv_out_V_addr_110 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_110"/></StgValue>
</operation>

<operation id="2287" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2024  %max_pool_out_V_addr_26 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_12

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_26"/></StgValue>
</operation>

<operation id="2288" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2565  %conv_out_V_load_106 = load i14* %conv_out_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_106"/></StgValue>
</operation>

<operation id="2289" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2566  %icmp_ln1494_106 = icmp sgt i14 %conv_out_V_load_106, %select_ln29_105

]]></Node>
<StgValue><ssdm name="icmp_ln1494_106"/></StgValue>
</operation>

<operation id="2290" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2567  %select_ln29_106 = select i1 %icmp_ln1494_106, i14 %conv_out_V_load_106, i14 %select_ln29_105

]]></Node>
<StgValue><ssdm name="select_ln29_106"/></StgValue>
</operation>

<operation id="2291" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2568  %conv_out_V_load_107 = load i14* %conv_out_V_addr_107, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_107"/></StgValue>
</operation>

<operation id="2292" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2569  %icmp_ln1494_107 = icmp sgt i14 %conv_out_V_load_107, %select_ln29_106

]]></Node>
<StgValue><ssdm name="icmp_ln1494_107"/></StgValue>
</operation>

<operation id="2293" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2570  %select_ln29_107 = select i1 %icmp_ln1494_107, i14 %conv_out_V_load_107, i14 %select_ln29_106

]]></Node>
<StgValue><ssdm name="select_ln29_107"/></StgValue>
</operation>

<operation id="2294" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2571  store i14 %select_ln29_107, i14* %max_pool_out_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2295" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2577  %conv_out_V_load_109 = load i14* %conv_out_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_109"/></StgValue>
</operation>

<operation id="2296" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2580  %conv_out_V_load_110 = load i14* %conv_out_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_110"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2297" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:334  %add_ln1494_73 = add i9 -226, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_73"/></StgValue>
</operation>

<operation id="2298" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:335  %sext_ln1494_28 = sext i9 %add_ln1494_73 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_28"/></StgValue>
</operation>

<operation id="2299" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:336  %zext_ln1494_94 = zext i10 %sext_ln1494_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_94"/></StgValue>
</operation>

<operation id="2300" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:337  %conv_out_V_addr_111 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_94

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_111"/></StgValue>
</operation>

<operation id="2301" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:340  %add_ln1494_74 = add i10 -370, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_74"/></StgValue>
</operation>

<operation id="2302" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:341  %zext_ln1494_95 = zext i10 %add_ln1494_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_95"/></StgValue>
</operation>

<operation id="2303" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:342  %conv_out_V_addr_113 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_95

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_113"/></StgValue>
</operation>

<operation id="2304" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2576  %zext_ln29_28 = zext i13 %select_ln29_108 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_28"/></StgValue>
</operation>

<operation id="2305" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2577  %conv_out_V_load_109 = load i14* %conv_out_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_109"/></StgValue>
</operation>

<operation id="2306" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2578  %icmp_ln1494_109 = icmp sgt i14 %conv_out_V_load_109, %zext_ln29_28

]]></Node>
<StgValue><ssdm name="icmp_ln1494_109"/></StgValue>
</operation>

<operation id="2307" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2579  %select_ln29_109 = select i1 %icmp_ln1494_109, i14 %conv_out_V_load_109, i14 %zext_ln29_28

]]></Node>
<StgValue><ssdm name="select_ln29_109"/></StgValue>
</operation>

<operation id="2308" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2580  %conv_out_V_load_110 = load i14* %conv_out_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_110"/></StgValue>
</operation>

<operation id="2309" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2581  %icmp_ln1494_110 = icmp sgt i14 %conv_out_V_load_110, %select_ln29_109

]]></Node>
<StgValue><ssdm name="icmp_ln1494_110"/></StgValue>
</operation>

<operation id="2310" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2582  %select_ln29_110 = select i1 %icmp_ln1494_110, i14 %conv_out_V_load_110, i14 %select_ln29_109

]]></Node>
<StgValue><ssdm name="select_ln29_110"/></StgValue>
</operation>

<operation id="2311" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2583  %conv_out_V_load_111 = load i14* %conv_out_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_111"/></StgValue>
</operation>

<operation id="2312" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2592  %conv_out_V_load_113 = load i14* %conv_out_V_addr_113, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_113"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2313" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:344  %sext_ln1494_29 = sext i9 %add_ln1494_75 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_29"/></StgValue>
</operation>

<operation id="2314" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:345  %zext_ln1494_96 = zext i10 %sext_ln1494_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_96"/></StgValue>
</operation>

<operation id="2315" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:346  %conv_out_V_addr_114 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_96

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_114"/></StgValue>
</operation>

<operation id="2316" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:347  %add_ln1494_76 = add i9 -214, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_76"/></StgValue>
</operation>

<operation id="2317" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:348  %sext_ln1494_30 = sext i9 %add_ln1494_76 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_30"/></StgValue>
</operation>

<operation id="2318" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:349  %zext_ln1494_97 = zext i10 %sext_ln1494_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_97"/></StgValue>
</operation>

<operation id="2319" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:350  %conv_out_V_addr_115 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_97

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_115"/></StgValue>
</operation>

<operation id="2320" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2025  %max_pool_out_V_addr_27 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_13

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_27"/></StgValue>
</operation>

<operation id="2321" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2583  %conv_out_V_load_111 = load i14* %conv_out_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_111"/></StgValue>
</operation>

<operation id="2322" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2584  %icmp_ln1494_111 = icmp sgt i14 %conv_out_V_load_111, %select_ln29_110

]]></Node>
<StgValue><ssdm name="icmp_ln1494_111"/></StgValue>
</operation>

<operation id="2323" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2585  %select_ln29_111 = select i1 %icmp_ln1494_111, i14 %conv_out_V_load_111, i14 %select_ln29_110

]]></Node>
<StgValue><ssdm name="select_ln29_111"/></StgValue>
</operation>

<operation id="2324" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2586  store i14 %select_ln29_111, i14* %max_pool_out_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2325" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2591  %zext_ln29_29 = zext i13 %select_ln29_112 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_29"/></StgValue>
</operation>

<operation id="2326" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2592  %conv_out_V_load_113 = load i14* %conv_out_V_addr_113, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_113"/></StgValue>
</operation>

<operation id="2327" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2593  %icmp_ln1494_113 = icmp sgt i14 %conv_out_V_load_113, %zext_ln29_29

]]></Node>
<StgValue><ssdm name="icmp_ln1494_113"/></StgValue>
</operation>

<operation id="2328" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2594  %select_ln29_113 = select i1 %icmp_ln1494_113, i14 %conv_out_V_load_113, i14 %zext_ln29_29

]]></Node>
<StgValue><ssdm name="select_ln29_113"/></StgValue>
</operation>

<operation id="2329" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2595  %conv_out_V_load_114 = load i14* %conv_out_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_114"/></StgValue>
</operation>

<operation id="2330" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2598  %conv_out_V_load_115 = load i14* %conv_out_V_addr_115, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_115"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2331" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:354  %add_ln1494_78 = add i10 -358, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_78"/></StgValue>
</operation>

<operation id="2332" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:355  %zext_ln1494_99 = zext i10 %add_ln1494_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_99"/></StgValue>
</operation>

<operation id="2333" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:356  %conv_out_V_addr_117 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_99

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_117"/></StgValue>
</operation>

<operation id="2334" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:357  %tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 102, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2335" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:358  %conv_out_V_addr_118 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_118"/></StgValue>
</operation>

<operation id="2336" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2026  %max_pool_out_V_addr_28 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_28"/></StgValue>
</operation>

<operation id="2337" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2595  %conv_out_V_load_114 = load i14* %conv_out_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_114"/></StgValue>
</operation>

<operation id="2338" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2596  %icmp_ln1494_114 = icmp sgt i14 %conv_out_V_load_114, %select_ln29_113

]]></Node>
<StgValue><ssdm name="icmp_ln1494_114"/></StgValue>
</operation>

<operation id="2339" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2597  %select_ln29_114 = select i1 %icmp_ln1494_114, i14 %conv_out_V_load_114, i14 %select_ln29_113

]]></Node>
<StgValue><ssdm name="select_ln29_114"/></StgValue>
</operation>

<operation id="2340" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2598  %conv_out_V_load_115 = load i14* %conv_out_V_addr_115, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_115"/></StgValue>
</operation>

<operation id="2341" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2599  %icmp_ln1494_115 = icmp sgt i14 %conv_out_V_load_115, %select_ln29_114

]]></Node>
<StgValue><ssdm name="icmp_ln1494_115"/></StgValue>
</operation>

<operation id="2342" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2600  %select_ln29_115 = select i1 %icmp_ln1494_115, i14 %conv_out_V_load_115, i14 %select_ln29_114

]]></Node>
<StgValue><ssdm name="select_ln29_115"/></StgValue>
</operation>

<operation id="2343" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2601  store i14 %select_ln29_115, i14* %max_pool_out_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2344" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2607  %conv_out_V_load_117 = load i14* %conv_out_V_addr_117, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_117"/></StgValue>
</operation>

<operation id="2345" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2610  %conv_out_V_load_118 = load i14* %conv_out_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_118"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2346" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:359  %add_ln1494_79 = add i9 -202, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_79"/></StgValue>
</operation>

<operation id="2347" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:360  %sext_ln1494_31 = sext i9 %add_ln1494_79 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_31"/></StgValue>
</operation>

<operation id="2348" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:361  %zext_ln1494_100 = zext i10 %sext_ln1494_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_100"/></StgValue>
</operation>

<operation id="2349" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:362  %conv_out_V_addr_119 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_100

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_119"/></StgValue>
</operation>

<operation id="2350" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:365  %add_ln1494_80 = add i10 -346, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_80"/></StgValue>
</operation>

<operation id="2351" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:366  %zext_ln1494_101 = zext i10 %add_ln1494_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_101"/></StgValue>
</operation>

<operation id="2352" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:367  %conv_out_V_addr_121 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_101

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_121"/></StgValue>
</operation>

<operation id="2353" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2606  %zext_ln29_30 = zext i13 %select_ln29_116 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_30"/></StgValue>
</operation>

<operation id="2354" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2607  %conv_out_V_load_117 = load i14* %conv_out_V_addr_117, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_117"/></StgValue>
</operation>

<operation id="2355" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2608  %icmp_ln1494_117 = icmp sgt i14 %conv_out_V_load_117, %zext_ln29_30

]]></Node>
<StgValue><ssdm name="icmp_ln1494_117"/></StgValue>
</operation>

<operation id="2356" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2609  %select_ln29_117 = select i1 %icmp_ln1494_117, i14 %conv_out_V_load_117, i14 %zext_ln29_30

]]></Node>
<StgValue><ssdm name="select_ln29_117"/></StgValue>
</operation>

<operation id="2357" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2610  %conv_out_V_load_118 = load i14* %conv_out_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_118"/></StgValue>
</operation>

<operation id="2358" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2611  %icmp_ln1494_118 = icmp sgt i14 %conv_out_V_load_118, %select_ln29_117

]]></Node>
<StgValue><ssdm name="icmp_ln1494_118"/></StgValue>
</operation>

<operation id="2359" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2612  %select_ln29_118 = select i1 %icmp_ln1494_118, i14 %conv_out_V_load_118, i14 %select_ln29_117

]]></Node>
<StgValue><ssdm name="select_ln29_118"/></StgValue>
</operation>

<operation id="2360" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2613  %conv_out_V_load_119 = load i14* %conv_out_V_addr_119, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_119"/></StgValue>
</operation>

<operation id="2361" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2622  %conv_out_V_load_121 = load i14* %conv_out_V_addr_121, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_121"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2362" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:368  %add_ln1494_81 = add i9 -196, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_81"/></StgValue>
</operation>

<operation id="2363" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:369  %sext_ln1494_32 = sext i9 %add_ln1494_81 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_32"/></StgValue>
</operation>

<operation id="2364" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:370  %zext_ln1494_102 = zext i10 %sext_ln1494_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_102"/></StgValue>
</operation>

<operation id="2365" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:371  %conv_out_V_addr_122 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_102

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_122"/></StgValue>
</operation>

<operation id="2366" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:372  %add_ln1494_82 = add i9 -190, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_82"/></StgValue>
</operation>

<operation id="2367" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:373  %sext_ln1494_33 = sext i9 %add_ln1494_82 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_33"/></StgValue>
</operation>

<operation id="2368" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:374  %zext_ln1494_103 = zext i10 %sext_ln1494_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_103"/></StgValue>
</operation>

<operation id="2369" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:375  %conv_out_V_addr_123 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_103

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_123"/></StgValue>
</operation>

<operation id="2370" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2027  %max_pool_out_V_addr_29 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_16

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_29"/></StgValue>
</operation>

<operation id="2371" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2613  %conv_out_V_load_119 = load i14* %conv_out_V_addr_119, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_119"/></StgValue>
</operation>

<operation id="2372" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2614  %icmp_ln1494_119 = icmp sgt i14 %conv_out_V_load_119, %select_ln29_118

]]></Node>
<StgValue><ssdm name="icmp_ln1494_119"/></StgValue>
</operation>

<operation id="2373" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2615  %select_ln29_119 = select i1 %icmp_ln1494_119, i14 %conv_out_V_load_119, i14 %select_ln29_118

]]></Node>
<StgValue><ssdm name="select_ln29_119"/></StgValue>
</operation>

<operation id="2374" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2616  store i14 %select_ln29_119, i14* %max_pool_out_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2375" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2621  %zext_ln29_31 = zext i13 %select_ln29_120 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_31"/></StgValue>
</operation>

<operation id="2376" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2622  %conv_out_V_load_121 = load i14* %conv_out_V_addr_121, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_121"/></StgValue>
</operation>

<operation id="2377" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2623  %icmp_ln1494_121 = icmp sgt i14 %conv_out_V_load_121, %zext_ln29_31

]]></Node>
<StgValue><ssdm name="icmp_ln1494_121"/></StgValue>
</operation>

<operation id="2378" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2624  %select_ln29_121 = select i1 %icmp_ln1494_121, i14 %conv_out_V_load_121, i14 %zext_ln29_31

]]></Node>
<StgValue><ssdm name="select_ln29_121"/></StgValue>
</operation>

<operation id="2379" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2625  %conv_out_V_load_122 = load i14* %conv_out_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_122"/></StgValue>
</operation>

<operation id="2380" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2628  %conv_out_V_load_123 = load i14* %conv_out_V_addr_123, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_123"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2381" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:379  %add_ln1494_84 = add i10 -334, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_84"/></StgValue>
</operation>

<operation id="2382" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:380  %zext_ln1494_105 = zext i10 %add_ln1494_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_105"/></StgValue>
</operation>

<operation id="2383" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:381  %conv_out_V_addr_125 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_105

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_125"/></StgValue>
</operation>

<operation id="2384" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:382  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 105, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2385" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:383  %conv_out_V_addr_126 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_126"/></StgValue>
</operation>

<operation id="2386" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2028  %max_pool_out_V_addr_30 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_18

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_30"/></StgValue>
</operation>

<operation id="2387" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2625  %conv_out_V_load_122 = load i14* %conv_out_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_122"/></StgValue>
</operation>

<operation id="2388" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2626  %icmp_ln1494_122 = icmp sgt i14 %conv_out_V_load_122, %select_ln29_121

]]></Node>
<StgValue><ssdm name="icmp_ln1494_122"/></StgValue>
</operation>

<operation id="2389" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2627  %select_ln29_122 = select i1 %icmp_ln1494_122, i14 %conv_out_V_load_122, i14 %select_ln29_121

]]></Node>
<StgValue><ssdm name="select_ln29_122"/></StgValue>
</operation>

<operation id="2390" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2628  %conv_out_V_load_123 = load i14* %conv_out_V_addr_123, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_123"/></StgValue>
</operation>

<operation id="2391" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2629  %icmp_ln1494_123 = icmp sgt i14 %conv_out_V_load_123, %select_ln29_122

]]></Node>
<StgValue><ssdm name="icmp_ln1494_123"/></StgValue>
</operation>

<operation id="2392" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2630  %select_ln29_123 = select i1 %icmp_ln1494_123, i14 %conv_out_V_load_123, i14 %select_ln29_122

]]></Node>
<StgValue><ssdm name="select_ln29_123"/></StgValue>
</operation>

<operation id="2393" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2631  store i14 %select_ln29_123, i14* %max_pool_out_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2394" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2637  %conv_out_V_load_125 = load i14* %conv_out_V_addr_125, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_125"/></StgValue>
</operation>

<operation id="2395" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2640  %conv_out_V_load_126 = load i14* %conv_out_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_126"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2396" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:384  %add_ln1494_85 = add i9 -178, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_85"/></StgValue>
</operation>

<operation id="2397" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:385  %sext_ln1494_34 = sext i9 %add_ln1494_85 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_34"/></StgValue>
</operation>

<operation id="2398" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:386  %zext_ln1494_106 = zext i10 %sext_ln1494_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_106"/></StgValue>
</operation>

<operation id="2399" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:387  %conv_out_V_addr_127 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_106

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_127"/></StgValue>
</operation>

<operation id="2400" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:390  %add_ln1494_86 = add i10 -322, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_86"/></StgValue>
</operation>

<operation id="2401" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:391  %zext_ln1494_107 = zext i10 %add_ln1494_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_107"/></StgValue>
</operation>

<operation id="2402" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:392  %conv_out_V_addr_129 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_107

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_129"/></StgValue>
</operation>

<operation id="2403" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2636  %zext_ln29_32 = zext i13 %select_ln29_124 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_32"/></StgValue>
</operation>

<operation id="2404" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2637  %conv_out_V_load_125 = load i14* %conv_out_V_addr_125, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_125"/></StgValue>
</operation>

<operation id="2405" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2638  %icmp_ln1494_125 = icmp sgt i14 %conv_out_V_load_125, %zext_ln29_32

]]></Node>
<StgValue><ssdm name="icmp_ln1494_125"/></StgValue>
</operation>

<operation id="2406" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2639  %select_ln29_125 = select i1 %icmp_ln1494_125, i14 %conv_out_V_load_125, i14 %zext_ln29_32

]]></Node>
<StgValue><ssdm name="select_ln29_125"/></StgValue>
</operation>

<operation id="2407" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2640  %conv_out_V_load_126 = load i14* %conv_out_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_126"/></StgValue>
</operation>

<operation id="2408" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2641  %icmp_ln1494_126 = icmp sgt i14 %conv_out_V_load_126, %select_ln29_125

]]></Node>
<StgValue><ssdm name="icmp_ln1494_126"/></StgValue>
</operation>

<operation id="2409" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2642  %select_ln29_126 = select i1 %icmp_ln1494_126, i14 %conv_out_V_load_126, i14 %select_ln29_125

]]></Node>
<StgValue><ssdm name="select_ln29_126"/></StgValue>
</operation>

<operation id="2410" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2643  %conv_out_V_load_127 = load i14* %conv_out_V_addr_127, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_127"/></StgValue>
</operation>

<operation id="2411" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2652  %conv_out_V_load_129 = load i14* %conv_out_V_addr_129, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_129"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2412" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:393  %add_ln1494_87 = add i9 -172, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_87"/></StgValue>
</operation>

<operation id="2413" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:394  %sext_ln1494_35 = sext i9 %add_ln1494_87 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_35"/></StgValue>
</operation>

<operation id="2414" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:395  %zext_ln1494_108 = zext i10 %sext_ln1494_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_108"/></StgValue>
</operation>

<operation id="2415" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:396  %conv_out_V_addr_130 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_108

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_130"/></StgValue>
</operation>

<operation id="2416" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:397  %add_ln1494_88 = add i9 -166, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_88"/></StgValue>
</operation>

<operation id="2417" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:398  %sext_ln1494_36 = sext i9 %add_ln1494_88 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_36"/></StgValue>
</operation>

<operation id="2418" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:399  %zext_ln1494_109 = zext i10 %sext_ln1494_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_109"/></StgValue>
</operation>

<operation id="2419" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:400  %conv_out_V_addr_131 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_109

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_131"/></StgValue>
</operation>

<operation id="2420" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2029  %max_pool_out_V_addr_31 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_19

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_31"/></StgValue>
</operation>

<operation id="2421" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2643  %conv_out_V_load_127 = load i14* %conv_out_V_addr_127, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_127"/></StgValue>
</operation>

<operation id="2422" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2644  %icmp_ln1494_127 = icmp sgt i14 %conv_out_V_load_127, %select_ln29_126

]]></Node>
<StgValue><ssdm name="icmp_ln1494_127"/></StgValue>
</operation>

<operation id="2423" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2645  %select_ln29_127 = select i1 %icmp_ln1494_127, i14 %conv_out_V_load_127, i14 %select_ln29_126

]]></Node>
<StgValue><ssdm name="select_ln29_127"/></StgValue>
</operation>

<operation id="2424" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2646  store i14 %select_ln29_127, i14* %max_pool_out_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2425" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2651  %zext_ln29_33 = zext i13 %select_ln29_128 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_33"/></StgValue>
</operation>

<operation id="2426" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2652  %conv_out_V_load_129 = load i14* %conv_out_V_addr_129, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_129"/></StgValue>
</operation>

<operation id="2427" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2653  %icmp_ln1494_129 = icmp sgt i14 %conv_out_V_load_129, %zext_ln29_33

]]></Node>
<StgValue><ssdm name="icmp_ln1494_129"/></StgValue>
</operation>

<operation id="2428" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2654  %select_ln29_129 = select i1 %icmp_ln1494_129, i14 %conv_out_V_load_129, i14 %zext_ln29_33

]]></Node>
<StgValue><ssdm name="select_ln29_129"/></StgValue>
</operation>

<operation id="2429" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2655  %conv_out_V_load_130 = load i14* %conv_out_V_addr_130, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_130"/></StgValue>
</operation>

<operation id="2430" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2658  %conv_out_V_load_131 = load i14* %conv_out_V_addr_131, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_131"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2431" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:404  %add_ln1494_90 = add i10 -310, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_90"/></StgValue>
</operation>

<operation id="2432" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:405  %zext_ln1494_111 = zext i10 %add_ln1494_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_111"/></StgValue>
</operation>

<operation id="2433" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:406  %conv_out_V_addr_133 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_111

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_133"/></StgValue>
</operation>

<operation id="2434" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:407  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 108, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2435" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:408  %conv_out_V_addr_134 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_134"/></StgValue>
</operation>

<operation id="2436" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2030  %max_pool_out_V_addr_32 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_32"/></StgValue>
</operation>

<operation id="2437" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2655  %conv_out_V_load_130 = load i14* %conv_out_V_addr_130, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_130"/></StgValue>
</operation>

<operation id="2438" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2656  %icmp_ln1494_130 = icmp sgt i14 %conv_out_V_load_130, %select_ln29_129

]]></Node>
<StgValue><ssdm name="icmp_ln1494_130"/></StgValue>
</operation>

<operation id="2439" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2657  %select_ln29_130 = select i1 %icmp_ln1494_130, i14 %conv_out_V_load_130, i14 %select_ln29_129

]]></Node>
<StgValue><ssdm name="select_ln29_130"/></StgValue>
</operation>

<operation id="2440" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2658  %conv_out_V_load_131 = load i14* %conv_out_V_addr_131, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_131"/></StgValue>
</operation>

<operation id="2441" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2659  %icmp_ln1494_131 = icmp sgt i14 %conv_out_V_load_131, %select_ln29_130

]]></Node>
<StgValue><ssdm name="icmp_ln1494_131"/></StgValue>
</operation>

<operation id="2442" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2660  %select_ln29_131 = select i1 %icmp_ln1494_131, i14 %conv_out_V_load_131, i14 %select_ln29_130

]]></Node>
<StgValue><ssdm name="select_ln29_131"/></StgValue>
</operation>

<operation id="2443" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2661  store i14 %select_ln29_131, i14* %max_pool_out_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2444" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2667  %conv_out_V_load_133 = load i14* %conv_out_V_addr_133, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_133"/></StgValue>
</operation>

<operation id="2445" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2670  %conv_out_V_load_134 = load i14* %conv_out_V_addr_134, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_134"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2446" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:409  %add_ln1494_91 = add i9 -154, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_91"/></StgValue>
</operation>

<operation id="2447" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:410  %sext_ln1494_37 = sext i9 %add_ln1494_91 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_37"/></StgValue>
</operation>

<operation id="2448" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:411  %zext_ln1494_112 = zext i10 %sext_ln1494_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_112"/></StgValue>
</operation>

<operation id="2449" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:412  %conv_out_V_addr_135 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_112

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_135"/></StgValue>
</operation>

<operation id="2450" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:415  %add_ln1494_92 = add i10 -298, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_92"/></StgValue>
</operation>

<operation id="2451" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:416  %zext_ln1494_113 = zext i10 %add_ln1494_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_113"/></StgValue>
</operation>

<operation id="2452" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:417  %conv_out_V_addr_137 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_113

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_137"/></StgValue>
</operation>

<operation id="2453" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2666  %zext_ln29_34 = zext i13 %select_ln29_132 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_34"/></StgValue>
</operation>

<operation id="2454" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2667  %conv_out_V_load_133 = load i14* %conv_out_V_addr_133, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_133"/></StgValue>
</operation>

<operation id="2455" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2668  %icmp_ln1494_133 = icmp sgt i14 %conv_out_V_load_133, %zext_ln29_34

]]></Node>
<StgValue><ssdm name="icmp_ln1494_133"/></StgValue>
</operation>

<operation id="2456" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2669  %select_ln29_133 = select i1 %icmp_ln1494_133, i14 %conv_out_V_load_133, i14 %zext_ln29_34

]]></Node>
<StgValue><ssdm name="select_ln29_133"/></StgValue>
</operation>

<operation id="2457" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2670  %conv_out_V_load_134 = load i14* %conv_out_V_addr_134, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_134"/></StgValue>
</operation>

<operation id="2458" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2671  %icmp_ln1494_134 = icmp sgt i14 %conv_out_V_load_134, %select_ln29_133

]]></Node>
<StgValue><ssdm name="icmp_ln1494_134"/></StgValue>
</operation>

<operation id="2459" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2672  %select_ln29_134 = select i1 %icmp_ln1494_134, i14 %conv_out_V_load_134, i14 %select_ln29_133

]]></Node>
<StgValue><ssdm name="select_ln29_134"/></StgValue>
</operation>

<operation id="2460" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2673  %conv_out_V_load_135 = load i14* %conv_out_V_addr_135, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_135"/></StgValue>
</operation>

<operation id="2461" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2682  %conv_out_V_load_137 = load i14* %conv_out_V_addr_137, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_137"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2462" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:418  %add_ln1494_93 = add i9 -148, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_93"/></StgValue>
</operation>

<operation id="2463" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:419  %sext_ln1494_38 = sext i9 %add_ln1494_93 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_38"/></StgValue>
</operation>

<operation id="2464" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:420  %zext_ln1494_114 = zext i10 %sext_ln1494_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_114"/></StgValue>
</operation>

<operation id="2465" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:421  %conv_out_V_addr_138 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_114

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_138"/></StgValue>
</operation>

<operation id="2466" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:422  %add_ln1494_94 = add i9 -142, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_94"/></StgValue>
</operation>

<operation id="2467" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:423  %sext_ln1494_39 = sext i9 %add_ln1494_94 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_39"/></StgValue>
</operation>

<operation id="2468" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:424  %zext_ln1494_115 = zext i10 %sext_ln1494_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_115"/></StgValue>
</operation>

<operation id="2469" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:425  %conv_out_V_addr_139 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_115

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_139"/></StgValue>
</operation>

<operation id="2470" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2031  %max_pool_out_V_addr_33 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_22

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_33"/></StgValue>
</operation>

<operation id="2471" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2673  %conv_out_V_load_135 = load i14* %conv_out_V_addr_135, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_135"/></StgValue>
</operation>

<operation id="2472" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2674  %icmp_ln1494_135 = icmp sgt i14 %conv_out_V_load_135, %select_ln29_134

]]></Node>
<StgValue><ssdm name="icmp_ln1494_135"/></StgValue>
</operation>

<operation id="2473" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2675  %select_ln29_135 = select i1 %icmp_ln1494_135, i14 %conv_out_V_load_135, i14 %select_ln29_134

]]></Node>
<StgValue><ssdm name="select_ln29_135"/></StgValue>
</operation>

<operation id="2474" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2676  store i14 %select_ln29_135, i14* %max_pool_out_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2475" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2681  %zext_ln29_35 = zext i13 %select_ln29_136 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_35"/></StgValue>
</operation>

<operation id="2476" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2682  %conv_out_V_load_137 = load i14* %conv_out_V_addr_137, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_137"/></StgValue>
</operation>

<operation id="2477" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2683  %icmp_ln1494_137 = icmp sgt i14 %conv_out_V_load_137, %zext_ln29_35

]]></Node>
<StgValue><ssdm name="icmp_ln1494_137"/></StgValue>
</operation>

<operation id="2478" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2684  %select_ln29_137 = select i1 %icmp_ln1494_137, i14 %conv_out_V_load_137, i14 %zext_ln29_35

]]></Node>
<StgValue><ssdm name="select_ln29_137"/></StgValue>
</operation>

<operation id="2479" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2685  %conv_out_V_load_138 = load i14* %conv_out_V_addr_138, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_138"/></StgValue>
</operation>

<operation id="2480" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2688  %conv_out_V_load_139 = load i14* %conv_out_V_addr_139, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_139"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2481" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:429  %add_ln1494_96 = add i10 -286, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_96"/></StgValue>
</operation>

<operation id="2482" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:430  %zext_ln1494_117 = zext i10 %add_ln1494_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_117"/></StgValue>
</operation>

<operation id="2483" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:431  %conv_out_V_addr_141 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_117

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_141"/></StgValue>
</operation>

<operation id="2484" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:432  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 111, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2485" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:433  %conv_out_V_addr_142 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_142"/></StgValue>
</operation>

<operation id="2486" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2032  %max_pool_out_V_addr_34 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_24

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_34"/></StgValue>
</operation>

<operation id="2487" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2685  %conv_out_V_load_138 = load i14* %conv_out_V_addr_138, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_138"/></StgValue>
</operation>

<operation id="2488" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2686  %icmp_ln1494_138 = icmp sgt i14 %conv_out_V_load_138, %select_ln29_137

]]></Node>
<StgValue><ssdm name="icmp_ln1494_138"/></StgValue>
</operation>

<operation id="2489" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2687  %select_ln29_138 = select i1 %icmp_ln1494_138, i14 %conv_out_V_load_138, i14 %select_ln29_137

]]></Node>
<StgValue><ssdm name="select_ln29_138"/></StgValue>
</operation>

<operation id="2490" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2688  %conv_out_V_load_139 = load i14* %conv_out_V_addr_139, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_139"/></StgValue>
</operation>

<operation id="2491" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2689  %icmp_ln1494_139 = icmp sgt i14 %conv_out_V_load_139, %select_ln29_138

]]></Node>
<StgValue><ssdm name="icmp_ln1494_139"/></StgValue>
</operation>

<operation id="2492" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2690  %select_ln29_139 = select i1 %icmp_ln1494_139, i14 %conv_out_V_load_139, i14 %select_ln29_138

]]></Node>
<StgValue><ssdm name="select_ln29_139"/></StgValue>
</operation>

<operation id="2493" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2691  store i14 %select_ln29_139, i14* %max_pool_out_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2494" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2697  %conv_out_V_load_141 = load i14* %conv_out_V_addr_141, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_141"/></StgValue>
</operation>

<operation id="2495" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2700  %conv_out_V_load_142 = load i14* %conv_out_V_addr_142, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_142"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2496" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:434  %add_ln1494_97 = add i9 -130, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_97"/></StgValue>
</operation>

<operation id="2497" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:435  %sext_ln1494_40 = sext i9 %add_ln1494_97 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_40"/></StgValue>
</operation>

<operation id="2498" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:436  %zext_ln1494_118 = zext i10 %sext_ln1494_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_118"/></StgValue>
</operation>

<operation id="2499" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:437  %conv_out_V_addr_143 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_118

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_143"/></StgValue>
</operation>

<operation id="2500" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:440  %add_ln1494_98 = add i10 -274, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_98"/></StgValue>
</operation>

<operation id="2501" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:441  %zext_ln1494_119 = zext i10 %add_ln1494_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_119"/></StgValue>
</operation>

<operation id="2502" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:442  %conv_out_V_addr_145 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_119

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_145"/></StgValue>
</operation>

<operation id="2503" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2696  %zext_ln29_36 = zext i13 %select_ln29_140 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_36"/></StgValue>
</operation>

<operation id="2504" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2697  %conv_out_V_load_141 = load i14* %conv_out_V_addr_141, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_141"/></StgValue>
</operation>

<operation id="2505" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2698  %icmp_ln1494_141 = icmp sgt i14 %conv_out_V_load_141, %zext_ln29_36

]]></Node>
<StgValue><ssdm name="icmp_ln1494_141"/></StgValue>
</operation>

<operation id="2506" st_id="140" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2699  %select_ln29_141 = select i1 %icmp_ln1494_141, i14 %conv_out_V_load_141, i14 %zext_ln29_36

]]></Node>
<StgValue><ssdm name="select_ln29_141"/></StgValue>
</operation>

<operation id="2507" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2700  %conv_out_V_load_142 = load i14* %conv_out_V_addr_142, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_142"/></StgValue>
</operation>

<operation id="2508" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2701  %icmp_ln1494_142 = icmp sgt i14 %conv_out_V_load_142, %select_ln29_141

]]></Node>
<StgValue><ssdm name="icmp_ln1494_142"/></StgValue>
</operation>

<operation id="2509" st_id="140" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2702  %select_ln29_142 = select i1 %icmp_ln1494_142, i14 %conv_out_V_load_142, i14 %select_ln29_141

]]></Node>
<StgValue><ssdm name="select_ln29_142"/></StgValue>
</operation>

<operation id="2510" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2703  %conv_out_V_load_143 = load i14* %conv_out_V_addr_143, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_143"/></StgValue>
</operation>

<operation id="2511" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2712  %conv_out_V_load_145 = load i14* %conv_out_V_addr_145, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_145"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2512" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="8">
<![CDATA[
Filter_Loop:443  %sext_ln1494_41 = sext i8 %add_ln1494_30 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_41"/></StgValue>
</operation>

<operation id="2513" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:444  %zext_ln1494_120 = zext i10 %sext_ln1494_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_120"/></StgValue>
</operation>

<operation id="2514" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:445  %conv_out_V_addr_146 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_120

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_146"/></StgValue>
</operation>

<operation id="2515" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="8">
<![CDATA[
Filter_Loop:446  %sext_ln1494_42 = sext i8 %add_ln1494_31 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_42"/></StgValue>
</operation>

<operation id="2516" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:447  %zext_ln1494_121 = zext i10 %sext_ln1494_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_121"/></StgValue>
</operation>

<operation id="2517" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:448  %conv_out_V_addr_147 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_121

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_147"/></StgValue>
</operation>

<operation id="2518" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2033  %max_pool_out_V_addr_35 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_25

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_35"/></StgValue>
</operation>

<operation id="2519" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2703  %conv_out_V_load_143 = load i14* %conv_out_V_addr_143, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_143"/></StgValue>
</operation>

<operation id="2520" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2704  %icmp_ln1494_143 = icmp sgt i14 %conv_out_V_load_143, %select_ln29_142

]]></Node>
<StgValue><ssdm name="icmp_ln1494_143"/></StgValue>
</operation>

<operation id="2521" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2705  %select_ln29_143 = select i1 %icmp_ln1494_143, i14 %conv_out_V_load_143, i14 %select_ln29_142

]]></Node>
<StgValue><ssdm name="select_ln29_143"/></StgValue>
</operation>

<operation id="2522" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2706  store i14 %select_ln29_143, i14* %max_pool_out_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2523" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2711  %zext_ln29_37 = zext i13 %select_ln29_144 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_37"/></StgValue>
</operation>

<operation id="2524" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2712  %conv_out_V_load_145 = load i14* %conv_out_V_addr_145, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_145"/></StgValue>
</operation>

<operation id="2525" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2713  %icmp_ln1494_145 = icmp sgt i14 %conv_out_V_load_145, %zext_ln29_37

]]></Node>
<StgValue><ssdm name="icmp_ln1494_145"/></StgValue>
</operation>

<operation id="2526" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2714  %select_ln29_145 = select i1 %icmp_ln1494_145, i14 %conv_out_V_load_145, i14 %zext_ln29_37

]]></Node>
<StgValue><ssdm name="select_ln29_145"/></StgValue>
</operation>

<operation id="2527" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2715  %conv_out_V_load_146 = load i14* %conv_out_V_addr_146, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_146"/></StgValue>
</operation>

<operation id="2528" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2718  %conv_out_V_load_147 = load i14* %conv_out_V_addr_147, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_147"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2529" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:452  %add_ln1494_100 = add i10 -262, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_100"/></StgValue>
</operation>

<operation id="2530" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:453  %zext_ln1494_123 = zext i10 %add_ln1494_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_123"/></StgValue>
</operation>

<operation id="2531" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:454  %conv_out_V_addr_149 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_123

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_149"/></StgValue>
</operation>

<operation id="2532" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:455  %tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 114, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2533" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:456  %conv_out_V_addr_150 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_150"/></StgValue>
</operation>

<operation id="2534" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2034  %max_pool_out_V_addr_36 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_36"/></StgValue>
</operation>

<operation id="2535" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2715  %conv_out_V_load_146 = load i14* %conv_out_V_addr_146, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_146"/></StgValue>
</operation>

<operation id="2536" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2716  %icmp_ln1494_146 = icmp sgt i14 %conv_out_V_load_146, %select_ln29_145

]]></Node>
<StgValue><ssdm name="icmp_ln1494_146"/></StgValue>
</operation>

<operation id="2537" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2717  %select_ln29_146 = select i1 %icmp_ln1494_146, i14 %conv_out_V_load_146, i14 %select_ln29_145

]]></Node>
<StgValue><ssdm name="select_ln29_146"/></StgValue>
</operation>

<operation id="2538" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2718  %conv_out_V_load_147 = load i14* %conv_out_V_addr_147, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_147"/></StgValue>
</operation>

<operation id="2539" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2719  %icmp_ln1494_147 = icmp sgt i14 %conv_out_V_load_147, %select_ln29_146

]]></Node>
<StgValue><ssdm name="icmp_ln1494_147"/></StgValue>
</operation>

<operation id="2540" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2720  %select_ln29_147 = select i1 %icmp_ln1494_147, i14 %conv_out_V_load_147, i14 %select_ln29_146

]]></Node>
<StgValue><ssdm name="select_ln29_147"/></StgValue>
</operation>

<operation id="2541" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2721  store i14 %select_ln29_147, i14* %max_pool_out_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2542" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2727  %conv_out_V_load_149 = load i14* %conv_out_V_addr_149, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_149"/></StgValue>
</operation>

<operation id="2543" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2730  %conv_out_V_load_150 = load i14* %conv_out_V_addr_150, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_150"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2544" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="8">
<![CDATA[
Filter_Loop:457  %sext_ln1494_43 = sext i8 %add_ln1494_33 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_43"/></StgValue>
</operation>

<operation id="2545" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:458  %zext_ln1494_124 = zext i10 %sext_ln1494_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_124"/></StgValue>
</operation>

<operation id="2546" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:459  %conv_out_V_addr_151 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_124

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_151"/></StgValue>
</operation>

<operation id="2547" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter_Loop:462  %add_ln1494_101 = add i9 -250, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_101"/></StgValue>
</operation>

<operation id="2548" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="9">
<![CDATA[
Filter_Loop:463  %sext_ln1494_44 = sext i9 %add_ln1494_101 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_44"/></StgValue>
</operation>

<operation id="2549" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:464  %zext_ln1494_125 = zext i10 %sext_ln1494_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_125"/></StgValue>
</operation>

<operation id="2550" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:465  %conv_out_V_addr_153 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_125

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_153"/></StgValue>
</operation>

<operation id="2551" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2726  %zext_ln29_38 = zext i13 %select_ln29_148 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_38"/></StgValue>
</operation>

<operation id="2552" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2727  %conv_out_V_load_149 = load i14* %conv_out_V_addr_149, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_149"/></StgValue>
</operation>

<operation id="2553" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2728  %icmp_ln1494_149 = icmp sgt i14 %conv_out_V_load_149, %zext_ln29_38

]]></Node>
<StgValue><ssdm name="icmp_ln1494_149"/></StgValue>
</operation>

<operation id="2554" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2729  %select_ln29_149 = select i1 %icmp_ln1494_149, i14 %conv_out_V_load_149, i14 %zext_ln29_38

]]></Node>
<StgValue><ssdm name="select_ln29_149"/></StgValue>
</operation>

<operation id="2555" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2730  %conv_out_V_load_150 = load i14* %conv_out_V_addr_150, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_150"/></StgValue>
</operation>

<operation id="2556" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2731  %icmp_ln1494_150 = icmp sgt i14 %conv_out_V_load_150, %select_ln29_149

]]></Node>
<StgValue><ssdm name="icmp_ln1494_150"/></StgValue>
</operation>

<operation id="2557" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2732  %select_ln29_150 = select i1 %icmp_ln1494_150, i14 %conv_out_V_load_150, i14 %select_ln29_149

]]></Node>
<StgValue><ssdm name="select_ln29_150"/></StgValue>
</operation>

<operation id="2558" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2733  %conv_out_V_load_151 = load i14* %conv_out_V_addr_151, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_151"/></StgValue>
</operation>

<operation id="2559" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2742  %conv_out_V_load_153 = load i14* %conv_out_V_addr_153, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_153"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2560" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="8">
<![CDATA[
Filter_Loop:466  %sext_ln1494_45 = sext i8 %add_ln1494_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_45"/></StgValue>
</operation>

<operation id="2561" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:467  %zext_ln1494_126 = zext i10 %sext_ln1494_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_126"/></StgValue>
</operation>

<operation id="2562" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:468  %conv_out_V_addr_154 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_126

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_154"/></StgValue>
</operation>

<operation id="2563" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="8">
<![CDATA[
Filter_Loop:469  %sext_ln1494_46 = sext i8 %add_ln1494_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_46"/></StgValue>
</operation>

<operation id="2564" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:470  %zext_ln1494_127 = zext i10 %sext_ln1494_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_127"/></StgValue>
</operation>

<operation id="2565" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:471  %conv_out_V_addr_155 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_127

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_155"/></StgValue>
</operation>

<operation id="2566" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2035  %max_pool_out_V_addr_37 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_28

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_37"/></StgValue>
</operation>

<operation id="2567" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2733  %conv_out_V_load_151 = load i14* %conv_out_V_addr_151, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_151"/></StgValue>
</operation>

<operation id="2568" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2734  %icmp_ln1494_151 = icmp sgt i14 %conv_out_V_load_151, %select_ln29_150

]]></Node>
<StgValue><ssdm name="icmp_ln1494_151"/></StgValue>
</operation>

<operation id="2569" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2735  %select_ln29_151 = select i1 %icmp_ln1494_151, i14 %conv_out_V_load_151, i14 %select_ln29_150

]]></Node>
<StgValue><ssdm name="select_ln29_151"/></StgValue>
</operation>

<operation id="2570" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2736  store i14 %select_ln29_151, i14* %max_pool_out_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2571" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2741  %zext_ln29_39 = zext i13 %select_ln29_152 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_39"/></StgValue>
</operation>

<operation id="2572" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2742  %conv_out_V_load_153 = load i14* %conv_out_V_addr_153, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_153"/></StgValue>
</operation>

<operation id="2573" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2743  %icmp_ln1494_153 = icmp sgt i14 %conv_out_V_load_153, %zext_ln29_39

]]></Node>
<StgValue><ssdm name="icmp_ln1494_153"/></StgValue>
</operation>

<operation id="2574" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2744  %select_ln29_153 = select i1 %icmp_ln1494_153, i14 %conv_out_V_load_153, i14 %zext_ln29_39

]]></Node>
<StgValue><ssdm name="select_ln29_153"/></StgValue>
</operation>

<operation id="2575" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2745  %conv_out_V_load_154 = load i14* %conv_out_V_addr_154, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_154"/></StgValue>
</operation>

<operation id="2576" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2748  %conv_out_V_load_155 = load i14* %conv_out_V_addr_155, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_155"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2577" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="8">
<![CDATA[
Filter_Loop:474  %sext_ln1494_47 = sext i8 %add_ln1494_6 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_47"/></StgValue>
</operation>

<operation id="2578" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:475  %zext_ln1494_128 = zext i10 %sext_ln1494_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_128"/></StgValue>
</operation>

<operation id="2579" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:476  %conv_out_V_addr_157 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_128

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_157"/></StgValue>
</operation>

<operation id="2580" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:477  %add_ln1494_102 = add i11 -956, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_102"/></StgValue>
</operation>

<operation id="2581" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:478  %zext_ln1494_129 = zext i11 %add_ln1494_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_129"/></StgValue>
</operation>

<operation id="2582" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:479  %conv_out_V_addr_158 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_129

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_158"/></StgValue>
</operation>

<operation id="2583" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2036  %max_pool_out_V_addr_38 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_30

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_38"/></StgValue>
</operation>

<operation id="2584" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2745  %conv_out_V_load_154 = load i14* %conv_out_V_addr_154, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_154"/></StgValue>
</operation>

<operation id="2585" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2746  %icmp_ln1494_154 = icmp sgt i14 %conv_out_V_load_154, %select_ln29_153

]]></Node>
<StgValue><ssdm name="icmp_ln1494_154"/></StgValue>
</operation>

<operation id="2586" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2747  %select_ln29_154 = select i1 %icmp_ln1494_154, i14 %conv_out_V_load_154, i14 %select_ln29_153

]]></Node>
<StgValue><ssdm name="select_ln29_154"/></StgValue>
</operation>

<operation id="2587" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2748  %conv_out_V_load_155 = load i14* %conv_out_V_addr_155, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_155"/></StgValue>
</operation>

<operation id="2588" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2749  %icmp_ln1494_155 = icmp sgt i14 %conv_out_V_load_155, %select_ln29_154

]]></Node>
<StgValue><ssdm name="icmp_ln1494_155"/></StgValue>
</operation>

<operation id="2589" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2750  %select_ln29_155 = select i1 %icmp_ln1494_155, i14 %conv_out_V_load_155, i14 %select_ln29_154

]]></Node>
<StgValue><ssdm name="select_ln29_155"/></StgValue>
</operation>

<operation id="2590" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2751  store i14 %select_ln29_155, i14* %max_pool_out_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2591" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2757  %conv_out_V_load_157 = load i14* %conv_out_V_addr_157, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_157"/></StgValue>
</operation>

<operation id="2592" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2760  %conv_out_V_load_158 = load i14* %conv_out_V_addr_158, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_158"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2593" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:480  %add_ln1494_103 = add i11 -950, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_103"/></StgValue>
</operation>

<operation id="2594" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:481  %zext_ln1494_130 = zext i11 %add_ln1494_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_130"/></StgValue>
</operation>

<operation id="2595" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:482  %conv_out_V_addr_159 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_130

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_159"/></StgValue>
</operation>

<operation id="2596" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="8">
<![CDATA[
Filter_Loop:486  %sext_ln1494_49 = sext i8 %add_ln1494_9 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_49"/></StgValue>
</operation>

<operation id="2597" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:487  %zext_ln1494_132 = zext i10 %sext_ln1494_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_132"/></StgValue>
</operation>

<operation id="2598" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:488  %conv_out_V_addr_161 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_132

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_161"/></StgValue>
</operation>

<operation id="2599" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2756  %zext_ln29_40 = zext i13 %select_ln29_156 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_40"/></StgValue>
</operation>

<operation id="2600" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2757  %conv_out_V_load_157 = load i14* %conv_out_V_addr_157, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_157"/></StgValue>
</operation>

<operation id="2601" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2758  %icmp_ln1494_157 = icmp sgt i14 %conv_out_V_load_157, %zext_ln29_40

]]></Node>
<StgValue><ssdm name="icmp_ln1494_157"/></StgValue>
</operation>

<operation id="2602" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2759  %select_ln29_157 = select i1 %icmp_ln1494_157, i14 %conv_out_V_load_157, i14 %zext_ln29_40

]]></Node>
<StgValue><ssdm name="select_ln29_157"/></StgValue>
</operation>

<operation id="2603" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2760  %conv_out_V_load_158 = load i14* %conv_out_V_addr_158, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_158"/></StgValue>
</operation>

<operation id="2604" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2761  %icmp_ln1494_158 = icmp sgt i14 %conv_out_V_load_158, %select_ln29_157

]]></Node>
<StgValue><ssdm name="icmp_ln1494_158"/></StgValue>
</operation>

<operation id="2605" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2762  %select_ln29_158 = select i1 %icmp_ln1494_158, i14 %conv_out_V_load_158, i14 %select_ln29_157

]]></Node>
<StgValue><ssdm name="select_ln29_158"/></StgValue>
</operation>

<operation id="2606" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2763  %conv_out_V_load_159 = load i14* %conv_out_V_addr_159, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_159"/></StgValue>
</operation>

<operation id="2607" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2772  %conv_out_V_load_161 = load i14* %conv_out_V_addr_161, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_161"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2608" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:489  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 138, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2609" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:490  %conv_out_V_addr_162 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_162"/></StgValue>
</operation>

<operation id="2610" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:491  %add_ln1494_104 = add i11 -938, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_104"/></StgValue>
</operation>

<operation id="2611" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:492  %zext_ln1494_133 = zext i11 %add_ln1494_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_133"/></StgValue>
</operation>

<operation id="2612" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:493  %conv_out_V_addr_163 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_133

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_163"/></StgValue>
</operation>

<operation id="2613" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2037  %max_pool_out_V_addr_39 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_31

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_39"/></StgValue>
</operation>

<operation id="2614" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2763  %conv_out_V_load_159 = load i14* %conv_out_V_addr_159, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_159"/></StgValue>
</operation>

<operation id="2615" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2764  %icmp_ln1494_159 = icmp sgt i14 %conv_out_V_load_159, %select_ln29_158

]]></Node>
<StgValue><ssdm name="icmp_ln1494_159"/></StgValue>
</operation>

<operation id="2616" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2765  %select_ln29_159 = select i1 %icmp_ln1494_159, i14 %conv_out_V_load_159, i14 %select_ln29_158

]]></Node>
<StgValue><ssdm name="select_ln29_159"/></StgValue>
</operation>

<operation id="2617" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2766  store i14 %select_ln29_159, i14* %max_pool_out_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2618" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2771  %zext_ln29_41 = zext i13 %select_ln29_160 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_41"/></StgValue>
</operation>

<operation id="2619" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2772  %conv_out_V_load_161 = load i14* %conv_out_V_addr_161, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_161"/></StgValue>
</operation>

<operation id="2620" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2773  %icmp_ln1494_161 = icmp sgt i14 %conv_out_V_load_161, %zext_ln29_41

]]></Node>
<StgValue><ssdm name="icmp_ln1494_161"/></StgValue>
</operation>

<operation id="2621" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2774  %select_ln29_161 = select i1 %icmp_ln1494_161, i14 %conv_out_V_load_161, i14 %zext_ln29_41

]]></Node>
<StgValue><ssdm name="select_ln29_161"/></StgValue>
</operation>

<operation id="2622" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2775  %conv_out_V_load_162 = load i14* %conv_out_V_addr_162, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_162"/></StgValue>
</operation>

<operation id="2623" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2778  %conv_out_V_load_163 = load i14* %conv_out_V_addr_163, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_163"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2624" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="7">
<![CDATA[
Filter_Loop:496  %sext_ln1494_50 = sext i7 %add_ln1494_12 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_50"/></StgValue>
</operation>

<operation id="2625" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:497  %zext_ln1494_134 = zext i10 %sext_ln1494_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_134"/></StgValue>
</operation>

<operation id="2626" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:498  %conv_out_V_addr_165 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_134

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_165"/></StgValue>
</operation>

<operation id="2627" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:499  %add_ln1494_105 = add i11 -932, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_105"/></StgValue>
</operation>

<operation id="2628" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:500  %zext_ln1494_135 = zext i11 %add_ln1494_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_135"/></StgValue>
</operation>

<operation id="2629" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:501  %conv_out_V_addr_166 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_135

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_166"/></StgValue>
</operation>

<operation id="2630" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2038  %max_pool_out_V_addr_40 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_40"/></StgValue>
</operation>

<operation id="2631" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2775  %conv_out_V_load_162 = load i14* %conv_out_V_addr_162, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_162"/></StgValue>
</operation>

<operation id="2632" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2776  %icmp_ln1494_162 = icmp sgt i14 %conv_out_V_load_162, %select_ln29_161

]]></Node>
<StgValue><ssdm name="icmp_ln1494_162"/></StgValue>
</operation>

<operation id="2633" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2777  %select_ln29_162 = select i1 %icmp_ln1494_162, i14 %conv_out_V_load_162, i14 %select_ln29_161

]]></Node>
<StgValue><ssdm name="select_ln29_162"/></StgValue>
</operation>

<operation id="2634" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2778  %conv_out_V_load_163 = load i14* %conv_out_V_addr_163, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_163"/></StgValue>
</operation>

<operation id="2635" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2779  %icmp_ln1494_163 = icmp sgt i14 %conv_out_V_load_163, %select_ln29_162

]]></Node>
<StgValue><ssdm name="icmp_ln1494_163"/></StgValue>
</operation>

<operation id="2636" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2780  %select_ln29_163 = select i1 %icmp_ln1494_163, i14 %conv_out_V_load_163, i14 %select_ln29_162

]]></Node>
<StgValue><ssdm name="select_ln29_163"/></StgValue>
</operation>

<operation id="2637" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2781  store i14 %select_ln29_163, i14* %max_pool_out_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2638" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2787  %conv_out_V_load_165 = load i14* %conv_out_V_addr_165, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_165"/></StgValue>
</operation>

<operation id="2639" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2790  %conv_out_V_load_166 = load i14* %conv_out_V_addr_166, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_166"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2640" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:502  %add_ln1494_106 = add i11 -926, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_106"/></StgValue>
</operation>

<operation id="2641" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:503  %zext_ln1494_136 = zext i11 %add_ln1494_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_136"/></StgValue>
</operation>

<operation id="2642" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:504  %conv_out_V_addr_167 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_136

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_167"/></StgValue>
</operation>

<operation id="2643" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="7">
<![CDATA[
Filter_Loop:508  %sext_ln1494_52 = sext i7 %add_ln1494_15 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_52"/></StgValue>
</operation>

<operation id="2644" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:509  %zext_ln1494_138 = zext i10 %sext_ln1494_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_138"/></StgValue>
</operation>

<operation id="2645" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:510  %conv_out_V_addr_169 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_138

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_169"/></StgValue>
</operation>

<operation id="2646" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2786  %zext_ln29_42 = zext i13 %select_ln29_164 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_42"/></StgValue>
</operation>

<operation id="2647" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2787  %conv_out_V_load_165 = load i14* %conv_out_V_addr_165, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_165"/></StgValue>
</operation>

<operation id="2648" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2788  %icmp_ln1494_165 = icmp sgt i14 %conv_out_V_load_165, %zext_ln29_42

]]></Node>
<StgValue><ssdm name="icmp_ln1494_165"/></StgValue>
</operation>

<operation id="2649" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2789  %select_ln29_165 = select i1 %icmp_ln1494_165, i14 %conv_out_V_load_165, i14 %zext_ln29_42

]]></Node>
<StgValue><ssdm name="select_ln29_165"/></StgValue>
</operation>

<operation id="2650" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2790  %conv_out_V_load_166 = load i14* %conv_out_V_addr_166, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_166"/></StgValue>
</operation>

<operation id="2651" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2791  %icmp_ln1494_166 = icmp sgt i14 %conv_out_V_load_166, %select_ln29_165

]]></Node>
<StgValue><ssdm name="icmp_ln1494_166"/></StgValue>
</operation>

<operation id="2652" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2792  %select_ln29_166 = select i1 %icmp_ln1494_166, i14 %conv_out_V_load_166, i14 %select_ln29_165

]]></Node>
<StgValue><ssdm name="select_ln29_166"/></StgValue>
</operation>

<operation id="2653" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2793  %conv_out_V_load_167 = load i14* %conv_out_V_addr_167, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_167"/></StgValue>
</operation>

<operation id="2654" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2802  %conv_out_V_load_169 = load i14* %conv_out_V_addr_169, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_169"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2655" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:511  %tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 141, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2656" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:512  %conv_out_V_addr_170 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_170"/></StgValue>
</operation>

<operation id="2657" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:513  %add_ln1494_107 = add i11 -914, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_107"/></StgValue>
</operation>

<operation id="2658" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:514  %zext_ln1494_139 = zext i11 %add_ln1494_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_139"/></StgValue>
</operation>

<operation id="2659" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:515  %conv_out_V_addr_171 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_139

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_171"/></StgValue>
</operation>

<operation id="2660" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2039  %max_pool_out_V_addr_41 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_34

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_41"/></StgValue>
</operation>

<operation id="2661" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2793  %conv_out_V_load_167 = load i14* %conv_out_V_addr_167, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_167"/></StgValue>
</operation>

<operation id="2662" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2794  %icmp_ln1494_167 = icmp sgt i14 %conv_out_V_load_167, %select_ln29_166

]]></Node>
<StgValue><ssdm name="icmp_ln1494_167"/></StgValue>
</operation>

<operation id="2663" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2795  %select_ln29_167 = select i1 %icmp_ln1494_167, i14 %conv_out_V_load_167, i14 %select_ln29_166

]]></Node>
<StgValue><ssdm name="select_ln29_167"/></StgValue>
</operation>

<operation id="2664" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2796  store i14 %select_ln29_167, i14* %max_pool_out_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2665" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2801  %zext_ln29_43 = zext i13 %select_ln29_168 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_43"/></StgValue>
</operation>

<operation id="2666" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2802  %conv_out_V_load_169 = load i14* %conv_out_V_addr_169, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_169"/></StgValue>
</operation>

<operation id="2667" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2803  %icmp_ln1494_169 = icmp sgt i14 %conv_out_V_load_169, %zext_ln29_43

]]></Node>
<StgValue><ssdm name="icmp_ln1494_169"/></StgValue>
</operation>

<operation id="2668" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2804  %select_ln29_169 = select i1 %icmp_ln1494_169, i14 %conv_out_V_load_169, i14 %zext_ln29_43

]]></Node>
<StgValue><ssdm name="select_ln29_169"/></StgValue>
</operation>

<operation id="2669" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2805  %conv_out_V_load_170 = load i14* %conv_out_V_addr_170, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_170"/></StgValue>
</operation>

<operation id="2670" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2808  %conv_out_V_load_171 = load i14* %conv_out_V_addr_171, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_171"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2671" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="7">
<![CDATA[
Filter_Loop:518  %sext_ln1494_53 = sext i7 %add_ln1494_18 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_53"/></StgValue>
</operation>

<operation id="2672" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:519  %zext_ln1494_140 = zext i10 %sext_ln1494_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_140"/></StgValue>
</operation>

<operation id="2673" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:520  %conv_out_V_addr_173 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_140

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_173"/></StgValue>
</operation>

<operation id="2674" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:521  %add_ln1494_108 = add i11 -908, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_108"/></StgValue>
</operation>

<operation id="2675" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:522  %zext_ln1494_141 = zext i11 %add_ln1494_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_141"/></StgValue>
</operation>

<operation id="2676" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:523  %conv_out_V_addr_174 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_141

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_174"/></StgValue>
</operation>

<operation id="2677" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2040  %max_pool_out_V_addr_42 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_36

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_42"/></StgValue>
</operation>

<operation id="2678" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2805  %conv_out_V_load_170 = load i14* %conv_out_V_addr_170, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_170"/></StgValue>
</operation>

<operation id="2679" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2806  %icmp_ln1494_170 = icmp sgt i14 %conv_out_V_load_170, %select_ln29_169

]]></Node>
<StgValue><ssdm name="icmp_ln1494_170"/></StgValue>
</operation>

<operation id="2680" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2807  %select_ln29_170 = select i1 %icmp_ln1494_170, i14 %conv_out_V_load_170, i14 %select_ln29_169

]]></Node>
<StgValue><ssdm name="select_ln29_170"/></StgValue>
</operation>

<operation id="2681" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2808  %conv_out_V_load_171 = load i14* %conv_out_V_addr_171, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_171"/></StgValue>
</operation>

<operation id="2682" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2809  %icmp_ln1494_171 = icmp sgt i14 %conv_out_V_load_171, %select_ln29_170

]]></Node>
<StgValue><ssdm name="icmp_ln1494_171"/></StgValue>
</operation>

<operation id="2683" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2810  %select_ln29_171 = select i1 %icmp_ln1494_171, i14 %conv_out_V_load_171, i14 %select_ln29_170

]]></Node>
<StgValue><ssdm name="select_ln29_171"/></StgValue>
</operation>

<operation id="2684" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2811  store i14 %select_ln29_171, i14* %max_pool_out_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2685" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2817  %conv_out_V_load_173 = load i14* %conv_out_V_addr_173, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_173"/></StgValue>
</operation>

<operation id="2686" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2820  %conv_out_V_load_174 = load i14* %conv_out_V_addr_174, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_174"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2687" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:524  %add_ln1494_109 = add i11 -902, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_109"/></StgValue>
</operation>

<operation id="2688" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:525  %zext_ln1494_142 = zext i11 %add_ln1494_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_142"/></StgValue>
</operation>

<operation id="2689" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:526  %conv_out_V_addr_175 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_142

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_175"/></StgValue>
</operation>

<operation id="2690" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="6">
<![CDATA[
Filter_Loop:530  %sext_ln1494_55 = sext i6 %add_ln1494_11 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_55"/></StgValue>
</operation>

<operation id="2691" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:531  %zext_ln1494_144 = zext i10 %sext_ln1494_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_144"/></StgValue>
</operation>

<operation id="2692" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:532  %conv_out_V_addr_177 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_144

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_177"/></StgValue>
</operation>

<operation id="2693" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2816  %zext_ln29_44 = zext i13 %select_ln29_172 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_44"/></StgValue>
</operation>

<operation id="2694" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2817  %conv_out_V_load_173 = load i14* %conv_out_V_addr_173, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_173"/></StgValue>
</operation>

<operation id="2695" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2818  %icmp_ln1494_173 = icmp sgt i14 %conv_out_V_load_173, %zext_ln29_44

]]></Node>
<StgValue><ssdm name="icmp_ln1494_173"/></StgValue>
</operation>

<operation id="2696" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2819  %select_ln29_173 = select i1 %icmp_ln1494_173, i14 %conv_out_V_load_173, i14 %zext_ln29_44

]]></Node>
<StgValue><ssdm name="select_ln29_173"/></StgValue>
</operation>

<operation id="2697" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2820  %conv_out_V_load_174 = load i14* %conv_out_V_addr_174, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_174"/></StgValue>
</operation>

<operation id="2698" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2821  %icmp_ln1494_174 = icmp sgt i14 %conv_out_V_load_174, %select_ln29_173

]]></Node>
<StgValue><ssdm name="icmp_ln1494_174"/></StgValue>
</operation>

<operation id="2699" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2822  %select_ln29_174 = select i1 %icmp_ln1494_174, i14 %conv_out_V_load_174, i14 %select_ln29_173

]]></Node>
<StgValue><ssdm name="select_ln29_174"/></StgValue>
</operation>

<operation id="2700" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2823  %conv_out_V_load_175 = load i14* %conv_out_V_addr_175, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_175"/></StgValue>
</operation>

<operation id="2701" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2832  %conv_out_V_load_177 = load i14* %conv_out_V_addr_177, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_177"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2702" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:533  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 144, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2703" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:534  %conv_out_V_addr_178 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_178"/></StgValue>
</operation>

<operation id="2704" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:535  %add_ln1494_110 = add i11 -890, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_110"/></StgValue>
</operation>

<operation id="2705" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:536  %zext_ln1494_145 = zext i11 %add_ln1494_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_145"/></StgValue>
</operation>

<operation id="2706" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:537  %conv_out_V_addr_179 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_145

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_179"/></StgValue>
</operation>

<operation id="2707" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2041  %max_pool_out_V_addr_43 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_37

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_43"/></StgValue>
</operation>

<operation id="2708" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2823  %conv_out_V_load_175 = load i14* %conv_out_V_addr_175, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_175"/></StgValue>
</operation>

<operation id="2709" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2824  %icmp_ln1494_175 = icmp sgt i14 %conv_out_V_load_175, %select_ln29_174

]]></Node>
<StgValue><ssdm name="icmp_ln1494_175"/></StgValue>
</operation>

<operation id="2710" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2825  %select_ln29_175 = select i1 %icmp_ln1494_175, i14 %conv_out_V_load_175, i14 %select_ln29_174

]]></Node>
<StgValue><ssdm name="select_ln29_175"/></StgValue>
</operation>

<operation id="2711" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2826  store i14 %select_ln29_175, i14* %max_pool_out_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2712" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2831  %zext_ln29_45 = zext i13 %select_ln29_176 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_45"/></StgValue>
</operation>

<operation id="2713" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2832  %conv_out_V_load_177 = load i14* %conv_out_V_addr_177, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_177"/></StgValue>
</operation>

<operation id="2714" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2833  %icmp_ln1494_177 = icmp sgt i14 %conv_out_V_load_177, %zext_ln29_45

]]></Node>
<StgValue><ssdm name="icmp_ln1494_177"/></StgValue>
</operation>

<operation id="2715" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2834  %select_ln29_177 = select i1 %icmp_ln1494_177, i14 %conv_out_V_load_177, i14 %zext_ln29_45

]]></Node>
<StgValue><ssdm name="select_ln29_177"/></StgValue>
</operation>

<operation id="2716" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2835  %conv_out_V_load_178 = load i14* %conv_out_V_addr_178, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_178"/></StgValue>
</operation>

<operation id="2717" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2838  %conv_out_V_load_179 = load i14* %conv_out_V_addr_179, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_179"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2718" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="5">
<![CDATA[
Filter_Loop:540  %sext_ln1494_56 = sext i5 %add_ln1494_13 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1494_56"/></StgValue>
</operation>

<operation id="2719" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="10">
<![CDATA[
Filter_Loop:541  %zext_ln1494_146 = zext i10 %sext_ln1494_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_146"/></StgValue>
</operation>

<operation id="2720" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:542  %conv_out_V_addr_181 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_146

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_181"/></StgValue>
</operation>

<operation id="2721" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:543  %add_ln1494_111 = add i11 -884, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_111"/></StgValue>
</operation>

<operation id="2722" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:544  %zext_ln1494_147 = zext i11 %add_ln1494_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_147"/></StgValue>
</operation>

<operation id="2723" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:545  %conv_out_V_addr_182 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_147

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_182"/></StgValue>
</operation>

<operation id="2724" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2042  %max_pool_out_V_addr_44 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_44"/></StgValue>
</operation>

<operation id="2725" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2835  %conv_out_V_load_178 = load i14* %conv_out_V_addr_178, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_178"/></StgValue>
</operation>

<operation id="2726" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2836  %icmp_ln1494_178 = icmp sgt i14 %conv_out_V_load_178, %select_ln29_177

]]></Node>
<StgValue><ssdm name="icmp_ln1494_178"/></StgValue>
</operation>

<operation id="2727" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2837  %select_ln29_178 = select i1 %icmp_ln1494_178, i14 %conv_out_V_load_178, i14 %select_ln29_177

]]></Node>
<StgValue><ssdm name="select_ln29_178"/></StgValue>
</operation>

<operation id="2728" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2838  %conv_out_V_load_179 = load i14* %conv_out_V_addr_179, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_179"/></StgValue>
</operation>

<operation id="2729" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2839  %icmp_ln1494_179 = icmp sgt i14 %conv_out_V_load_179, %select_ln29_178

]]></Node>
<StgValue><ssdm name="icmp_ln1494_179"/></StgValue>
</operation>

<operation id="2730" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2840  %select_ln29_179 = select i1 %icmp_ln1494_179, i14 %conv_out_V_load_179, i14 %select_ln29_178

]]></Node>
<StgValue><ssdm name="select_ln29_179"/></StgValue>
</operation>

<operation id="2731" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2841  store i14 %select_ln29_179, i14* %max_pool_out_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2732" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2847  %conv_out_V_load_181 = load i14* %conv_out_V_addr_181, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_181"/></StgValue>
</operation>

<operation id="2733" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2850  %conv_out_V_load_182 = load i14* %conv_out_V_addr_182, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_182"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2734" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:546  %add_ln1494_112 = add i11 -878, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_112"/></StgValue>
</operation>

<operation id="2735" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:547  %zext_ln1494_148 = zext i11 %add_ln1494_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_148"/></StgValue>
</operation>

<operation id="2736" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:548  %conv_out_V_addr_183 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_148

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_183"/></StgValue>
</operation>

<operation id="2737" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:552  %add_ln1494_114 = add i11 -1022, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_114"/></StgValue>
</operation>

<operation id="2738" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:553  %zext_ln1494_150 = zext i11 %add_ln1494_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_150"/></StgValue>
</operation>

<operation id="2739" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:554  %conv_out_V_addr_185 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_150

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_185"/></StgValue>
</operation>

<operation id="2740" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2846  %zext_ln29_46 = zext i13 %select_ln29_180 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_46"/></StgValue>
</operation>

<operation id="2741" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2847  %conv_out_V_load_181 = load i14* %conv_out_V_addr_181, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_181"/></StgValue>
</operation>

<operation id="2742" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2848  %icmp_ln1494_181 = icmp sgt i14 %conv_out_V_load_181, %zext_ln29_46

]]></Node>
<StgValue><ssdm name="icmp_ln1494_181"/></StgValue>
</operation>

<operation id="2743" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2849  %select_ln29_181 = select i1 %icmp_ln1494_181, i14 %conv_out_V_load_181, i14 %zext_ln29_46

]]></Node>
<StgValue><ssdm name="select_ln29_181"/></StgValue>
</operation>

<operation id="2744" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2850  %conv_out_V_load_182 = load i14* %conv_out_V_addr_182, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_182"/></StgValue>
</operation>

<operation id="2745" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2851  %icmp_ln1494_182 = icmp sgt i14 %conv_out_V_load_182, %select_ln29_181

]]></Node>
<StgValue><ssdm name="icmp_ln1494_182"/></StgValue>
</operation>

<operation id="2746" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2852  %select_ln29_182 = select i1 %icmp_ln1494_182, i14 %conv_out_V_load_182, i14 %select_ln29_181

]]></Node>
<StgValue><ssdm name="select_ln29_182"/></StgValue>
</operation>

<operation id="2747" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2853  %conv_out_V_load_183 = load i14* %conv_out_V_addr_183, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_183"/></StgValue>
</operation>

<operation id="2748" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2862  %conv_out_V_load_185 = load i14* %conv_out_V_addr_185, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_185"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2749" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:555  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 147, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2750" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:556  %conv_out_V_addr_186 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_186"/></StgValue>
</operation>

<operation id="2751" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:557  %add_ln1494_115 = add i11 -866, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_115"/></StgValue>
</operation>

<operation id="2752" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:558  %zext_ln1494_151 = zext i11 %add_ln1494_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_151"/></StgValue>
</operation>

<operation id="2753" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:559  %conv_out_V_addr_187 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_151

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_187"/></StgValue>
</operation>

<operation id="2754" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2043  %max_pool_out_V_addr_45 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_40

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_45"/></StgValue>
</operation>

<operation id="2755" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2853  %conv_out_V_load_183 = load i14* %conv_out_V_addr_183, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_183"/></StgValue>
</operation>

<operation id="2756" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2854  %icmp_ln1494_183 = icmp sgt i14 %conv_out_V_load_183, %select_ln29_182

]]></Node>
<StgValue><ssdm name="icmp_ln1494_183"/></StgValue>
</operation>

<operation id="2757" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2855  %select_ln29_183 = select i1 %icmp_ln1494_183, i14 %conv_out_V_load_183, i14 %select_ln29_182

]]></Node>
<StgValue><ssdm name="select_ln29_183"/></StgValue>
</operation>

<operation id="2758" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2856  store i14 %select_ln29_183, i14* %max_pool_out_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2759" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2861  %zext_ln29_47 = zext i13 %select_ln29_184 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_47"/></StgValue>
</operation>

<operation id="2760" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2862  %conv_out_V_load_185 = load i14* %conv_out_V_addr_185, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_185"/></StgValue>
</operation>

<operation id="2761" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2863  %icmp_ln1494_185 = icmp sgt i14 %conv_out_V_load_185, %zext_ln29_47

]]></Node>
<StgValue><ssdm name="icmp_ln1494_185"/></StgValue>
</operation>

<operation id="2762" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2864  %select_ln29_185 = select i1 %icmp_ln1494_185, i14 %conv_out_V_load_185, i14 %zext_ln29_47

]]></Node>
<StgValue><ssdm name="select_ln29_185"/></StgValue>
</operation>

<operation id="2763" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2865  %conv_out_V_load_186 = load i14* %conv_out_V_addr_186, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_186"/></StgValue>
</operation>

<operation id="2764" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2868  %conv_out_V_load_187 = load i14* %conv_out_V_addr_187, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_187"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2765" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:562  %add_ln1494_116 = add i11 -1010, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_116"/></StgValue>
</operation>

<operation id="2766" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:563  %zext_ln1494_152 = zext i11 %add_ln1494_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_152"/></StgValue>
</operation>

<operation id="2767" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:564  %conv_out_V_addr_189 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_152

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_189"/></StgValue>
</operation>

<operation id="2768" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:565  %add_ln1494_117 = add i11 -860, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_117"/></StgValue>
</operation>

<operation id="2769" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:566  %zext_ln1494_153 = zext i11 %add_ln1494_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_153"/></StgValue>
</operation>

<operation id="2770" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:567  %conv_out_V_addr_190 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_153

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_190"/></StgValue>
</operation>

<operation id="2771" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2044  %max_pool_out_V_addr_46 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_42

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_46"/></StgValue>
</operation>

<operation id="2772" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2865  %conv_out_V_load_186 = load i14* %conv_out_V_addr_186, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_186"/></StgValue>
</operation>

<operation id="2773" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2866  %icmp_ln1494_186 = icmp sgt i14 %conv_out_V_load_186, %select_ln29_185

]]></Node>
<StgValue><ssdm name="icmp_ln1494_186"/></StgValue>
</operation>

<operation id="2774" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2867  %select_ln29_186 = select i1 %icmp_ln1494_186, i14 %conv_out_V_load_186, i14 %select_ln29_185

]]></Node>
<StgValue><ssdm name="select_ln29_186"/></StgValue>
</operation>

<operation id="2775" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2868  %conv_out_V_load_187 = load i14* %conv_out_V_addr_187, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_187"/></StgValue>
</operation>

<operation id="2776" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2869  %icmp_ln1494_187 = icmp sgt i14 %conv_out_V_load_187, %select_ln29_186

]]></Node>
<StgValue><ssdm name="icmp_ln1494_187"/></StgValue>
</operation>

<operation id="2777" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2870  %select_ln29_187 = select i1 %icmp_ln1494_187, i14 %conv_out_V_load_187, i14 %select_ln29_186

]]></Node>
<StgValue><ssdm name="select_ln29_187"/></StgValue>
</operation>

<operation id="2778" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2871  store i14 %select_ln29_187, i14* %max_pool_out_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2779" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2877  %conv_out_V_load_189 = load i14* %conv_out_V_addr_189, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_189"/></StgValue>
</operation>

<operation id="2780" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2880  %conv_out_V_load_190 = load i14* %conv_out_V_addr_190, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_190"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2781" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:568  %add_ln1494_118 = add i11 -854, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_118"/></StgValue>
</operation>

<operation id="2782" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:569  %zext_ln1494_154 = zext i11 %add_ln1494_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_154"/></StgValue>
</operation>

<operation id="2783" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:570  %conv_out_V_addr_191 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_154

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_191"/></StgValue>
</operation>

<operation id="2784" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:574  %add_ln1494_120 = add i11 -998, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_120"/></StgValue>
</operation>

<operation id="2785" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:575  %zext_ln1494_156 = zext i11 %add_ln1494_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_156"/></StgValue>
</operation>

<operation id="2786" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:576  %conv_out_V_addr_193 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_156

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_193"/></StgValue>
</operation>

<operation id="2787" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2876  %zext_ln29_48 = zext i13 %select_ln29_188 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_48"/></StgValue>
</operation>

<operation id="2788" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2877  %conv_out_V_load_189 = load i14* %conv_out_V_addr_189, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_189"/></StgValue>
</operation>

<operation id="2789" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2878  %icmp_ln1494_189 = icmp sgt i14 %conv_out_V_load_189, %zext_ln29_48

]]></Node>
<StgValue><ssdm name="icmp_ln1494_189"/></StgValue>
</operation>

<operation id="2790" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2879  %select_ln29_189 = select i1 %icmp_ln1494_189, i14 %conv_out_V_load_189, i14 %zext_ln29_48

]]></Node>
<StgValue><ssdm name="select_ln29_189"/></StgValue>
</operation>

<operation id="2791" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2880  %conv_out_V_load_190 = load i14* %conv_out_V_addr_190, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_190"/></StgValue>
</operation>

<operation id="2792" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2881  %icmp_ln1494_190 = icmp sgt i14 %conv_out_V_load_190, %select_ln29_189

]]></Node>
<StgValue><ssdm name="icmp_ln1494_190"/></StgValue>
</operation>

<operation id="2793" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2882  %select_ln29_190 = select i1 %icmp_ln1494_190, i14 %conv_out_V_load_190, i14 %select_ln29_189

]]></Node>
<StgValue><ssdm name="select_ln29_190"/></StgValue>
</operation>

<operation id="2794" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2883  %conv_out_V_load_191 = load i14* %conv_out_V_addr_191, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_191"/></StgValue>
</operation>

<operation id="2795" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2892  %conv_out_V_load_193 = load i14* %conv_out_V_addr_193, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_193"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2796" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:577  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 150, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2797" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:578  %conv_out_V_addr_194 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_194"/></StgValue>
</operation>

<operation id="2798" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:579  %add_ln1494_121 = add i11 -842, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_121"/></StgValue>
</operation>

<operation id="2799" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:580  %zext_ln1494_157 = zext i11 %add_ln1494_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_157"/></StgValue>
</operation>

<operation id="2800" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:581  %conv_out_V_addr_195 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_157

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_195"/></StgValue>
</operation>

<operation id="2801" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2045  %max_pool_out_V_addr_47 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_43

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_47"/></StgValue>
</operation>

<operation id="2802" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2883  %conv_out_V_load_191 = load i14* %conv_out_V_addr_191, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_191"/></StgValue>
</operation>

<operation id="2803" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2884  %icmp_ln1494_191 = icmp sgt i14 %conv_out_V_load_191, %select_ln29_190

]]></Node>
<StgValue><ssdm name="icmp_ln1494_191"/></StgValue>
</operation>

<operation id="2804" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2885  %select_ln29_191 = select i1 %icmp_ln1494_191, i14 %conv_out_V_load_191, i14 %select_ln29_190

]]></Node>
<StgValue><ssdm name="select_ln29_191"/></StgValue>
</operation>

<operation id="2805" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2886  store i14 %select_ln29_191, i14* %max_pool_out_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2806" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2891  %zext_ln29_49 = zext i13 %select_ln29_192 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_49"/></StgValue>
</operation>

<operation id="2807" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2892  %conv_out_V_load_193 = load i14* %conv_out_V_addr_193, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_193"/></StgValue>
</operation>

<operation id="2808" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2893  %icmp_ln1494_193 = icmp sgt i14 %conv_out_V_load_193, %zext_ln29_49

]]></Node>
<StgValue><ssdm name="icmp_ln1494_193"/></StgValue>
</operation>

<operation id="2809" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2894  %select_ln29_193 = select i1 %icmp_ln1494_193, i14 %conv_out_V_load_193, i14 %zext_ln29_49

]]></Node>
<StgValue><ssdm name="select_ln29_193"/></StgValue>
</operation>

<operation id="2810" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2895  %conv_out_V_load_194 = load i14* %conv_out_V_addr_194, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_194"/></StgValue>
</operation>

<operation id="2811" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2898  %conv_out_V_load_195 = load i14* %conv_out_V_addr_195, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_195"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2812" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:584  %add_ln1494_122 = add i11 -986, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_122"/></StgValue>
</operation>

<operation id="2813" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:585  %zext_ln1494_158 = zext i11 %add_ln1494_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_158"/></StgValue>
</operation>

<operation id="2814" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:586  %conv_out_V_addr_197 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_158

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_197"/></StgValue>
</operation>

<operation id="2815" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:587  %add_ln1494_123 = add i11 -836, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_123"/></StgValue>
</operation>

<operation id="2816" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:588  %zext_ln1494_159 = zext i11 %add_ln1494_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_159"/></StgValue>
</operation>

<operation id="2817" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:589  %conv_out_V_addr_198 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_159

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_198"/></StgValue>
</operation>

<operation id="2818" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2046  %max_pool_out_V_addr_48 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_48"/></StgValue>
</operation>

<operation id="2819" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2895  %conv_out_V_load_194 = load i14* %conv_out_V_addr_194, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_194"/></StgValue>
</operation>

<operation id="2820" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2896  %icmp_ln1494_194 = icmp sgt i14 %conv_out_V_load_194, %select_ln29_193

]]></Node>
<StgValue><ssdm name="icmp_ln1494_194"/></StgValue>
</operation>

<operation id="2821" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2897  %select_ln29_194 = select i1 %icmp_ln1494_194, i14 %conv_out_V_load_194, i14 %select_ln29_193

]]></Node>
<StgValue><ssdm name="select_ln29_194"/></StgValue>
</operation>

<operation id="2822" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2898  %conv_out_V_load_195 = load i14* %conv_out_V_addr_195, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_195"/></StgValue>
</operation>

<operation id="2823" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2899  %icmp_ln1494_195 = icmp sgt i14 %conv_out_V_load_195, %select_ln29_194

]]></Node>
<StgValue><ssdm name="icmp_ln1494_195"/></StgValue>
</operation>

<operation id="2824" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2900  %select_ln29_195 = select i1 %icmp_ln1494_195, i14 %conv_out_V_load_195, i14 %select_ln29_194

]]></Node>
<StgValue><ssdm name="select_ln29_195"/></StgValue>
</operation>

<operation id="2825" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2901  store i14 %select_ln29_195, i14* %max_pool_out_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2826" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2907  %conv_out_V_load_197 = load i14* %conv_out_V_addr_197, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_197"/></StgValue>
</operation>

<operation id="2827" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2910  %conv_out_V_load_198 = load i14* %conv_out_V_addr_198, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_198"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2828" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:590  %add_ln1494_124 = add i11 -830, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_124"/></StgValue>
</operation>

<operation id="2829" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:591  %zext_ln1494_160 = zext i11 %add_ln1494_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_160"/></StgValue>
</operation>

<operation id="2830" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:592  %conv_out_V_addr_199 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_160

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_199"/></StgValue>
</operation>

<operation id="2831" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:596  %add_ln1494_126 = add i11 -974, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_126"/></StgValue>
</operation>

<operation id="2832" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:597  %zext_ln1494_162 = zext i11 %add_ln1494_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_162"/></StgValue>
</operation>

<operation id="2833" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:598  %conv_out_V_addr_201 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_162

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_201"/></StgValue>
</operation>

<operation id="2834" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2906  %zext_ln29_50 = zext i13 %select_ln29_196 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_50"/></StgValue>
</operation>

<operation id="2835" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2907  %conv_out_V_load_197 = load i14* %conv_out_V_addr_197, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_197"/></StgValue>
</operation>

<operation id="2836" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2908  %icmp_ln1494_197 = icmp sgt i14 %conv_out_V_load_197, %zext_ln29_50

]]></Node>
<StgValue><ssdm name="icmp_ln1494_197"/></StgValue>
</operation>

<operation id="2837" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2909  %select_ln29_197 = select i1 %icmp_ln1494_197, i14 %conv_out_V_load_197, i14 %zext_ln29_50

]]></Node>
<StgValue><ssdm name="select_ln29_197"/></StgValue>
</operation>

<operation id="2838" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2910  %conv_out_V_load_198 = load i14* %conv_out_V_addr_198, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_198"/></StgValue>
</operation>

<operation id="2839" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2911  %icmp_ln1494_198 = icmp sgt i14 %conv_out_V_load_198, %select_ln29_197

]]></Node>
<StgValue><ssdm name="icmp_ln1494_198"/></StgValue>
</operation>

<operation id="2840" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2912  %select_ln29_198 = select i1 %icmp_ln1494_198, i14 %conv_out_V_load_198, i14 %select_ln29_197

]]></Node>
<StgValue><ssdm name="select_ln29_198"/></StgValue>
</operation>

<operation id="2841" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2913  %conv_out_V_load_199 = load i14* %conv_out_V_addr_199, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_199"/></StgValue>
</operation>

<operation id="2842" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2922  %conv_out_V_load_201 = load i14* %conv_out_V_addr_201, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_201"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2843" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:599  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 153, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2844" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:600  %conv_out_V_addr_202 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_202"/></StgValue>
</operation>

<operation id="2845" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:601  %add_ln1494_127 = add i11 -818, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_127"/></StgValue>
</operation>

<operation id="2846" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:602  %zext_ln1494_163 = zext i11 %add_ln1494_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_163"/></StgValue>
</operation>

<operation id="2847" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:603  %conv_out_V_addr_203 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_163

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_203"/></StgValue>
</operation>

<operation id="2848" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2047  %max_pool_out_V_addr_49 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_46

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_49"/></StgValue>
</operation>

<operation id="2849" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2913  %conv_out_V_load_199 = load i14* %conv_out_V_addr_199, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_199"/></StgValue>
</operation>

<operation id="2850" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2914  %icmp_ln1494_199 = icmp sgt i14 %conv_out_V_load_199, %select_ln29_198

]]></Node>
<StgValue><ssdm name="icmp_ln1494_199"/></StgValue>
</operation>

<operation id="2851" st_id="162" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2915  %select_ln29_199 = select i1 %icmp_ln1494_199, i14 %conv_out_V_load_199, i14 %select_ln29_198

]]></Node>
<StgValue><ssdm name="select_ln29_199"/></StgValue>
</operation>

<operation id="2852" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2916  store i14 %select_ln29_199, i14* %max_pool_out_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2853" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2921  %zext_ln29_51 = zext i13 %select_ln29_200 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_51"/></StgValue>
</operation>

<operation id="2854" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2922  %conv_out_V_load_201 = load i14* %conv_out_V_addr_201, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_201"/></StgValue>
</operation>

<operation id="2855" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2923  %icmp_ln1494_201 = icmp sgt i14 %conv_out_V_load_201, %zext_ln29_51

]]></Node>
<StgValue><ssdm name="icmp_ln1494_201"/></StgValue>
</operation>

<operation id="2856" st_id="162" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2924  %select_ln29_201 = select i1 %icmp_ln1494_201, i14 %conv_out_V_load_201, i14 %zext_ln29_51

]]></Node>
<StgValue><ssdm name="select_ln29_201"/></StgValue>
</operation>

<operation id="2857" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2925  %conv_out_V_load_202 = load i14* %conv_out_V_addr_202, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_202"/></StgValue>
</operation>

<operation id="2858" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2928  %conv_out_V_load_203 = load i14* %conv_out_V_addr_203, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_203"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2859" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:606  %add_ln1494_128 = add i11 -962, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_128"/></StgValue>
</operation>

<operation id="2860" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:607  %zext_ln1494_164 = zext i11 %add_ln1494_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_164"/></StgValue>
</operation>

<operation id="2861" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:608  %conv_out_V_addr_205 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_164

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_205"/></StgValue>
</operation>

<operation id="2862" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:609  %add_ln1494_129 = add i11 -812, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_129"/></StgValue>
</operation>

<operation id="2863" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:610  %zext_ln1494_165 = zext i11 %add_ln1494_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_165"/></StgValue>
</operation>

<operation id="2864" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:611  %conv_out_V_addr_206 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_165

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_206"/></StgValue>
</operation>

<operation id="2865" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2048  %max_pool_out_V_addr_50 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_48

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_50"/></StgValue>
</operation>

<operation id="2866" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2925  %conv_out_V_load_202 = load i14* %conv_out_V_addr_202, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_202"/></StgValue>
</operation>

<operation id="2867" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2926  %icmp_ln1494_202 = icmp sgt i14 %conv_out_V_load_202, %select_ln29_201

]]></Node>
<StgValue><ssdm name="icmp_ln1494_202"/></StgValue>
</operation>

<operation id="2868" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2927  %select_ln29_202 = select i1 %icmp_ln1494_202, i14 %conv_out_V_load_202, i14 %select_ln29_201

]]></Node>
<StgValue><ssdm name="select_ln29_202"/></StgValue>
</operation>

<operation id="2869" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2928  %conv_out_V_load_203 = load i14* %conv_out_V_addr_203, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_203"/></StgValue>
</operation>

<operation id="2870" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2929  %icmp_ln1494_203 = icmp sgt i14 %conv_out_V_load_203, %select_ln29_202

]]></Node>
<StgValue><ssdm name="icmp_ln1494_203"/></StgValue>
</operation>

<operation id="2871" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2930  %select_ln29_203 = select i1 %icmp_ln1494_203, i14 %conv_out_V_load_203, i14 %select_ln29_202

]]></Node>
<StgValue><ssdm name="select_ln29_203"/></StgValue>
</operation>

<operation id="2872" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2931  store i14 %select_ln29_203, i14* %max_pool_out_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2873" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2937  %conv_out_V_load_205 = load i14* %conv_out_V_addr_205, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_205"/></StgValue>
</operation>

<operation id="2874" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2940  %conv_out_V_load_206 = load i14* %conv_out_V_addr_206, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_206"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2875" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:612  %add_ln1494_130 = add i11 -806, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_130"/></StgValue>
</operation>

<operation id="2876" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:613  %zext_ln1494_166 = zext i11 %add_ln1494_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_166"/></StgValue>
</operation>

<operation id="2877" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:614  %conv_out_V_addr_207 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_166

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_207"/></StgValue>
</operation>

<operation id="2878" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:617  %add_ln1494_131 = add i11 -794, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_131"/></StgValue>
</operation>

<operation id="2879" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:618  %zext_ln1494_167 = zext i11 %add_ln1494_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_167"/></StgValue>
</operation>

<operation id="2880" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:619  %conv_out_V_addr_209 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_167

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_209"/></StgValue>
</operation>

<operation id="2881" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2936  %zext_ln29_52 = zext i13 %select_ln29_204 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_52"/></StgValue>
</operation>

<operation id="2882" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2937  %conv_out_V_load_205 = load i14* %conv_out_V_addr_205, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_205"/></StgValue>
</operation>

<operation id="2883" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2938  %icmp_ln1494_205 = icmp sgt i14 %conv_out_V_load_205, %zext_ln29_52

]]></Node>
<StgValue><ssdm name="icmp_ln1494_205"/></StgValue>
</operation>

<operation id="2884" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2939  %select_ln29_205 = select i1 %icmp_ln1494_205, i14 %conv_out_V_load_205, i14 %zext_ln29_52

]]></Node>
<StgValue><ssdm name="select_ln29_205"/></StgValue>
</operation>

<operation id="2885" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2940  %conv_out_V_load_206 = load i14* %conv_out_V_addr_206, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_206"/></StgValue>
</operation>

<operation id="2886" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2941  %icmp_ln1494_206 = icmp sgt i14 %conv_out_V_load_206, %select_ln29_205

]]></Node>
<StgValue><ssdm name="icmp_ln1494_206"/></StgValue>
</operation>

<operation id="2887" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2942  %select_ln29_206 = select i1 %icmp_ln1494_206, i14 %conv_out_V_load_206, i14 %select_ln29_205

]]></Node>
<StgValue><ssdm name="select_ln29_206"/></StgValue>
</operation>

<operation id="2888" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2943  %conv_out_V_load_207 = load i14* %conv_out_V_addr_207, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_207"/></StgValue>
</operation>

<operation id="2889" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2952  %conv_out_V_load_209 = load i14* %conv_out_V_addr_209, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_209"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2890" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:620  %add_ln1494_132 = add i11 -644, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_132"/></StgValue>
</operation>

<operation id="2891" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:621  %zext_ln1494_168 = zext i11 %add_ln1494_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_168"/></StgValue>
</operation>

<operation id="2892" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:622  %conv_out_V_addr_210 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_168

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_210"/></StgValue>
</operation>

<operation id="2893" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:623  %add_ln1494_133 = add i11 -638, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_133"/></StgValue>
</operation>

<operation id="2894" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:624  %zext_ln1494_169 = zext i11 %add_ln1494_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_169"/></StgValue>
</operation>

<operation id="2895" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:625  %conv_out_V_addr_211 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_169

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_211"/></StgValue>
</operation>

<operation id="2896" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2049  %max_pool_out_V_addr_51 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_49

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_51"/></StgValue>
</operation>

<operation id="2897" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2943  %conv_out_V_load_207 = load i14* %conv_out_V_addr_207, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_207"/></StgValue>
</operation>

<operation id="2898" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2944  %icmp_ln1494_207 = icmp sgt i14 %conv_out_V_load_207, %select_ln29_206

]]></Node>
<StgValue><ssdm name="icmp_ln1494_207"/></StgValue>
</operation>

<operation id="2899" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2945  %select_ln29_207 = select i1 %icmp_ln1494_207, i14 %conv_out_V_load_207, i14 %select_ln29_206

]]></Node>
<StgValue><ssdm name="select_ln29_207"/></StgValue>
</operation>

<operation id="2900" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2946  store i14 %select_ln29_207, i14* %max_pool_out_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2901" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2951  %zext_ln29_53 = zext i13 %select_ln29_208 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_53"/></StgValue>
</operation>

<operation id="2902" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2952  %conv_out_V_load_209 = load i14* %conv_out_V_addr_209, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_209"/></StgValue>
</operation>

<operation id="2903" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2953  %icmp_ln1494_209 = icmp sgt i14 %conv_out_V_load_209, %zext_ln29_53

]]></Node>
<StgValue><ssdm name="icmp_ln1494_209"/></StgValue>
</operation>

<operation id="2904" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2954  %select_ln29_209 = select i1 %icmp_ln1494_209, i14 %conv_out_V_load_209, i14 %zext_ln29_53

]]></Node>
<StgValue><ssdm name="select_ln29_209"/></StgValue>
</operation>

<operation id="2905" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2955  %conv_out_V_load_210 = load i14* %conv_out_V_addr_210, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_210"/></StgValue>
</operation>

<operation id="2906" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2958  %conv_out_V_load_211 = load i14* %conv_out_V_addr_211, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_211"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2907" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:629  %add_ln1494_135 = add i11 -782, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_135"/></StgValue>
</operation>

<operation id="2908" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:630  %zext_ln1494_171 = zext i11 %add_ln1494_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_171"/></StgValue>
</operation>

<operation id="2909" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:631  %conv_out_V_addr_213 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_171

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_213"/></StgValue>
</operation>

<operation id="2910" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:632  %tmp_52 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 177, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2911" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:633  %conv_out_V_addr_214 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_214"/></StgValue>
</operation>

<operation id="2912" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2050  %max_pool_out_V_addr_52 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_52"/></StgValue>
</operation>

<operation id="2913" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2955  %conv_out_V_load_210 = load i14* %conv_out_V_addr_210, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_210"/></StgValue>
</operation>

<operation id="2914" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2956  %icmp_ln1494_210 = icmp sgt i14 %conv_out_V_load_210, %select_ln29_209

]]></Node>
<StgValue><ssdm name="icmp_ln1494_210"/></StgValue>
</operation>

<operation id="2915" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2957  %select_ln29_210 = select i1 %icmp_ln1494_210, i14 %conv_out_V_load_210, i14 %select_ln29_209

]]></Node>
<StgValue><ssdm name="select_ln29_210"/></StgValue>
</operation>

<operation id="2916" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2958  %conv_out_V_load_211 = load i14* %conv_out_V_addr_211, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_211"/></StgValue>
</operation>

<operation id="2917" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2959  %icmp_ln1494_211 = icmp sgt i14 %conv_out_V_load_211, %select_ln29_210

]]></Node>
<StgValue><ssdm name="icmp_ln1494_211"/></StgValue>
</operation>

<operation id="2918" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2960  %select_ln29_211 = select i1 %icmp_ln1494_211, i14 %conv_out_V_load_211, i14 %select_ln29_210

]]></Node>
<StgValue><ssdm name="select_ln29_211"/></StgValue>
</operation>

<operation id="2919" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2961  store i14 %select_ln29_211, i14* %max_pool_out_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2920" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2967  %conv_out_V_load_213 = load i14* %conv_out_V_addr_213, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_213"/></StgValue>
</operation>

<operation id="2921" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2970  %conv_out_V_load_214 = load i14* %conv_out_V_addr_214, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_214"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2922" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:634  %add_ln1494_136 = add i11 -626, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_136"/></StgValue>
</operation>

<operation id="2923" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:635  %zext_ln1494_172 = zext i11 %add_ln1494_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_172"/></StgValue>
</operation>

<operation id="2924" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:636  %conv_out_V_addr_215 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_172

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_215"/></StgValue>
</operation>

<operation id="2925" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:639  %add_ln1494_137 = add i11 -770, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_137"/></StgValue>
</operation>

<operation id="2926" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:640  %zext_ln1494_173 = zext i11 %add_ln1494_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_173"/></StgValue>
</operation>

<operation id="2927" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:641  %conv_out_V_addr_217 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_173

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_217"/></StgValue>
</operation>

<operation id="2928" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2966  %zext_ln29_54 = zext i13 %select_ln29_212 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_54"/></StgValue>
</operation>

<operation id="2929" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2967  %conv_out_V_load_213 = load i14* %conv_out_V_addr_213, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_213"/></StgValue>
</operation>

<operation id="2930" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2968  %icmp_ln1494_213 = icmp sgt i14 %conv_out_V_load_213, %zext_ln29_54

]]></Node>
<StgValue><ssdm name="icmp_ln1494_213"/></StgValue>
</operation>

<operation id="2931" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2969  %select_ln29_213 = select i1 %icmp_ln1494_213, i14 %conv_out_V_load_213, i14 %zext_ln29_54

]]></Node>
<StgValue><ssdm name="select_ln29_213"/></StgValue>
</operation>

<operation id="2932" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2970  %conv_out_V_load_214 = load i14* %conv_out_V_addr_214, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_214"/></StgValue>
</operation>

<operation id="2933" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2971  %icmp_ln1494_214 = icmp sgt i14 %conv_out_V_load_214, %select_ln29_213

]]></Node>
<StgValue><ssdm name="icmp_ln1494_214"/></StgValue>
</operation>

<operation id="2934" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2972  %select_ln29_214 = select i1 %icmp_ln1494_214, i14 %conv_out_V_load_214, i14 %select_ln29_213

]]></Node>
<StgValue><ssdm name="select_ln29_214"/></StgValue>
</operation>

<operation id="2935" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2973  %conv_out_V_load_215 = load i14* %conv_out_V_addr_215, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_215"/></StgValue>
</operation>

<operation id="2936" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2982  %conv_out_V_load_217 = load i14* %conv_out_V_addr_217, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_217"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2937" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:642  %add_ln1494_138 = add i11 -620, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_138"/></StgValue>
</operation>

<operation id="2938" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:643  %zext_ln1494_174 = zext i11 %add_ln1494_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_174"/></StgValue>
</operation>

<operation id="2939" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:644  %conv_out_V_addr_218 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_174

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_218"/></StgValue>
</operation>

<operation id="2940" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:645  %add_ln1494_139 = add i11 -614, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_139"/></StgValue>
</operation>

<operation id="2941" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:646  %zext_ln1494_175 = zext i11 %add_ln1494_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_175"/></StgValue>
</operation>

<operation id="2942" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:647  %conv_out_V_addr_219 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_175

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_219"/></StgValue>
</operation>

<operation id="2943" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2051  %max_pool_out_V_addr_53 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_50

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_53"/></StgValue>
</operation>

<operation id="2944" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2973  %conv_out_V_load_215 = load i14* %conv_out_V_addr_215, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_215"/></StgValue>
</operation>

<operation id="2945" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2974  %icmp_ln1494_215 = icmp sgt i14 %conv_out_V_load_215, %select_ln29_214

]]></Node>
<StgValue><ssdm name="icmp_ln1494_215"/></StgValue>
</operation>

<operation id="2946" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2975  %select_ln29_215 = select i1 %icmp_ln1494_215, i14 %conv_out_V_load_215, i14 %select_ln29_214

]]></Node>
<StgValue><ssdm name="select_ln29_215"/></StgValue>
</operation>

<operation id="2947" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2976  store i14 %select_ln29_215, i14* %max_pool_out_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2948" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2981  %zext_ln29_55 = zext i13 %select_ln29_216 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_55"/></StgValue>
</operation>

<operation id="2949" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2982  %conv_out_V_load_217 = load i14* %conv_out_V_addr_217, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_217"/></StgValue>
</operation>

<operation id="2950" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2983  %icmp_ln1494_217 = icmp sgt i14 %conv_out_V_load_217, %zext_ln29_55

]]></Node>
<StgValue><ssdm name="icmp_ln1494_217"/></StgValue>
</operation>

<operation id="2951" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2984  %select_ln29_217 = select i1 %icmp_ln1494_217, i14 %conv_out_V_load_217, i14 %zext_ln29_55

]]></Node>
<StgValue><ssdm name="select_ln29_217"/></StgValue>
</operation>

<operation id="2952" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2985  %conv_out_V_load_218 = load i14* %conv_out_V_addr_218, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_218"/></StgValue>
</operation>

<operation id="2953" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2988  %conv_out_V_load_219 = load i14* %conv_out_V_addr_219, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_219"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2954" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:651  %add_ln1494_141 = add i11 -758, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_141"/></StgValue>
</operation>

<operation id="2955" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:652  %zext_ln1494_177 = zext i11 %add_ln1494_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_177"/></StgValue>
</operation>

<operation id="2956" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:653  %conv_out_V_addr_221 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_177

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_221"/></StgValue>
</operation>

<operation id="2957" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:654  %tmp_54 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 180, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2958" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:655  %conv_out_V_addr_222 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_222"/></StgValue>
</operation>

<operation id="2959" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2052  %max_pool_out_V_addr_54 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_53

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_54"/></StgValue>
</operation>

<operation id="2960" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2985  %conv_out_V_load_218 = load i14* %conv_out_V_addr_218, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_218"/></StgValue>
</operation>

<operation id="2961" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2986  %icmp_ln1494_218 = icmp sgt i14 %conv_out_V_load_218, %select_ln29_217

]]></Node>
<StgValue><ssdm name="icmp_ln1494_218"/></StgValue>
</operation>

<operation id="2962" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2987  %select_ln29_218 = select i1 %icmp_ln1494_218, i14 %conv_out_V_load_218, i14 %select_ln29_217

]]></Node>
<StgValue><ssdm name="select_ln29_218"/></StgValue>
</operation>

<operation id="2963" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2988  %conv_out_V_load_219 = load i14* %conv_out_V_addr_219, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_219"/></StgValue>
</operation>

<operation id="2964" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2989  %icmp_ln1494_219 = icmp sgt i14 %conv_out_V_load_219, %select_ln29_218

]]></Node>
<StgValue><ssdm name="icmp_ln1494_219"/></StgValue>
</operation>

<operation id="2965" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2990  %select_ln29_219 = select i1 %icmp_ln1494_219, i14 %conv_out_V_load_219, i14 %select_ln29_218

]]></Node>
<StgValue><ssdm name="select_ln29_219"/></StgValue>
</operation>

<operation id="2966" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:2991  store i14 %select_ln29_219, i14* %max_pool_out_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2967" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2997  %conv_out_V_load_221 = load i14* %conv_out_V_addr_221, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_221"/></StgValue>
</operation>

<operation id="2968" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3000  %conv_out_V_load_222 = load i14* %conv_out_V_addr_222, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_222"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2969" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:656  %add_ln1494_142 = add i11 -602, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_142"/></StgValue>
</operation>

<operation id="2970" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:657  %zext_ln1494_178 = zext i11 %add_ln1494_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_178"/></StgValue>
</operation>

<operation id="2971" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:658  %conv_out_V_addr_223 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_178

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_223"/></StgValue>
</operation>

<operation id="2972" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:661  %add_ln1494_143 = add i11 -746, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_143"/></StgValue>
</operation>

<operation id="2973" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:662  %zext_ln1494_179 = zext i11 %add_ln1494_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_179"/></StgValue>
</operation>

<operation id="2974" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:663  %conv_out_V_addr_225 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_179

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_225"/></StgValue>
</operation>

<operation id="2975" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:2996  %zext_ln29_56 = zext i13 %select_ln29_220 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_56"/></StgValue>
</operation>

<operation id="2976" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:2997  %conv_out_V_load_221 = load i14* %conv_out_V_addr_221, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_221"/></StgValue>
</operation>

<operation id="2977" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:2998  %icmp_ln1494_221 = icmp sgt i14 %conv_out_V_load_221, %zext_ln29_56

]]></Node>
<StgValue><ssdm name="icmp_ln1494_221"/></StgValue>
</operation>

<operation id="2978" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:2999  %select_ln29_221 = select i1 %icmp_ln1494_221, i14 %conv_out_V_load_221, i14 %zext_ln29_56

]]></Node>
<StgValue><ssdm name="select_ln29_221"/></StgValue>
</operation>

<operation id="2979" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3000  %conv_out_V_load_222 = load i14* %conv_out_V_addr_222, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_222"/></StgValue>
</operation>

<operation id="2980" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3001  %icmp_ln1494_222 = icmp sgt i14 %conv_out_V_load_222, %select_ln29_221

]]></Node>
<StgValue><ssdm name="icmp_ln1494_222"/></StgValue>
</operation>

<operation id="2981" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3002  %select_ln29_222 = select i1 %icmp_ln1494_222, i14 %conv_out_V_load_222, i14 %select_ln29_221

]]></Node>
<StgValue><ssdm name="select_ln29_222"/></StgValue>
</operation>

<operation id="2982" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3003  %conv_out_V_load_223 = load i14* %conv_out_V_addr_223, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_223"/></StgValue>
</operation>

<operation id="2983" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3012  %conv_out_V_load_225 = load i14* %conv_out_V_addr_225, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_225"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2984" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:664  %add_ln1494_144 = add i11 -596, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_144"/></StgValue>
</operation>

<operation id="2985" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:665  %zext_ln1494_180 = zext i11 %add_ln1494_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_180"/></StgValue>
</operation>

<operation id="2986" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:666  %conv_out_V_addr_226 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_180

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_226"/></StgValue>
</operation>

<operation id="2987" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:667  %add_ln1494_145 = add i11 -590, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_145"/></StgValue>
</operation>

<operation id="2988" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:668  %zext_ln1494_181 = zext i11 %add_ln1494_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_181"/></StgValue>
</operation>

<operation id="2989" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:669  %conv_out_V_addr_227 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_181

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_227"/></StgValue>
</operation>

<operation id="2990" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2053  %max_pool_out_V_addr_55 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_54

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_55"/></StgValue>
</operation>

<operation id="2991" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3003  %conv_out_V_load_223 = load i14* %conv_out_V_addr_223, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_223"/></StgValue>
</operation>

<operation id="2992" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3004  %icmp_ln1494_223 = icmp sgt i14 %conv_out_V_load_223, %select_ln29_222

]]></Node>
<StgValue><ssdm name="icmp_ln1494_223"/></StgValue>
</operation>

<operation id="2993" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3005  %select_ln29_223 = select i1 %icmp_ln1494_223, i14 %conv_out_V_load_223, i14 %select_ln29_222

]]></Node>
<StgValue><ssdm name="select_ln29_223"/></StgValue>
</operation>

<operation id="2994" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3006  store i14 %select_ln29_223, i14* %max_pool_out_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="2995" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3011  %zext_ln29_57 = zext i13 %select_ln29_224 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_57"/></StgValue>
</operation>

<operation id="2996" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3012  %conv_out_V_load_225 = load i14* %conv_out_V_addr_225, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_225"/></StgValue>
</operation>

<operation id="2997" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3013  %icmp_ln1494_225 = icmp sgt i14 %conv_out_V_load_225, %zext_ln29_57

]]></Node>
<StgValue><ssdm name="icmp_ln1494_225"/></StgValue>
</operation>

<operation id="2998" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3014  %select_ln29_225 = select i1 %icmp_ln1494_225, i14 %conv_out_V_load_225, i14 %zext_ln29_57

]]></Node>
<StgValue><ssdm name="select_ln29_225"/></StgValue>
</operation>

<operation id="2999" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3015  %conv_out_V_load_226 = load i14* %conv_out_V_addr_226, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_226"/></StgValue>
</operation>

<operation id="3000" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3018  %conv_out_V_load_227 = load i14* %conv_out_V_addr_227, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_227"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3001" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:673  %add_ln1494_147 = add i11 -734, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_147"/></StgValue>
</operation>

<operation id="3002" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:674  %zext_ln1494_183 = zext i11 %add_ln1494_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_183"/></StgValue>
</operation>

<operation id="3003" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:675  %conv_out_V_addr_229 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_183

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_229"/></StgValue>
</operation>

<operation id="3004" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:676  %tmp_56 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 183, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="3005" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:677  %conv_out_V_addr_230 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_230"/></StgValue>
</operation>

<operation id="3006" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2054  %max_pool_out_V_addr_56 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_56"/></StgValue>
</operation>

<operation id="3007" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3015  %conv_out_V_load_226 = load i14* %conv_out_V_addr_226, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_226"/></StgValue>
</operation>

<operation id="3008" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3016  %icmp_ln1494_226 = icmp sgt i14 %conv_out_V_load_226, %select_ln29_225

]]></Node>
<StgValue><ssdm name="icmp_ln1494_226"/></StgValue>
</operation>

<operation id="3009" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3017  %select_ln29_226 = select i1 %icmp_ln1494_226, i14 %conv_out_V_load_226, i14 %select_ln29_225

]]></Node>
<StgValue><ssdm name="select_ln29_226"/></StgValue>
</operation>

<operation id="3010" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3018  %conv_out_V_load_227 = load i14* %conv_out_V_addr_227, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_227"/></StgValue>
</operation>

<operation id="3011" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3019  %icmp_ln1494_227 = icmp sgt i14 %conv_out_V_load_227, %select_ln29_226

]]></Node>
<StgValue><ssdm name="icmp_ln1494_227"/></StgValue>
</operation>

<operation id="3012" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3020  %select_ln29_227 = select i1 %icmp_ln1494_227, i14 %conv_out_V_load_227, i14 %select_ln29_226

]]></Node>
<StgValue><ssdm name="select_ln29_227"/></StgValue>
</operation>

<operation id="3013" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3021  store i14 %select_ln29_227, i14* %max_pool_out_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3014" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3027  %conv_out_V_load_229 = load i14* %conv_out_V_addr_229, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_229"/></StgValue>
</operation>

<operation id="3015" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3030  %conv_out_V_load_230 = load i14* %conv_out_V_addr_230, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_230"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3016" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:678  %add_ln1494_148 = add i11 -578, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_148"/></StgValue>
</operation>

<operation id="3017" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:679  %zext_ln1494_184 = zext i11 %add_ln1494_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_184"/></StgValue>
</operation>

<operation id="3018" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:680  %conv_out_V_addr_231 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_184

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_231"/></StgValue>
</operation>

<operation id="3019" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:683  %add_ln1494_149 = add i11 -722, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_149"/></StgValue>
</operation>

<operation id="3020" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:684  %zext_ln1494_185 = zext i11 %add_ln1494_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_185"/></StgValue>
</operation>

<operation id="3021" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:685  %conv_out_V_addr_233 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_185

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_233"/></StgValue>
</operation>

<operation id="3022" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3026  %zext_ln29_58 = zext i13 %select_ln29_228 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_58"/></StgValue>
</operation>

<operation id="3023" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3027  %conv_out_V_load_229 = load i14* %conv_out_V_addr_229, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_229"/></StgValue>
</operation>

<operation id="3024" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3028  %icmp_ln1494_229 = icmp sgt i14 %conv_out_V_load_229, %zext_ln29_58

]]></Node>
<StgValue><ssdm name="icmp_ln1494_229"/></StgValue>
</operation>

<operation id="3025" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3029  %select_ln29_229 = select i1 %icmp_ln1494_229, i14 %conv_out_V_load_229, i14 %zext_ln29_58

]]></Node>
<StgValue><ssdm name="select_ln29_229"/></StgValue>
</operation>

<operation id="3026" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3030  %conv_out_V_load_230 = load i14* %conv_out_V_addr_230, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_230"/></StgValue>
</operation>

<operation id="3027" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3031  %icmp_ln1494_230 = icmp sgt i14 %conv_out_V_load_230, %select_ln29_229

]]></Node>
<StgValue><ssdm name="icmp_ln1494_230"/></StgValue>
</operation>

<operation id="3028" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3032  %select_ln29_230 = select i1 %icmp_ln1494_230, i14 %conv_out_V_load_230, i14 %select_ln29_229

]]></Node>
<StgValue><ssdm name="select_ln29_230"/></StgValue>
</operation>

<operation id="3029" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3033  %conv_out_V_load_231 = load i14* %conv_out_V_addr_231, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_231"/></StgValue>
</operation>

<operation id="3030" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3042  %conv_out_V_load_233 = load i14* %conv_out_V_addr_233, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_233"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3031" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:686  %add_ln1494_150 = add i11 -572, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_150"/></StgValue>
</operation>

<operation id="3032" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:687  %zext_ln1494_186 = zext i11 %add_ln1494_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_186"/></StgValue>
</operation>

<operation id="3033" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:688  %conv_out_V_addr_234 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_186

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_234"/></StgValue>
</operation>

<operation id="3034" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:689  %add_ln1494_151 = add i11 -566, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_151"/></StgValue>
</operation>

<operation id="3035" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:690  %zext_ln1494_187 = zext i11 %add_ln1494_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_187"/></StgValue>
</operation>

<operation id="3036" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:691  %conv_out_V_addr_235 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_187

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_235"/></StgValue>
</operation>

<operation id="3037" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2055  %max_pool_out_V_addr_57 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_56

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_57"/></StgValue>
</operation>

<operation id="3038" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3033  %conv_out_V_load_231 = load i14* %conv_out_V_addr_231, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_231"/></StgValue>
</operation>

<operation id="3039" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3034  %icmp_ln1494_231 = icmp sgt i14 %conv_out_V_load_231, %select_ln29_230

]]></Node>
<StgValue><ssdm name="icmp_ln1494_231"/></StgValue>
</operation>

<operation id="3040" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3035  %select_ln29_231 = select i1 %icmp_ln1494_231, i14 %conv_out_V_load_231, i14 %select_ln29_230

]]></Node>
<StgValue><ssdm name="select_ln29_231"/></StgValue>
</operation>

<operation id="3041" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3036  store i14 %select_ln29_231, i14* %max_pool_out_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3042" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3041  %zext_ln29_59 = zext i13 %select_ln29_232 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_59"/></StgValue>
</operation>

<operation id="3043" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3042  %conv_out_V_load_233 = load i14* %conv_out_V_addr_233, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_233"/></StgValue>
</operation>

<operation id="3044" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3043  %icmp_ln1494_233 = icmp sgt i14 %conv_out_V_load_233, %zext_ln29_59

]]></Node>
<StgValue><ssdm name="icmp_ln1494_233"/></StgValue>
</operation>

<operation id="3045" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3044  %select_ln29_233 = select i1 %icmp_ln1494_233, i14 %conv_out_V_load_233, i14 %zext_ln29_59

]]></Node>
<StgValue><ssdm name="select_ln29_233"/></StgValue>
</operation>

<operation id="3046" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3045  %conv_out_V_load_234 = load i14* %conv_out_V_addr_234, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_234"/></StgValue>
</operation>

<operation id="3047" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3048  %conv_out_V_load_235 = load i14* %conv_out_V_addr_235, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_235"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3048" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:695  %add_ln1494_153 = add i11 -710, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_153"/></StgValue>
</operation>

<operation id="3049" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:696  %zext_ln1494_189 = zext i11 %add_ln1494_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_189"/></StgValue>
</operation>

<operation id="3050" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:697  %conv_out_V_addr_237 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_189

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_237"/></StgValue>
</operation>

<operation id="3051" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:698  %tmp_58 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 186, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="3052" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:699  %conv_out_V_addr_238 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_238"/></StgValue>
</operation>

<operation id="3053" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2056  %max_pool_out_V_addr_58 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_59

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_58"/></StgValue>
</operation>

<operation id="3054" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3045  %conv_out_V_load_234 = load i14* %conv_out_V_addr_234, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_234"/></StgValue>
</operation>

<operation id="3055" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3046  %icmp_ln1494_234 = icmp sgt i14 %conv_out_V_load_234, %select_ln29_233

]]></Node>
<StgValue><ssdm name="icmp_ln1494_234"/></StgValue>
</operation>

<operation id="3056" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3047  %select_ln29_234 = select i1 %icmp_ln1494_234, i14 %conv_out_V_load_234, i14 %select_ln29_233

]]></Node>
<StgValue><ssdm name="select_ln29_234"/></StgValue>
</operation>

<operation id="3057" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3048  %conv_out_V_load_235 = load i14* %conv_out_V_addr_235, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_235"/></StgValue>
</operation>

<operation id="3058" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3049  %icmp_ln1494_235 = icmp sgt i14 %conv_out_V_load_235, %select_ln29_234

]]></Node>
<StgValue><ssdm name="icmp_ln1494_235"/></StgValue>
</operation>

<operation id="3059" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3050  %select_ln29_235 = select i1 %icmp_ln1494_235, i14 %conv_out_V_load_235, i14 %select_ln29_234

]]></Node>
<StgValue><ssdm name="select_ln29_235"/></StgValue>
</operation>

<operation id="3060" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3051  store i14 %select_ln29_235, i14* %max_pool_out_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3061" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3057  %conv_out_V_load_237 = load i14* %conv_out_V_addr_237, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_237"/></StgValue>
</operation>

<operation id="3062" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3060  %conv_out_V_load_238 = load i14* %conv_out_V_addr_238, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_238"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3063" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:700  %add_ln1494_154 = add i11 -554, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_154"/></StgValue>
</operation>

<operation id="3064" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:701  %zext_ln1494_190 = zext i11 %add_ln1494_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_190"/></StgValue>
</operation>

<operation id="3065" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:702  %conv_out_V_addr_239 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_190

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_239"/></StgValue>
</operation>

<operation id="3066" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:705  %add_ln1494_155 = add i11 -698, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_155"/></StgValue>
</operation>

<operation id="3067" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:706  %zext_ln1494_191 = zext i11 %add_ln1494_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_191"/></StgValue>
</operation>

<operation id="3068" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:707  %conv_out_V_addr_241 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_191

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_241"/></StgValue>
</operation>

<operation id="3069" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3056  %zext_ln29_60 = zext i13 %select_ln29_236 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_60"/></StgValue>
</operation>

<operation id="3070" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3057  %conv_out_V_load_237 = load i14* %conv_out_V_addr_237, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_237"/></StgValue>
</operation>

<operation id="3071" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3058  %icmp_ln1494_237 = icmp sgt i14 %conv_out_V_load_237, %zext_ln29_60

]]></Node>
<StgValue><ssdm name="icmp_ln1494_237"/></StgValue>
</operation>

<operation id="3072" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3059  %select_ln29_237 = select i1 %icmp_ln1494_237, i14 %conv_out_V_load_237, i14 %zext_ln29_60

]]></Node>
<StgValue><ssdm name="select_ln29_237"/></StgValue>
</operation>

<operation id="3073" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3060  %conv_out_V_load_238 = load i14* %conv_out_V_addr_238, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_238"/></StgValue>
</operation>

<operation id="3074" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3061  %icmp_ln1494_238 = icmp sgt i14 %conv_out_V_load_238, %select_ln29_237

]]></Node>
<StgValue><ssdm name="icmp_ln1494_238"/></StgValue>
</operation>

<operation id="3075" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3062  %select_ln29_238 = select i1 %icmp_ln1494_238, i14 %conv_out_V_load_238, i14 %select_ln29_237

]]></Node>
<StgValue><ssdm name="select_ln29_238"/></StgValue>
</operation>

<operation id="3076" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3063  %conv_out_V_load_239 = load i14* %conv_out_V_addr_239, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_239"/></StgValue>
</operation>

<operation id="3077" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3072  %conv_out_V_load_241 = load i14* %conv_out_V_addr_241, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_241"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3078" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:708  %add_ln1494_156 = add i11 -548, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_156"/></StgValue>
</operation>

<operation id="3079" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:709  %zext_ln1494_192 = zext i11 %add_ln1494_156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_192"/></StgValue>
</operation>

<operation id="3080" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:710  %conv_out_V_addr_242 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_192

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_242"/></StgValue>
</operation>

<operation id="3081" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:711  %add_ln1494_157 = add i11 -542, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_157"/></StgValue>
</operation>

<operation id="3082" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:712  %zext_ln1494_193 = zext i11 %add_ln1494_157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_193"/></StgValue>
</operation>

<operation id="3083" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:713  %conv_out_V_addr_243 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_193

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_243"/></StgValue>
</operation>

<operation id="3084" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2057  %max_pool_out_V_addr_59 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_60

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_59"/></StgValue>
</operation>

<operation id="3085" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3063  %conv_out_V_load_239 = load i14* %conv_out_V_addr_239, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_239"/></StgValue>
</operation>

<operation id="3086" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3064  %icmp_ln1494_239 = icmp sgt i14 %conv_out_V_load_239, %select_ln29_238

]]></Node>
<StgValue><ssdm name="icmp_ln1494_239"/></StgValue>
</operation>

<operation id="3087" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3065  %select_ln29_239 = select i1 %icmp_ln1494_239, i14 %conv_out_V_load_239, i14 %select_ln29_238

]]></Node>
<StgValue><ssdm name="select_ln29_239"/></StgValue>
</operation>

<operation id="3088" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3066  store i14 %select_ln29_239, i14* %max_pool_out_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3089" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3071  %zext_ln29_61 = zext i13 %select_ln29_240 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_61"/></StgValue>
</operation>

<operation id="3090" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3072  %conv_out_V_load_241 = load i14* %conv_out_V_addr_241, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_241"/></StgValue>
</operation>

<operation id="3091" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3073  %icmp_ln1494_241 = icmp sgt i14 %conv_out_V_load_241, %zext_ln29_61

]]></Node>
<StgValue><ssdm name="icmp_ln1494_241"/></StgValue>
</operation>

<operation id="3092" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3074  %select_ln29_241 = select i1 %icmp_ln1494_241, i14 %conv_out_V_load_241, i14 %zext_ln29_61

]]></Node>
<StgValue><ssdm name="select_ln29_241"/></StgValue>
</operation>

<operation id="3093" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3075  %conv_out_V_load_242 = load i14* %conv_out_V_addr_242, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_242"/></StgValue>
</operation>

<operation id="3094" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3078  %conv_out_V_load_243 = load i14* %conv_out_V_addr_243, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_243"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3095" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:717  %add_ln1494_159 = add i11 -686, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_159"/></StgValue>
</operation>

<operation id="3096" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:718  %zext_ln1494_195 = zext i11 %add_ln1494_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_195"/></StgValue>
</operation>

<operation id="3097" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:719  %conv_out_V_addr_245 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_195

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_245"/></StgValue>
</operation>

<operation id="3098" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:720  %tmp_60 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 189, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="3099" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:721  %conv_out_V_addr_246 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_246"/></StgValue>
</operation>

<operation id="3100" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2058  %max_pool_out_V_addr_60 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_60"/></StgValue>
</operation>

<operation id="3101" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3075  %conv_out_V_load_242 = load i14* %conv_out_V_addr_242, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_242"/></StgValue>
</operation>

<operation id="3102" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3076  %icmp_ln1494_242 = icmp sgt i14 %conv_out_V_load_242, %select_ln29_241

]]></Node>
<StgValue><ssdm name="icmp_ln1494_242"/></StgValue>
</operation>

<operation id="3103" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3077  %select_ln29_242 = select i1 %icmp_ln1494_242, i14 %conv_out_V_load_242, i14 %select_ln29_241

]]></Node>
<StgValue><ssdm name="select_ln29_242"/></StgValue>
</operation>

<operation id="3104" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3078  %conv_out_V_load_243 = load i14* %conv_out_V_addr_243, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_243"/></StgValue>
</operation>

<operation id="3105" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3079  %icmp_ln1494_243 = icmp sgt i14 %conv_out_V_load_243, %select_ln29_242

]]></Node>
<StgValue><ssdm name="icmp_ln1494_243"/></StgValue>
</operation>

<operation id="3106" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3080  %select_ln29_243 = select i1 %icmp_ln1494_243, i14 %conv_out_V_load_243, i14 %select_ln29_242

]]></Node>
<StgValue><ssdm name="select_ln29_243"/></StgValue>
</operation>

<operation id="3107" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3081  store i14 %select_ln29_243, i14* %max_pool_out_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3108" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3087  %conv_out_V_load_245 = load i14* %conv_out_V_addr_245, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_245"/></StgValue>
</operation>

<operation id="3109" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3090  %conv_out_V_load_246 = load i14* %conv_out_V_addr_246, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_246"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3110" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:722  %add_ln1494_160 = add i11 -530, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_160"/></StgValue>
</operation>

<operation id="3111" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:723  %zext_ln1494_196 = zext i11 %add_ln1494_160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_196"/></StgValue>
</operation>

<operation id="3112" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:724  %conv_out_V_addr_247 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_196

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_247"/></StgValue>
</operation>

<operation id="3113" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:727  %add_ln1494_161 = add i11 -674, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_161"/></StgValue>
</operation>

<operation id="3114" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:728  %zext_ln1494_197 = zext i11 %add_ln1494_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_197"/></StgValue>
</operation>

<operation id="3115" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:729  %conv_out_V_addr_249 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_197

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_249"/></StgValue>
</operation>

<operation id="3116" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3086  %zext_ln29_62 = zext i13 %select_ln29_244 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_62"/></StgValue>
</operation>

<operation id="3117" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3087  %conv_out_V_load_245 = load i14* %conv_out_V_addr_245, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_245"/></StgValue>
</operation>

<operation id="3118" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3088  %icmp_ln1494_245 = icmp sgt i14 %conv_out_V_load_245, %zext_ln29_62

]]></Node>
<StgValue><ssdm name="icmp_ln1494_245"/></StgValue>
</operation>

<operation id="3119" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3089  %select_ln29_245 = select i1 %icmp_ln1494_245, i14 %conv_out_V_load_245, i14 %zext_ln29_62

]]></Node>
<StgValue><ssdm name="select_ln29_245"/></StgValue>
</operation>

<operation id="3120" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3090  %conv_out_V_load_246 = load i14* %conv_out_V_addr_246, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_246"/></StgValue>
</operation>

<operation id="3121" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3091  %icmp_ln1494_246 = icmp sgt i14 %conv_out_V_load_246, %select_ln29_245

]]></Node>
<StgValue><ssdm name="icmp_ln1494_246"/></StgValue>
</operation>

<operation id="3122" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3092  %select_ln29_246 = select i1 %icmp_ln1494_246, i14 %conv_out_V_load_246, i14 %select_ln29_245

]]></Node>
<StgValue><ssdm name="select_ln29_246"/></StgValue>
</operation>

<operation id="3123" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3093  %conv_out_V_load_247 = load i14* %conv_out_V_addr_247, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_247"/></StgValue>
</operation>

<operation id="3124" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3102  %conv_out_V_load_249 = load i14* %conv_out_V_addr_249, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_249"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3125" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:730  %add_ln1494_162 = add i11 -524, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_162"/></StgValue>
</operation>

<operation id="3126" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:731  %zext_ln1494_198 = zext i11 %add_ln1494_162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_198"/></StgValue>
</operation>

<operation id="3127" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:732  %conv_out_V_addr_250 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_198

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_250"/></StgValue>
</operation>

<operation id="3128" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:733  %add_ln1494_163 = add i11 -518, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_163"/></StgValue>
</operation>

<operation id="3129" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:734  %zext_ln1494_199 = zext i11 %add_ln1494_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_199"/></StgValue>
</operation>

<operation id="3130" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:735  %conv_out_V_addr_251 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_199

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_251"/></StgValue>
</operation>

<operation id="3131" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2059  %max_pool_out_V_addr_61 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_62

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_61"/></StgValue>
</operation>

<operation id="3132" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3093  %conv_out_V_load_247 = load i14* %conv_out_V_addr_247, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_247"/></StgValue>
</operation>

<operation id="3133" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3094  %icmp_ln1494_247 = icmp sgt i14 %conv_out_V_load_247, %select_ln29_246

]]></Node>
<StgValue><ssdm name="icmp_ln1494_247"/></StgValue>
</operation>

<operation id="3134" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3095  %select_ln29_247 = select i1 %icmp_ln1494_247, i14 %conv_out_V_load_247, i14 %select_ln29_246

]]></Node>
<StgValue><ssdm name="select_ln29_247"/></StgValue>
</operation>

<operation id="3135" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3096  store i14 %select_ln29_247, i14* %max_pool_out_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3136" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3101  %zext_ln29_63 = zext i13 %select_ln29_248 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_63"/></StgValue>
</operation>

<operation id="3137" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3102  %conv_out_V_load_249 = load i14* %conv_out_V_addr_249, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_249"/></StgValue>
</operation>

<operation id="3138" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3103  %icmp_ln1494_249 = icmp sgt i14 %conv_out_V_load_249, %zext_ln29_63

]]></Node>
<StgValue><ssdm name="icmp_ln1494_249"/></StgValue>
</operation>

<operation id="3139" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3104  %select_ln29_249 = select i1 %icmp_ln1494_249, i14 %conv_out_V_load_249, i14 %zext_ln29_63

]]></Node>
<StgValue><ssdm name="select_ln29_249"/></StgValue>
</operation>

<operation id="3140" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3105  %conv_out_V_load_250 = load i14* %conv_out_V_addr_250, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_250"/></StgValue>
</operation>

<operation id="3141" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3108  %conv_out_V_load_251 = load i14* %conv_out_V_addr_251, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_251"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3142" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:739  %add_ln1494_165 = add i11 -662, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_165"/></StgValue>
</operation>

<operation id="3143" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:740  %zext_ln1494_201 = zext i11 %add_ln1494_165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_201"/></StgValue>
</operation>

<operation id="3144" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:741  %conv_out_V_addr_253 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_201

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_253"/></StgValue>
</operation>

<operation id="3145" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:742  %tmp_62 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 192, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="3146" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:743  %conv_out_V_addr_254 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_254"/></StgValue>
</operation>

<operation id="3147" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2060  %max_pool_out_V_addr_62 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_65

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_62"/></StgValue>
</operation>

<operation id="3148" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3105  %conv_out_V_load_250 = load i14* %conv_out_V_addr_250, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_250"/></StgValue>
</operation>

<operation id="3149" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3106  %icmp_ln1494_250 = icmp sgt i14 %conv_out_V_load_250, %select_ln29_249

]]></Node>
<StgValue><ssdm name="icmp_ln1494_250"/></StgValue>
</operation>

<operation id="3150" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3107  %select_ln29_250 = select i1 %icmp_ln1494_250, i14 %conv_out_V_load_250, i14 %select_ln29_249

]]></Node>
<StgValue><ssdm name="select_ln29_250"/></StgValue>
</operation>

<operation id="3151" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3108  %conv_out_V_load_251 = load i14* %conv_out_V_addr_251, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_251"/></StgValue>
</operation>

<operation id="3152" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3109  %icmp_ln1494_251 = icmp sgt i14 %conv_out_V_load_251, %select_ln29_250

]]></Node>
<StgValue><ssdm name="icmp_ln1494_251"/></StgValue>
</operation>

<operation id="3153" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3110  %select_ln29_251 = select i1 %icmp_ln1494_251, i14 %conv_out_V_load_251, i14 %select_ln29_250

]]></Node>
<StgValue><ssdm name="select_ln29_251"/></StgValue>
</operation>

<operation id="3154" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3111  store i14 %select_ln29_251, i14* %max_pool_out_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3155" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3117  %conv_out_V_load_253 = load i14* %conv_out_V_addr_253, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_253"/></StgValue>
</operation>

<operation id="3156" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3120  %conv_out_V_load_254 = load i14* %conv_out_V_addr_254, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_254"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3157" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:744  %add_ln1494_166 = add i10 -506, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_166"/></StgValue>
</operation>

<operation id="3158" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:745  %sext_ln1494_57 = sext i10 %add_ln1494_166 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_57"/></StgValue>
</operation>

<operation id="3159" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:746  %zext_ln1494_202 = zext i11 %sext_ln1494_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_202"/></StgValue>
</operation>

<operation id="3160" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:747  %conv_out_V_addr_255 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_202

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_255"/></StgValue>
</operation>

<operation id="3161" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:750  %add_ln1494_167 = add i11 -650, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_167"/></StgValue>
</operation>

<operation id="3162" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:751  %zext_ln1494_203 = zext i11 %add_ln1494_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_203"/></StgValue>
</operation>

<operation id="3163" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:752  %conv_out_V_addr_257 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_203

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_257"/></StgValue>
</operation>

<operation id="3164" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3116  %zext_ln29_64 = zext i13 %select_ln29_252 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_64"/></StgValue>
</operation>

<operation id="3165" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3117  %conv_out_V_load_253 = load i14* %conv_out_V_addr_253, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_253"/></StgValue>
</operation>

<operation id="3166" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3118  %icmp_ln1494_253 = icmp sgt i14 %conv_out_V_load_253, %zext_ln29_64

]]></Node>
<StgValue><ssdm name="icmp_ln1494_253"/></StgValue>
</operation>

<operation id="3167" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3119  %select_ln29_253 = select i1 %icmp_ln1494_253, i14 %conv_out_V_load_253, i14 %zext_ln29_64

]]></Node>
<StgValue><ssdm name="select_ln29_253"/></StgValue>
</operation>

<operation id="3168" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3120  %conv_out_V_load_254 = load i14* %conv_out_V_addr_254, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_254"/></StgValue>
</operation>

<operation id="3169" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3121  %icmp_ln1494_254 = icmp sgt i14 %conv_out_V_load_254, %select_ln29_253

]]></Node>
<StgValue><ssdm name="icmp_ln1494_254"/></StgValue>
</operation>

<operation id="3170" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3122  %select_ln29_254 = select i1 %icmp_ln1494_254, i14 %conv_out_V_load_254, i14 %select_ln29_253

]]></Node>
<StgValue><ssdm name="select_ln29_254"/></StgValue>
</operation>

<operation id="3171" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3123  %conv_out_V_load_255 = load i14* %conv_out_V_addr_255, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_255"/></StgValue>
</operation>

<operation id="3172" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3132  %conv_out_V_load_257 = load i14* %conv_out_V_addr_257, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_257"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3173" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:753  %add_ln1494_168 = add i10 -500, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_168"/></StgValue>
</operation>

<operation id="3174" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:754  %sext_ln1494_58 = sext i10 %add_ln1494_168 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_58"/></StgValue>
</operation>

<operation id="3175" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:755  %zext_ln1494_204 = zext i11 %sext_ln1494_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_204"/></StgValue>
</operation>

<operation id="3176" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:756  %conv_out_V_addr_258 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_204

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_258"/></StgValue>
</operation>

<operation id="3177" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:757  %add_ln1494_169 = add i10 -494, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_169"/></StgValue>
</operation>

<operation id="3178" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:758  %sext_ln1494_59 = sext i10 %add_ln1494_169 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_59"/></StgValue>
</operation>

<operation id="3179" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:759  %zext_ln1494_205 = zext i11 %sext_ln1494_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_205"/></StgValue>
</operation>

<operation id="3180" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:760  %conv_out_V_addr_259 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_205

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_259"/></StgValue>
</operation>

<operation id="3181" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2061  %max_pool_out_V_addr_63 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_66

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_63"/></StgValue>
</operation>

<operation id="3182" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3123  %conv_out_V_load_255 = load i14* %conv_out_V_addr_255, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_255"/></StgValue>
</operation>

<operation id="3183" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3124  %icmp_ln1494_255 = icmp sgt i14 %conv_out_V_load_255, %select_ln29_254

]]></Node>
<StgValue><ssdm name="icmp_ln1494_255"/></StgValue>
</operation>

<operation id="3184" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3125  %select_ln29_255 = select i1 %icmp_ln1494_255, i14 %conv_out_V_load_255, i14 %select_ln29_254

]]></Node>
<StgValue><ssdm name="select_ln29_255"/></StgValue>
</operation>

<operation id="3185" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3126  store i14 %select_ln29_255, i14* %max_pool_out_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3186" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3131  %zext_ln29_65 = zext i13 %select_ln29_256 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_65"/></StgValue>
</operation>

<operation id="3187" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3132  %conv_out_V_load_257 = load i14* %conv_out_V_addr_257, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_257"/></StgValue>
</operation>

<operation id="3188" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3133  %icmp_ln1494_257 = icmp sgt i14 %conv_out_V_load_257, %zext_ln29_65

]]></Node>
<StgValue><ssdm name="icmp_ln1494_257"/></StgValue>
</operation>

<operation id="3189" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3134  %select_ln29_257 = select i1 %icmp_ln1494_257, i14 %conv_out_V_load_257, i14 %zext_ln29_65

]]></Node>
<StgValue><ssdm name="select_ln29_257"/></StgValue>
</operation>

<operation id="3190" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3135  %conv_out_V_load_258 = load i14* %conv_out_V_addr_258, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_258"/></StgValue>
</operation>

<operation id="3191" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3138  %conv_out_V_load_259 = load i14* %conv_out_V_addr_259, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_259"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3192" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:763  %add_ln1494_170 = add i10 -482, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_170"/></StgValue>
</operation>

<operation id="3193" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:764  %sext_ln1494_60 = sext i10 %add_ln1494_170 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_60"/></StgValue>
</operation>

<operation id="3194" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:765  %zext_ln1494_206 = zext i11 %sext_ln1494_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_206"/></StgValue>
</operation>

<operation id="3195" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:766  %conv_out_V_addr_261 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_206

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_261"/></StgValue>
</operation>

<operation id="3196" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:767  %add_ln1494_171 = add i10 -332, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_171"/></StgValue>
</operation>

<operation id="3197" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:768  %sext_ln1494_61 = sext i10 %add_ln1494_171 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_61"/></StgValue>
</operation>

<operation id="3198" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:769  %zext_ln1494_207 = zext i11 %sext_ln1494_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_207"/></StgValue>
</operation>

<operation id="3199" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:770  %conv_out_V_addr_262 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_207

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_262"/></StgValue>
</operation>

<operation id="3200" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2062  %max_pool_out_V_addr_64 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_64"/></StgValue>
</operation>

<operation id="3201" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3135  %conv_out_V_load_258 = load i14* %conv_out_V_addr_258, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_258"/></StgValue>
</operation>

<operation id="3202" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3136  %icmp_ln1494_258 = icmp sgt i14 %conv_out_V_load_258, %select_ln29_257

]]></Node>
<StgValue><ssdm name="icmp_ln1494_258"/></StgValue>
</operation>

<operation id="3203" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3137  %select_ln29_258 = select i1 %icmp_ln1494_258, i14 %conv_out_V_load_258, i14 %select_ln29_257

]]></Node>
<StgValue><ssdm name="select_ln29_258"/></StgValue>
</operation>

<operation id="3204" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3138  %conv_out_V_load_259 = load i14* %conv_out_V_addr_259, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_259"/></StgValue>
</operation>

<operation id="3205" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3139  %icmp_ln1494_259 = icmp sgt i14 %conv_out_V_load_259, %select_ln29_258

]]></Node>
<StgValue><ssdm name="icmp_ln1494_259"/></StgValue>
</operation>

<operation id="3206" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3140  %select_ln29_259 = select i1 %icmp_ln1494_259, i14 %conv_out_V_load_259, i14 %select_ln29_258

]]></Node>
<StgValue><ssdm name="select_ln29_259"/></StgValue>
</operation>

<operation id="3207" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3141  store i14 %select_ln29_259, i14* %max_pool_out_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3208" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3147  %conv_out_V_load_261 = load i14* %conv_out_V_addr_261, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_261"/></StgValue>
</operation>

<operation id="3209" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3150  %conv_out_V_load_262 = load i14* %conv_out_V_addr_262, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_262"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3210" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:771  %add_ln1494_172 = add i10 -326, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_172"/></StgValue>
</operation>

<operation id="3211" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:772  %sext_ln1494_62 = sext i10 %add_ln1494_172 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_62"/></StgValue>
</operation>

<operation id="3212" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:773  %zext_ln1494_208 = zext i11 %sext_ln1494_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_208"/></StgValue>
</operation>

<operation id="3213" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:774  %conv_out_V_addr_263 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_208

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_263"/></StgValue>
</operation>

<operation id="3214" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:779  %add_ln1494_174 = add i10 -470, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_174"/></StgValue>
</operation>

<operation id="3215" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:780  %sext_ln1494_64 = sext i10 %add_ln1494_174 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_64"/></StgValue>
</operation>

<operation id="3216" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:781  %zext_ln1494_210 = zext i11 %sext_ln1494_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_210"/></StgValue>
</operation>

<operation id="3217" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:782  %conv_out_V_addr_265 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_210

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_265"/></StgValue>
</operation>

<operation id="3218" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3146  %zext_ln29_66 = zext i13 %select_ln29_260 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_66"/></StgValue>
</operation>

<operation id="3219" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3147  %conv_out_V_load_261 = load i14* %conv_out_V_addr_261, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_261"/></StgValue>
</operation>

<operation id="3220" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3148  %icmp_ln1494_261 = icmp sgt i14 %conv_out_V_load_261, %zext_ln29_66

]]></Node>
<StgValue><ssdm name="icmp_ln1494_261"/></StgValue>
</operation>

<operation id="3221" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3149  %select_ln29_261 = select i1 %icmp_ln1494_261, i14 %conv_out_V_load_261, i14 %zext_ln29_66

]]></Node>
<StgValue><ssdm name="select_ln29_261"/></StgValue>
</operation>

<operation id="3222" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3150  %conv_out_V_load_262 = load i14* %conv_out_V_addr_262, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_262"/></StgValue>
</operation>

<operation id="3223" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3151  %icmp_ln1494_262 = icmp sgt i14 %conv_out_V_load_262, %select_ln29_261

]]></Node>
<StgValue><ssdm name="icmp_ln1494_262"/></StgValue>
</operation>

<operation id="3224" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3152  %select_ln29_262 = select i1 %icmp_ln1494_262, i14 %conv_out_V_load_262, i14 %select_ln29_261

]]></Node>
<StgValue><ssdm name="select_ln29_262"/></StgValue>
</operation>

<operation id="3225" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3153  %conv_out_V_load_263 = load i14* %conv_out_V_addr_263, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_263"/></StgValue>
</operation>

<operation id="3226" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3162  %conv_out_V_load_265 = load i14* %conv_out_V_addr_265, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_265"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3227" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:783  %tmp_65 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 216, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="3228" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:784  %conv_out_V_addr_266 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_266"/></StgValue>
</operation>

<operation id="3229" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:785  %add_ln1494_175 = add i10 -314, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_175"/></StgValue>
</operation>

<operation id="3230" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:786  %sext_ln1494_65 = sext i10 %add_ln1494_175 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_65"/></StgValue>
</operation>

<operation id="3231" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:787  %zext_ln1494_211 = zext i11 %sext_ln1494_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_211"/></StgValue>
</operation>

<operation id="3232" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:788  %conv_out_V_addr_267 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_211

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_267"/></StgValue>
</operation>

<operation id="3233" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2063  %max_pool_out_V_addr_65 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_68

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_65"/></StgValue>
</operation>

<operation id="3234" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3153  %conv_out_V_load_263 = load i14* %conv_out_V_addr_263, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_263"/></StgValue>
</operation>

<operation id="3235" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3154  %icmp_ln1494_263 = icmp sgt i14 %conv_out_V_load_263, %select_ln29_262

]]></Node>
<StgValue><ssdm name="icmp_ln1494_263"/></StgValue>
</operation>

<operation id="3236" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3155  %select_ln29_263 = select i1 %icmp_ln1494_263, i14 %conv_out_V_load_263, i14 %select_ln29_262

]]></Node>
<StgValue><ssdm name="select_ln29_263"/></StgValue>
</operation>

<operation id="3237" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3156  store i14 %select_ln29_263, i14* %max_pool_out_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3238" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3161  %zext_ln29_67 = zext i13 %select_ln29_264 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_67"/></StgValue>
</operation>

<operation id="3239" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3162  %conv_out_V_load_265 = load i14* %conv_out_V_addr_265, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_265"/></StgValue>
</operation>

<operation id="3240" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3163  %icmp_ln1494_265 = icmp sgt i14 %conv_out_V_load_265, %zext_ln29_67

]]></Node>
<StgValue><ssdm name="icmp_ln1494_265"/></StgValue>
</operation>

<operation id="3241" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3164  %select_ln29_265 = select i1 %icmp_ln1494_265, i14 %conv_out_V_load_265, i14 %zext_ln29_67

]]></Node>
<StgValue><ssdm name="select_ln29_265"/></StgValue>
</operation>

<operation id="3242" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3165  %conv_out_V_load_266 = load i14* %conv_out_V_addr_266, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_266"/></StgValue>
</operation>

<operation id="3243" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3168  %conv_out_V_load_267 = load i14* %conv_out_V_addr_267, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_267"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3244" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:791  %add_ln1494_176 = add i10 -458, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_176"/></StgValue>
</operation>

<operation id="3245" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:792  %sext_ln1494_66 = sext i10 %add_ln1494_176 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_66"/></StgValue>
</operation>

<operation id="3246" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:793  %zext_ln1494_212 = zext i11 %sext_ln1494_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_212"/></StgValue>
</operation>

<operation id="3247" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:794  %conv_out_V_addr_269 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_212

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_269"/></StgValue>
</operation>

<operation id="3248" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:795  %add_ln1494_177 = add i10 -308, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_177"/></StgValue>
</operation>

<operation id="3249" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:796  %sext_ln1494_67 = sext i10 %add_ln1494_177 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_67"/></StgValue>
</operation>

<operation id="3250" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:797  %zext_ln1494_213 = zext i11 %sext_ln1494_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_213"/></StgValue>
</operation>

<operation id="3251" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:798  %conv_out_V_addr_270 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_213

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_270"/></StgValue>
</operation>

<operation id="3252" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2064  %max_pool_out_V_addr_66 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_71

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_66"/></StgValue>
</operation>

<operation id="3253" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3165  %conv_out_V_load_266 = load i14* %conv_out_V_addr_266, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_266"/></StgValue>
</operation>

<operation id="3254" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3166  %icmp_ln1494_266 = icmp sgt i14 %conv_out_V_load_266, %select_ln29_265

]]></Node>
<StgValue><ssdm name="icmp_ln1494_266"/></StgValue>
</operation>

<operation id="3255" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3167  %select_ln29_266 = select i1 %icmp_ln1494_266, i14 %conv_out_V_load_266, i14 %select_ln29_265

]]></Node>
<StgValue><ssdm name="select_ln29_266"/></StgValue>
</operation>

<operation id="3256" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3168  %conv_out_V_load_267 = load i14* %conv_out_V_addr_267, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_267"/></StgValue>
</operation>

<operation id="3257" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3169  %icmp_ln1494_267 = icmp sgt i14 %conv_out_V_load_267, %select_ln29_266

]]></Node>
<StgValue><ssdm name="icmp_ln1494_267"/></StgValue>
</operation>

<operation id="3258" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3170  %select_ln29_267 = select i1 %icmp_ln1494_267, i14 %conv_out_V_load_267, i14 %select_ln29_266

]]></Node>
<StgValue><ssdm name="select_ln29_267"/></StgValue>
</operation>

<operation id="3259" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3171  store i14 %select_ln29_267, i14* %max_pool_out_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3260" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3177  %conv_out_V_load_269 = load i14* %conv_out_V_addr_269, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_269"/></StgValue>
</operation>

<operation id="3261" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3180  %conv_out_V_load_270 = load i14* %conv_out_V_addr_270, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_270"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="3262" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:799  %add_ln1494_178 = add i10 -302, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_178"/></StgValue>
</operation>

<operation id="3263" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:800  %sext_ln1494_68 = sext i10 %add_ln1494_178 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_68"/></StgValue>
</operation>

<operation id="3264" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:801  %zext_ln1494_214 = zext i11 %sext_ln1494_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_214"/></StgValue>
</operation>

<operation id="3265" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:802  %conv_out_V_addr_271 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_214

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_271"/></StgValue>
</operation>

<operation id="3266" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:807  %add_ln1494_180 = add i10 -446, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_180"/></StgValue>
</operation>

<operation id="3267" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:808  %sext_ln1494_70 = sext i10 %add_ln1494_180 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_70"/></StgValue>
</operation>

<operation id="3268" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:809  %zext_ln1494_216 = zext i11 %sext_ln1494_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_216"/></StgValue>
</operation>

<operation id="3269" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:810  %conv_out_V_addr_273 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_216

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_273"/></StgValue>
</operation>

<operation id="3270" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3176  %zext_ln29_68 = zext i13 %select_ln29_268 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_68"/></StgValue>
</operation>

<operation id="3271" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3177  %conv_out_V_load_269 = load i14* %conv_out_V_addr_269, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_269"/></StgValue>
</operation>

<operation id="3272" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3178  %icmp_ln1494_269 = icmp sgt i14 %conv_out_V_load_269, %zext_ln29_68

]]></Node>
<StgValue><ssdm name="icmp_ln1494_269"/></StgValue>
</operation>

<operation id="3273" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3179  %select_ln29_269 = select i1 %icmp_ln1494_269, i14 %conv_out_V_load_269, i14 %zext_ln29_68

]]></Node>
<StgValue><ssdm name="select_ln29_269"/></StgValue>
</operation>

<operation id="3274" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3180  %conv_out_V_load_270 = load i14* %conv_out_V_addr_270, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_270"/></StgValue>
</operation>

<operation id="3275" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3181  %icmp_ln1494_270 = icmp sgt i14 %conv_out_V_load_270, %select_ln29_269

]]></Node>
<StgValue><ssdm name="icmp_ln1494_270"/></StgValue>
</operation>

<operation id="3276" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3182  %select_ln29_270 = select i1 %icmp_ln1494_270, i14 %conv_out_V_load_270, i14 %select_ln29_269

]]></Node>
<StgValue><ssdm name="select_ln29_270"/></StgValue>
</operation>

<operation id="3277" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3183  %conv_out_V_load_271 = load i14* %conv_out_V_addr_271, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_271"/></StgValue>
</operation>

<operation id="3278" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3192  %conv_out_V_load_273 = load i14* %conv_out_V_addr_273, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_273"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3279" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:811  %tmp_67 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 219, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="3280" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:812  %conv_out_V_addr_274 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_274"/></StgValue>
</operation>

<operation id="3281" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:813  %add_ln1494_181 = add i10 -290, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_181"/></StgValue>
</operation>

<operation id="3282" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:814  %sext_ln1494_71 = sext i10 %add_ln1494_181 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_71"/></StgValue>
</operation>

<operation id="3283" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:815  %zext_ln1494_217 = zext i11 %sext_ln1494_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_217"/></StgValue>
</operation>

<operation id="3284" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:816  %conv_out_V_addr_275 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_217

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_275"/></StgValue>
</operation>

<operation id="3285" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2065  %max_pool_out_V_addr_67 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_72

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_67"/></StgValue>
</operation>

<operation id="3286" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3183  %conv_out_V_load_271 = load i14* %conv_out_V_addr_271, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_271"/></StgValue>
</operation>

<operation id="3287" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3184  %icmp_ln1494_271 = icmp sgt i14 %conv_out_V_load_271, %select_ln29_270

]]></Node>
<StgValue><ssdm name="icmp_ln1494_271"/></StgValue>
</operation>

<operation id="3288" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3185  %select_ln29_271 = select i1 %icmp_ln1494_271, i14 %conv_out_V_load_271, i14 %select_ln29_270

]]></Node>
<StgValue><ssdm name="select_ln29_271"/></StgValue>
</operation>

<operation id="3289" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3186  store i14 %select_ln29_271, i14* %max_pool_out_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3290" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3191  %zext_ln29_69 = zext i13 %select_ln29_272 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_69"/></StgValue>
</operation>

<operation id="3291" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3192  %conv_out_V_load_273 = load i14* %conv_out_V_addr_273, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_273"/></StgValue>
</operation>

<operation id="3292" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3193  %icmp_ln1494_273 = icmp sgt i14 %conv_out_V_load_273, %zext_ln29_69

]]></Node>
<StgValue><ssdm name="icmp_ln1494_273"/></StgValue>
</operation>

<operation id="3293" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3194  %select_ln29_273 = select i1 %icmp_ln1494_273, i14 %conv_out_V_load_273, i14 %zext_ln29_69

]]></Node>
<StgValue><ssdm name="select_ln29_273"/></StgValue>
</operation>

<operation id="3294" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3195  %conv_out_V_load_274 = load i14* %conv_out_V_addr_274, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_274"/></StgValue>
</operation>

<operation id="3295" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3198  %conv_out_V_load_275 = load i14* %conv_out_V_addr_275, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_275"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3296" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:819  %add_ln1494_182 = add i10 -434, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_182"/></StgValue>
</operation>

<operation id="3297" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:820  %sext_ln1494_72 = sext i10 %add_ln1494_182 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_72"/></StgValue>
</operation>

<operation id="3298" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:821  %zext_ln1494_218 = zext i11 %sext_ln1494_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_218"/></StgValue>
</operation>

<operation id="3299" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:822  %conv_out_V_addr_277 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_218

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_277"/></StgValue>
</operation>

<operation id="3300" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:823  %add_ln1494_183 = add i10 -284, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_183"/></StgValue>
</operation>

<operation id="3301" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:824  %sext_ln1494_73 = sext i10 %add_ln1494_183 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_73"/></StgValue>
</operation>

<operation id="3302" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:825  %zext_ln1494_219 = zext i11 %sext_ln1494_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_219"/></StgValue>
</operation>

<operation id="3303" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:826  %conv_out_V_addr_278 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_219

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_278"/></StgValue>
</operation>

<operation id="3304" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2066  %max_pool_out_V_addr_68 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_68"/></StgValue>
</operation>

<operation id="3305" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3195  %conv_out_V_load_274 = load i14* %conv_out_V_addr_274, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_274"/></StgValue>
</operation>

<operation id="3306" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3196  %icmp_ln1494_274 = icmp sgt i14 %conv_out_V_load_274, %select_ln29_273

]]></Node>
<StgValue><ssdm name="icmp_ln1494_274"/></StgValue>
</operation>

<operation id="3307" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3197  %select_ln29_274 = select i1 %icmp_ln1494_274, i14 %conv_out_V_load_274, i14 %select_ln29_273

]]></Node>
<StgValue><ssdm name="select_ln29_274"/></StgValue>
</operation>

<operation id="3308" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3198  %conv_out_V_load_275 = load i14* %conv_out_V_addr_275, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_275"/></StgValue>
</operation>

<operation id="3309" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3199  %icmp_ln1494_275 = icmp sgt i14 %conv_out_V_load_275, %select_ln29_274

]]></Node>
<StgValue><ssdm name="icmp_ln1494_275"/></StgValue>
</operation>

<operation id="3310" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3200  %select_ln29_275 = select i1 %icmp_ln1494_275, i14 %conv_out_V_load_275, i14 %select_ln29_274

]]></Node>
<StgValue><ssdm name="select_ln29_275"/></StgValue>
</operation>

<operation id="3311" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3201  store i14 %select_ln29_275, i14* %max_pool_out_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3312" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3207  %conv_out_V_load_277 = load i14* %conv_out_V_addr_277, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_277"/></StgValue>
</operation>

<operation id="3313" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3210  %conv_out_V_load_278 = load i14* %conv_out_V_addr_278, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_278"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3314" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:827  %add_ln1494_184 = add i10 -278, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_184"/></StgValue>
</operation>

<operation id="3315" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:828  %sext_ln1494_74 = sext i10 %add_ln1494_184 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_74"/></StgValue>
</operation>

<operation id="3316" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:829  %zext_ln1494_220 = zext i11 %sext_ln1494_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_220"/></StgValue>
</operation>

<operation id="3317" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:830  %conv_out_V_addr_279 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_220

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_279"/></StgValue>
</operation>

<operation id="3318" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:835  %add_ln1494_186 = add i10 -422, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_186"/></StgValue>
</operation>

<operation id="3319" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:836  %sext_ln1494_76 = sext i10 %add_ln1494_186 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_76"/></StgValue>
</operation>

<operation id="3320" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:837  %zext_ln1494_222 = zext i11 %sext_ln1494_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_222"/></StgValue>
</operation>

<operation id="3321" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:838  %conv_out_V_addr_281 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_222

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_281"/></StgValue>
</operation>

<operation id="3322" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3206  %zext_ln29_70 = zext i13 %select_ln29_276 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_70"/></StgValue>
</operation>

<operation id="3323" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3207  %conv_out_V_load_277 = load i14* %conv_out_V_addr_277, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_277"/></StgValue>
</operation>

<operation id="3324" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3208  %icmp_ln1494_277 = icmp sgt i14 %conv_out_V_load_277, %zext_ln29_70

]]></Node>
<StgValue><ssdm name="icmp_ln1494_277"/></StgValue>
</operation>

<operation id="3325" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3209  %select_ln29_277 = select i1 %icmp_ln1494_277, i14 %conv_out_V_load_277, i14 %zext_ln29_70

]]></Node>
<StgValue><ssdm name="select_ln29_277"/></StgValue>
</operation>

<operation id="3326" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3210  %conv_out_V_load_278 = load i14* %conv_out_V_addr_278, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_278"/></StgValue>
</operation>

<operation id="3327" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3211  %icmp_ln1494_278 = icmp sgt i14 %conv_out_V_load_278, %select_ln29_277

]]></Node>
<StgValue><ssdm name="icmp_ln1494_278"/></StgValue>
</operation>

<operation id="3328" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3212  %select_ln29_278 = select i1 %icmp_ln1494_278, i14 %conv_out_V_load_278, i14 %select_ln29_277

]]></Node>
<StgValue><ssdm name="select_ln29_278"/></StgValue>
</operation>

<operation id="3329" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3213  %conv_out_V_load_279 = load i14* %conv_out_V_addr_279, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_279"/></StgValue>
</operation>

<operation id="3330" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3222  %conv_out_V_load_281 = load i14* %conv_out_V_addr_281, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_281"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3331" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:839  %tmp_69 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 222, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="3332" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:840  %conv_out_V_addr_282 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_282"/></StgValue>
</operation>

<operation id="3333" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:841  %add_ln1494_187 = add i10 -266, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_187"/></StgValue>
</operation>

<operation id="3334" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:842  %sext_ln1494_77 = sext i10 %add_ln1494_187 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_77"/></StgValue>
</operation>

<operation id="3335" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:843  %zext_ln1494_223 = zext i11 %sext_ln1494_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_223"/></StgValue>
</operation>

<operation id="3336" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:844  %conv_out_V_addr_283 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_223

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_283"/></StgValue>
</operation>

<operation id="3337" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2067  %max_pool_out_V_addr_69 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_74

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_69"/></StgValue>
</operation>

<operation id="3338" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3213  %conv_out_V_load_279 = load i14* %conv_out_V_addr_279, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_279"/></StgValue>
</operation>

<operation id="3339" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3214  %icmp_ln1494_279 = icmp sgt i14 %conv_out_V_load_279, %select_ln29_278

]]></Node>
<StgValue><ssdm name="icmp_ln1494_279"/></StgValue>
</operation>

<operation id="3340" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3215  %select_ln29_279 = select i1 %icmp_ln1494_279, i14 %conv_out_V_load_279, i14 %select_ln29_278

]]></Node>
<StgValue><ssdm name="select_ln29_279"/></StgValue>
</operation>

<operation id="3341" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3216  store i14 %select_ln29_279, i14* %max_pool_out_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3342" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3221  %zext_ln29_71 = zext i13 %select_ln29_280 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_71"/></StgValue>
</operation>

<operation id="3343" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3222  %conv_out_V_load_281 = load i14* %conv_out_V_addr_281, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_281"/></StgValue>
</operation>

<operation id="3344" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3223  %icmp_ln1494_281 = icmp sgt i14 %conv_out_V_load_281, %zext_ln29_71

]]></Node>
<StgValue><ssdm name="icmp_ln1494_281"/></StgValue>
</operation>

<operation id="3345" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3224  %select_ln29_281 = select i1 %icmp_ln1494_281, i14 %conv_out_V_load_281, i14 %zext_ln29_71

]]></Node>
<StgValue><ssdm name="select_ln29_281"/></StgValue>
</operation>

<operation id="3346" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3225  %conv_out_V_load_282 = load i14* %conv_out_V_addr_282, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_282"/></StgValue>
</operation>

<operation id="3347" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3228  %conv_out_V_load_283 = load i14* %conv_out_V_addr_283, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_283"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3348" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:847  %add_ln1494_188 = add i10 -410, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_188"/></StgValue>
</operation>

<operation id="3349" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:848  %sext_ln1494_78 = sext i10 %add_ln1494_188 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_78"/></StgValue>
</operation>

<operation id="3350" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:849  %zext_ln1494_224 = zext i11 %sext_ln1494_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_224"/></StgValue>
</operation>

<operation id="3351" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:850  %conv_out_V_addr_285 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_224

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_285"/></StgValue>
</operation>

<operation id="3352" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:851  %add_ln1494_189 = add i10 -260, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_189"/></StgValue>
</operation>

<operation id="3353" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:852  %sext_ln1494_79 = sext i10 %add_ln1494_189 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_79"/></StgValue>
</operation>

<operation id="3354" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:853  %zext_ln1494_225 = zext i11 %sext_ln1494_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_225"/></StgValue>
</operation>

<operation id="3355" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:854  %conv_out_V_addr_286 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_225

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_286"/></StgValue>
</operation>

<operation id="3356" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2068  %max_pool_out_V_addr_70 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_77

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_70"/></StgValue>
</operation>

<operation id="3357" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3225  %conv_out_V_load_282 = load i14* %conv_out_V_addr_282, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_282"/></StgValue>
</operation>

<operation id="3358" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3226  %icmp_ln1494_282 = icmp sgt i14 %conv_out_V_load_282, %select_ln29_281

]]></Node>
<StgValue><ssdm name="icmp_ln1494_282"/></StgValue>
</operation>

<operation id="3359" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3227  %select_ln29_282 = select i1 %icmp_ln1494_282, i14 %conv_out_V_load_282, i14 %select_ln29_281

]]></Node>
<StgValue><ssdm name="select_ln29_282"/></StgValue>
</operation>

<operation id="3360" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3228  %conv_out_V_load_283 = load i14* %conv_out_V_addr_283, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_283"/></StgValue>
</operation>

<operation id="3361" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3229  %icmp_ln1494_283 = icmp sgt i14 %conv_out_V_load_283, %select_ln29_282

]]></Node>
<StgValue><ssdm name="icmp_ln1494_283"/></StgValue>
</operation>

<operation id="3362" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3230  %select_ln29_283 = select i1 %icmp_ln1494_283, i14 %conv_out_V_load_283, i14 %select_ln29_282

]]></Node>
<StgValue><ssdm name="select_ln29_283"/></StgValue>
</operation>

<operation id="3363" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3231  store i14 %select_ln29_283, i14* %max_pool_out_V_addr_70, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3364" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3237  %conv_out_V_load_285 = load i14* %conv_out_V_addr_285, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_285"/></StgValue>
</operation>

<operation id="3365" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3240  %conv_out_V_load_286 = load i14* %conv_out_V_addr_286, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_286"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3366" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:855  %sext_ln1494_80 = sext i9 %add_ln1494_24 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_80"/></StgValue>
</operation>

<operation id="3367" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:856  %zext_ln1494_226 = zext i11 %sext_ln1494_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_226"/></StgValue>
</operation>

<operation id="3368" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:857  %conv_out_V_addr_287 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_226

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_287"/></StgValue>
</operation>

<operation id="3369" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:862  %add_ln1494_191 = add i10 -398, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_191"/></StgValue>
</operation>

<operation id="3370" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:863  %sext_ln1494_82 = sext i10 %add_ln1494_191 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_82"/></StgValue>
</operation>

<operation id="3371" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:864  %zext_ln1494_228 = zext i11 %sext_ln1494_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_228"/></StgValue>
</operation>

<operation id="3372" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:865  %conv_out_V_addr_289 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_228

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_289"/></StgValue>
</operation>

<operation id="3373" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3236  %zext_ln29_72 = zext i13 %select_ln29_284 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_72"/></StgValue>
</operation>

<operation id="3374" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3237  %conv_out_V_load_285 = load i14* %conv_out_V_addr_285, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_285"/></StgValue>
</operation>

<operation id="3375" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3238  %icmp_ln1494_285 = icmp sgt i14 %conv_out_V_load_285, %zext_ln29_72

]]></Node>
<StgValue><ssdm name="icmp_ln1494_285"/></StgValue>
</operation>

<operation id="3376" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3239  %select_ln29_285 = select i1 %icmp_ln1494_285, i14 %conv_out_V_load_285, i14 %zext_ln29_72

]]></Node>
<StgValue><ssdm name="select_ln29_285"/></StgValue>
</operation>

<operation id="3377" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3240  %conv_out_V_load_286 = load i14* %conv_out_V_addr_286, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_286"/></StgValue>
</operation>

<operation id="3378" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3241  %icmp_ln1494_286 = icmp sgt i14 %conv_out_V_load_286, %select_ln29_285

]]></Node>
<StgValue><ssdm name="icmp_ln1494_286"/></StgValue>
</operation>

<operation id="3379" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3242  %select_ln29_286 = select i1 %icmp_ln1494_286, i14 %conv_out_V_load_286, i14 %select_ln29_285

]]></Node>
<StgValue><ssdm name="select_ln29_286"/></StgValue>
</operation>

<operation id="3380" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3243  %conv_out_V_load_287 = load i14* %conv_out_V_addr_287, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_287"/></StgValue>
</operation>

<operation id="3381" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3252  %conv_out_V_load_289 = load i14* %conv_out_V_addr_289, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_289"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3382" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:866  %tmp_71 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 225, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3383" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:867  %conv_out_V_addr_290 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_290"/></StgValue>
</operation>

<operation id="3384" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:868  %sext_ln1494_83 = sext i9 %add_ln1494_26 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_83"/></StgValue>
</operation>

<operation id="3385" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:869  %zext_ln1494_229 = zext i11 %sext_ln1494_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_229"/></StgValue>
</operation>

<operation id="3386" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:870  %conv_out_V_addr_291 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_229

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_291"/></StgValue>
</operation>

<operation id="3387" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2069  %max_pool_out_V_addr_71 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_78

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_71"/></StgValue>
</operation>

<operation id="3388" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3243  %conv_out_V_load_287 = load i14* %conv_out_V_addr_287, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_287"/></StgValue>
</operation>

<operation id="3389" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3244  %icmp_ln1494_287 = icmp sgt i14 %conv_out_V_load_287, %select_ln29_286

]]></Node>
<StgValue><ssdm name="icmp_ln1494_287"/></StgValue>
</operation>

<operation id="3390" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3245  %select_ln29_287 = select i1 %icmp_ln1494_287, i14 %conv_out_V_load_287, i14 %select_ln29_286

]]></Node>
<StgValue><ssdm name="select_ln29_287"/></StgValue>
</operation>

<operation id="3391" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3246  store i14 %select_ln29_287, i14* %max_pool_out_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3392" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3251  %zext_ln29_73 = zext i13 %select_ln29_288 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_73"/></StgValue>
</operation>

<operation id="3393" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3252  %conv_out_V_load_289 = load i14* %conv_out_V_addr_289, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_289"/></StgValue>
</operation>

<operation id="3394" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3253  %icmp_ln1494_289 = icmp sgt i14 %conv_out_V_load_289, %zext_ln29_73

]]></Node>
<StgValue><ssdm name="icmp_ln1494_289"/></StgValue>
</operation>

<operation id="3395" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3254  %select_ln29_289 = select i1 %icmp_ln1494_289, i14 %conv_out_V_load_289, i14 %zext_ln29_73

]]></Node>
<StgValue><ssdm name="select_ln29_289"/></StgValue>
</operation>

<operation id="3396" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3255  %conv_out_V_load_290 = load i14* %conv_out_V_addr_290, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_290"/></StgValue>
</operation>

<operation id="3397" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3258  %conv_out_V_load_291 = load i14* %conv_out_V_addr_291, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_291"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3398" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:873  %add_ln1494_192 = add i10 -386, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_192"/></StgValue>
</operation>

<operation id="3399" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:874  %sext_ln1494_84 = sext i10 %add_ln1494_192 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_84"/></StgValue>
</operation>

<operation id="3400" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:875  %zext_ln1494_230 = zext i11 %sext_ln1494_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_230"/></StgValue>
</operation>

<operation id="3401" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:876  %conv_out_V_addr_293 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_230

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_293"/></StgValue>
</operation>

<operation id="3402" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:877  %sext_ln1494_85 = sext i9 %add_ln1494_28 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_85"/></StgValue>
</operation>

<operation id="3403" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:878  %zext_ln1494_231 = zext i11 %sext_ln1494_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_231"/></StgValue>
</operation>

<operation id="3404" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:879  %conv_out_V_addr_294 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_231

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_294"/></StgValue>
</operation>

<operation id="3405" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2070  %max_pool_out_V_addr_72 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_72"/></StgValue>
</operation>

<operation id="3406" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3255  %conv_out_V_load_290 = load i14* %conv_out_V_addr_290, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_290"/></StgValue>
</operation>

<operation id="3407" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3256  %icmp_ln1494_290 = icmp sgt i14 %conv_out_V_load_290, %select_ln29_289

]]></Node>
<StgValue><ssdm name="icmp_ln1494_290"/></StgValue>
</operation>

<operation id="3408" st_id="196" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3257  %select_ln29_290 = select i1 %icmp_ln1494_290, i14 %conv_out_V_load_290, i14 %select_ln29_289

]]></Node>
<StgValue><ssdm name="select_ln29_290"/></StgValue>
</operation>

<operation id="3409" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3258  %conv_out_V_load_291 = load i14* %conv_out_V_addr_291, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_291"/></StgValue>
</operation>

<operation id="3410" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3259  %icmp_ln1494_291 = icmp sgt i14 %conv_out_V_load_291, %select_ln29_290

]]></Node>
<StgValue><ssdm name="icmp_ln1494_291"/></StgValue>
</operation>

<operation id="3411" st_id="196" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3260  %select_ln29_291 = select i1 %icmp_ln1494_291, i14 %conv_out_V_load_291, i14 %select_ln29_290

]]></Node>
<StgValue><ssdm name="select_ln29_291"/></StgValue>
</operation>

<operation id="3412" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3261  store i14 %select_ln29_291, i14* %max_pool_out_V_addr_72, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3413" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3267  %conv_out_V_load_293 = load i14* %conv_out_V_addr_293, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_293"/></StgValue>
</operation>

<operation id="3414" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3270  %conv_out_V_load_294 = load i14* %conv_out_V_addr_294, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_294"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3415" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:880  %sext_ln1494_86 = sext i9 %add_ln1494_29 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_86"/></StgValue>
</operation>

<operation id="3416" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:881  %zext_ln1494_232 = zext i11 %sext_ln1494_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_232"/></StgValue>
</operation>

<operation id="3417" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:882  %conv_out_V_addr_295 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_232

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_295"/></StgValue>
</operation>

<operation id="3418" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:887  %add_ln1494_194 = add i10 -374, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_194"/></StgValue>
</operation>

<operation id="3419" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:888  %sext_ln1494_88 = sext i10 %add_ln1494_194 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_88"/></StgValue>
</operation>

<operation id="3420" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:889  %zext_ln1494_234 = zext i11 %sext_ln1494_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_234"/></StgValue>
</operation>

<operation id="3421" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:890  %conv_out_V_addr_297 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_234

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_297"/></StgValue>
</operation>

<operation id="3422" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3266  %zext_ln29_74 = zext i13 %select_ln29_292 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_74"/></StgValue>
</operation>

<operation id="3423" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3267  %conv_out_V_load_293 = load i14* %conv_out_V_addr_293, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_293"/></StgValue>
</operation>

<operation id="3424" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3268  %icmp_ln1494_293 = icmp sgt i14 %conv_out_V_load_293, %zext_ln29_74

]]></Node>
<StgValue><ssdm name="icmp_ln1494_293"/></StgValue>
</operation>

<operation id="3425" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3269  %select_ln29_293 = select i1 %icmp_ln1494_293, i14 %conv_out_V_load_293, i14 %zext_ln29_74

]]></Node>
<StgValue><ssdm name="select_ln29_293"/></StgValue>
</operation>

<operation id="3426" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3270  %conv_out_V_load_294 = load i14* %conv_out_V_addr_294, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_294"/></StgValue>
</operation>

<operation id="3427" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3271  %icmp_ln1494_294 = icmp sgt i14 %conv_out_V_load_294, %select_ln29_293

]]></Node>
<StgValue><ssdm name="icmp_ln1494_294"/></StgValue>
</operation>

<operation id="3428" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3272  %select_ln29_294 = select i1 %icmp_ln1494_294, i14 %conv_out_V_load_294, i14 %select_ln29_293

]]></Node>
<StgValue><ssdm name="select_ln29_294"/></StgValue>
</operation>

<operation id="3429" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3273  %conv_out_V_load_295 = load i14* %conv_out_V_addr_295, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_295"/></StgValue>
</operation>

<operation id="3430" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3282  %conv_out_V_load_297 = load i14* %conv_out_V_addr_297, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_297"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3431" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:891  %tmp_73 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 228, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3432" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:892  %conv_out_V_addr_298 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_298"/></StgValue>
</operation>

<operation id="3433" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:893  %sext_ln1494_89 = sext i9 %add_ln1494_32 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_89"/></StgValue>
</operation>

<operation id="3434" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:894  %zext_ln1494_235 = zext i11 %sext_ln1494_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_235"/></StgValue>
</operation>

<operation id="3435" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:895  %conv_out_V_addr_299 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_235

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_299"/></StgValue>
</operation>

<operation id="3436" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2071  %max_pool_out_V_addr_73 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_80

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_73"/></StgValue>
</operation>

<operation id="3437" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3273  %conv_out_V_load_295 = load i14* %conv_out_V_addr_295, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_295"/></StgValue>
</operation>

<operation id="3438" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3274  %icmp_ln1494_295 = icmp sgt i14 %conv_out_V_load_295, %select_ln29_294

]]></Node>
<StgValue><ssdm name="icmp_ln1494_295"/></StgValue>
</operation>

<operation id="3439" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3275  %select_ln29_295 = select i1 %icmp_ln1494_295, i14 %conv_out_V_load_295, i14 %select_ln29_294

]]></Node>
<StgValue><ssdm name="select_ln29_295"/></StgValue>
</operation>

<operation id="3440" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3276  store i14 %select_ln29_295, i14* %max_pool_out_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3441" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3281  %zext_ln29_75 = zext i13 %select_ln29_296 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_75"/></StgValue>
</operation>

<operation id="3442" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3282  %conv_out_V_load_297 = load i14* %conv_out_V_addr_297, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_297"/></StgValue>
</operation>

<operation id="3443" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3283  %icmp_ln1494_297 = icmp sgt i14 %conv_out_V_load_297, %zext_ln29_75

]]></Node>
<StgValue><ssdm name="icmp_ln1494_297"/></StgValue>
</operation>

<operation id="3444" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3284  %select_ln29_297 = select i1 %icmp_ln1494_297, i14 %conv_out_V_load_297, i14 %zext_ln29_75

]]></Node>
<StgValue><ssdm name="select_ln29_297"/></StgValue>
</operation>

<operation id="3445" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3285  %conv_out_V_load_298 = load i14* %conv_out_V_addr_298, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_298"/></StgValue>
</operation>

<operation id="3446" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3288  %conv_out_V_load_299 = load i14* %conv_out_V_addr_299, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_299"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3447" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:898  %add_ln1494_195 = add i10 -362, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_195"/></StgValue>
</operation>

<operation id="3448" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:899  %sext_ln1494_90 = sext i10 %add_ln1494_195 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_90"/></StgValue>
</operation>

<operation id="3449" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:900  %zext_ln1494_236 = zext i11 %sext_ln1494_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_236"/></StgValue>
</operation>

<operation id="3450" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:901  %conv_out_V_addr_301 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_236

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_301"/></StgValue>
</operation>

<operation id="3451" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:902  %sext_ln1494_91 = sext i9 %add_ln1494_34 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_91"/></StgValue>
</operation>

<operation id="3452" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:903  %zext_ln1494_237 = zext i11 %sext_ln1494_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_237"/></StgValue>
</operation>

<operation id="3453" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:904  %conv_out_V_addr_302 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_237

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_302"/></StgValue>
</operation>

<operation id="3454" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2072  %max_pool_out_V_addr_74 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_83

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_74"/></StgValue>
</operation>

<operation id="3455" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3285  %conv_out_V_load_298 = load i14* %conv_out_V_addr_298, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_298"/></StgValue>
</operation>

<operation id="3456" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3286  %icmp_ln1494_298 = icmp sgt i14 %conv_out_V_load_298, %select_ln29_297

]]></Node>
<StgValue><ssdm name="icmp_ln1494_298"/></StgValue>
</operation>

<operation id="3457" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3287  %select_ln29_298 = select i1 %icmp_ln1494_298, i14 %conv_out_V_load_298, i14 %select_ln29_297

]]></Node>
<StgValue><ssdm name="select_ln29_298"/></StgValue>
</operation>

<operation id="3458" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3288  %conv_out_V_load_299 = load i14* %conv_out_V_addr_299, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_299"/></StgValue>
</operation>

<operation id="3459" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3289  %icmp_ln1494_299 = icmp sgt i14 %conv_out_V_load_299, %select_ln29_298

]]></Node>
<StgValue><ssdm name="icmp_ln1494_299"/></StgValue>
</operation>

<operation id="3460" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3290  %select_ln29_299 = select i1 %icmp_ln1494_299, i14 %conv_out_V_load_299, i14 %select_ln29_298

]]></Node>
<StgValue><ssdm name="select_ln29_299"/></StgValue>
</operation>

<operation id="3461" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3291  store i14 %select_ln29_299, i14* %max_pool_out_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3462" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3297  %conv_out_V_load_301 = load i14* %conv_out_V_addr_301, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_301"/></StgValue>
</operation>

<operation id="3463" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3300  %conv_out_V_load_302 = load i14* %conv_out_V_addr_302, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_302"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3464" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:905  %sext_ln1494_92 = sext i9 %add_ln1494_35 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_92"/></StgValue>
</operation>

<operation id="3465" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:906  %zext_ln1494_238 = zext i11 %sext_ln1494_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_238"/></StgValue>
</operation>

<operation id="3466" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:907  %conv_out_V_addr_303 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_238

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_303"/></StgValue>
</operation>

<operation id="3467" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:912  %add_ln1494_197 = add i10 -350, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_197"/></StgValue>
</operation>

<operation id="3468" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:913  %sext_ln1494_94 = sext i10 %add_ln1494_197 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_94"/></StgValue>
</operation>

<operation id="3469" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:914  %zext_ln1494_240 = zext i11 %sext_ln1494_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_240"/></StgValue>
</operation>

<operation id="3470" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:915  %conv_out_V_addr_305 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_240

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_305"/></StgValue>
</operation>

<operation id="3471" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3296  %zext_ln29_76 = zext i13 %select_ln29_300 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_76"/></StgValue>
</operation>

<operation id="3472" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3297  %conv_out_V_load_301 = load i14* %conv_out_V_addr_301, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_301"/></StgValue>
</operation>

<operation id="3473" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3298  %icmp_ln1494_301 = icmp sgt i14 %conv_out_V_load_301, %zext_ln29_76

]]></Node>
<StgValue><ssdm name="icmp_ln1494_301"/></StgValue>
</operation>

<operation id="3474" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3299  %select_ln29_301 = select i1 %icmp_ln1494_301, i14 %conv_out_V_load_301, i14 %zext_ln29_76

]]></Node>
<StgValue><ssdm name="select_ln29_301"/></StgValue>
</operation>

<operation id="3475" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3300  %conv_out_V_load_302 = load i14* %conv_out_V_addr_302, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_302"/></StgValue>
</operation>

<operation id="3476" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3301  %icmp_ln1494_302 = icmp sgt i14 %conv_out_V_load_302, %select_ln29_301

]]></Node>
<StgValue><ssdm name="icmp_ln1494_302"/></StgValue>
</operation>

<operation id="3477" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3302  %select_ln29_302 = select i1 %icmp_ln1494_302, i14 %conv_out_V_load_302, i14 %select_ln29_301

]]></Node>
<StgValue><ssdm name="select_ln29_302"/></StgValue>
</operation>

<operation id="3478" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3303  %conv_out_V_load_303 = load i14* %conv_out_V_addr_303, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_303"/></StgValue>
</operation>

<operation id="3479" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3312  %conv_out_V_load_305 = load i14* %conv_out_V_addr_305, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_305"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3480" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:916  %tmp_75 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 231, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="3481" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:917  %conv_out_V_addr_306 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_306"/></StgValue>
</operation>

<operation id="3482" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:918  %sext_ln1494_95 = sext i9 %add_ln1494_36 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_95"/></StgValue>
</operation>

<operation id="3483" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:919  %zext_ln1494_241 = zext i11 %sext_ln1494_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_241"/></StgValue>
</operation>

<operation id="3484" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:920  %conv_out_V_addr_307 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_241

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_307"/></StgValue>
</operation>

<operation id="3485" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2073  %max_pool_out_V_addr_75 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_84

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_75"/></StgValue>
</operation>

<operation id="3486" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3303  %conv_out_V_load_303 = load i14* %conv_out_V_addr_303, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_303"/></StgValue>
</operation>

<operation id="3487" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3304  %icmp_ln1494_303 = icmp sgt i14 %conv_out_V_load_303, %select_ln29_302

]]></Node>
<StgValue><ssdm name="icmp_ln1494_303"/></StgValue>
</operation>

<operation id="3488" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3305  %select_ln29_303 = select i1 %icmp_ln1494_303, i14 %conv_out_V_load_303, i14 %select_ln29_302

]]></Node>
<StgValue><ssdm name="select_ln29_303"/></StgValue>
</operation>

<operation id="3489" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3306  store i14 %select_ln29_303, i14* %max_pool_out_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3490" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3311  %zext_ln29_77 = zext i13 %select_ln29_304 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_77"/></StgValue>
</operation>

<operation id="3491" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3312  %conv_out_V_load_305 = load i14* %conv_out_V_addr_305, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_305"/></StgValue>
</operation>

<operation id="3492" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3313  %icmp_ln1494_305 = icmp sgt i14 %conv_out_V_load_305, %zext_ln29_77

]]></Node>
<StgValue><ssdm name="icmp_ln1494_305"/></StgValue>
</operation>

<operation id="3493" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3314  %select_ln29_305 = select i1 %icmp_ln1494_305, i14 %conv_out_V_load_305, i14 %zext_ln29_77

]]></Node>
<StgValue><ssdm name="select_ln29_305"/></StgValue>
</operation>

<operation id="3494" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3315  %conv_out_V_load_306 = load i14* %conv_out_V_addr_306, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_306"/></StgValue>
</operation>

<operation id="3495" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3318  %conv_out_V_load_307 = load i14* %conv_out_V_addr_307, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_307"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3496" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter_Loop:923  %add_ln1494_198 = add i10 -338, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="add_ln1494_198"/></StgValue>
</operation>

<operation id="3497" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="11" op_0_bw="10">
<![CDATA[
Filter_Loop:924  %sext_ln1494_96 = sext i10 %add_ln1494_198 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_96"/></StgValue>
</operation>

<operation id="3498" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:925  %zext_ln1494_242 = zext i11 %sext_ln1494_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_242"/></StgValue>
</operation>

<operation id="3499" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:926  %conv_out_V_addr_309 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_242

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_309"/></StgValue>
</operation>

<operation id="3500" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:927  %sext_ln1494_97 = sext i9 %add_ln1494_37 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_97"/></StgValue>
</operation>

<operation id="3501" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:928  %zext_ln1494_243 = zext i11 %sext_ln1494_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_243"/></StgValue>
</operation>

<operation id="3502" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:929  %conv_out_V_addr_310 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_243

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_310"/></StgValue>
</operation>

<operation id="3503" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2074  %max_pool_out_V_addr_76 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_76"/></StgValue>
</operation>

<operation id="3504" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3315  %conv_out_V_load_306 = load i14* %conv_out_V_addr_306, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_306"/></StgValue>
</operation>

<operation id="3505" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3316  %icmp_ln1494_306 = icmp sgt i14 %conv_out_V_load_306, %select_ln29_305

]]></Node>
<StgValue><ssdm name="icmp_ln1494_306"/></StgValue>
</operation>

<operation id="3506" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3317  %select_ln29_306 = select i1 %icmp_ln1494_306, i14 %conv_out_V_load_306, i14 %select_ln29_305

]]></Node>
<StgValue><ssdm name="select_ln29_306"/></StgValue>
</operation>

<operation id="3507" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3318  %conv_out_V_load_307 = load i14* %conv_out_V_addr_307, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_307"/></StgValue>
</operation>

<operation id="3508" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3319  %icmp_ln1494_307 = icmp sgt i14 %conv_out_V_load_307, %select_ln29_306

]]></Node>
<StgValue><ssdm name="icmp_ln1494_307"/></StgValue>
</operation>

<operation id="3509" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3320  %select_ln29_307 = select i1 %icmp_ln1494_307, i14 %conv_out_V_load_307, i14 %select_ln29_306

]]></Node>
<StgValue><ssdm name="select_ln29_307"/></StgValue>
</operation>

<operation id="3510" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3321  store i14 %select_ln29_307, i14* %max_pool_out_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3511" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3327  %conv_out_V_load_309 = load i14* %conv_out_V_addr_309, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_309"/></StgValue>
</operation>

<operation id="3512" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3330  %conv_out_V_load_310 = load i14* %conv_out_V_addr_310, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_310"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3513" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:930  %sext_ln1494_98 = sext i9 %add_ln1494_38 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_98"/></StgValue>
</operation>

<operation id="3514" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:931  %zext_ln1494_244 = zext i11 %sext_ln1494_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_244"/></StgValue>
</operation>

<operation id="3515" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:932  %conv_out_V_addr_311 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_244

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_311"/></StgValue>
</operation>

<operation id="3516" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:935  %sext_ln1494_99 = sext i9 %add_ln1494_39 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_99"/></StgValue>
</operation>

<operation id="3517" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:936  %zext_ln1494_245 = zext i11 %sext_ln1494_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_245"/></StgValue>
</operation>

<operation id="3518" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:937  %conv_out_V_addr_313 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_245

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_313"/></StgValue>
</operation>

<operation id="3519" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3326  %zext_ln29_78 = zext i13 %select_ln29_308 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_78"/></StgValue>
</operation>

<operation id="3520" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3327  %conv_out_V_load_309 = load i14* %conv_out_V_addr_309, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_309"/></StgValue>
</operation>

<operation id="3521" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3328  %icmp_ln1494_309 = icmp sgt i14 %conv_out_V_load_309, %zext_ln29_78

]]></Node>
<StgValue><ssdm name="icmp_ln1494_309"/></StgValue>
</operation>

<operation id="3522" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3329  %select_ln29_309 = select i1 %icmp_ln1494_309, i14 %conv_out_V_load_309, i14 %zext_ln29_78

]]></Node>
<StgValue><ssdm name="select_ln29_309"/></StgValue>
</operation>

<operation id="3523" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3330  %conv_out_V_load_310 = load i14* %conv_out_V_addr_310, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_310"/></StgValue>
</operation>

<operation id="3524" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3331  %icmp_ln1494_310 = icmp sgt i14 %conv_out_V_load_310, %select_ln29_309

]]></Node>
<StgValue><ssdm name="icmp_ln1494_310"/></StgValue>
</operation>

<operation id="3525" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3332  %select_ln29_310 = select i1 %icmp_ln1494_310, i14 %conv_out_V_load_310, i14 %select_ln29_309

]]></Node>
<StgValue><ssdm name="select_ln29_310"/></StgValue>
</operation>

<operation id="3526" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3333  %conv_out_V_load_311 = load i14* %conv_out_V_addr_311, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_311"/></StgValue>
</operation>

<operation id="3527" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3342  %conv_out_V_load_313 = load i14* %conv_out_V_addr_313, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_313"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3528" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="6">
<![CDATA[
Filter_Loop:938  %sext_ln1494_100 = sext i6 %add_ln1494_25 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_100"/></StgValue>
</operation>

<operation id="3529" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:939  %zext_ln1494_246 = zext i11 %sext_ln1494_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_246"/></StgValue>
</operation>

<operation id="3530" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:940  %conv_out_V_addr_314 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_246

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_314"/></StgValue>
</operation>

<operation id="3531" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="5">
<![CDATA[
Filter_Loop:941  %sext_ln1494_101 = sext i5 %add_ln1494_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_101"/></StgValue>
</operation>

<operation id="3532" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:942  %zext_ln1494_247 = zext i11 %sext_ln1494_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_247"/></StgValue>
</operation>

<operation id="3533" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:943  %conv_out_V_addr_315 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_247

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_315"/></StgValue>
</operation>

<operation id="3534" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2075  %max_pool_out_V_addr_77 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_86

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_77"/></StgValue>
</operation>

<operation id="3535" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3333  %conv_out_V_load_311 = load i14* %conv_out_V_addr_311, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_311"/></StgValue>
</operation>

<operation id="3536" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3334  %icmp_ln1494_311 = icmp sgt i14 %conv_out_V_load_311, %select_ln29_310

]]></Node>
<StgValue><ssdm name="icmp_ln1494_311"/></StgValue>
</operation>

<operation id="3537" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3335  %select_ln29_311 = select i1 %icmp_ln1494_311, i14 %conv_out_V_load_311, i14 %select_ln29_310

]]></Node>
<StgValue><ssdm name="select_ln29_311"/></StgValue>
</operation>

<operation id="3538" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3336  store i14 %select_ln29_311, i14* %max_pool_out_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3539" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3341  %zext_ln29_79 = zext i13 %select_ln29_312 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_79"/></StgValue>
</operation>

<operation id="3540" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3342  %conv_out_V_load_313 = load i14* %conv_out_V_addr_313, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_313"/></StgValue>
</operation>

<operation id="3541" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3343  %icmp_ln1494_313 = icmp sgt i14 %conv_out_V_load_313, %zext_ln29_79

]]></Node>
<StgValue><ssdm name="icmp_ln1494_313"/></StgValue>
</operation>

<operation id="3542" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3344  %select_ln29_313 = select i1 %icmp_ln1494_313, i14 %conv_out_V_load_313, i14 %zext_ln29_79

]]></Node>
<StgValue><ssdm name="select_ln29_313"/></StgValue>
</operation>

<operation id="3543" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3345  %conv_out_V_load_314 = load i14* %conv_out_V_addr_314, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_314"/></StgValue>
</operation>

<operation id="3544" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3348  %conv_out_V_load_315 = load i14* %conv_out_V_addr_315, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_315"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3545" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:947  %sext_ln1494_103 = sext i9 %add_ln1494_41 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_103"/></StgValue>
</operation>

<operation id="3546" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:948  %zext_ln1494_249 = zext i11 %sext_ln1494_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_249"/></StgValue>
</operation>

<operation id="3547" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:949  %conv_out_V_addr_317 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_249

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_317"/></StgValue>
</operation>

<operation id="3548" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:950  %tmp_78 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 255, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="3549" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:951  %conv_out_V_addr_318 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_318"/></StgValue>
</operation>

<operation id="3550" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2076  %max_pool_out_V_addr_78 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_51

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_78"/></StgValue>
</operation>

<operation id="3551" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3345  %conv_out_V_load_314 = load i14* %conv_out_V_addr_314, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_314"/></StgValue>
</operation>

<operation id="3552" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3346  %icmp_ln1494_314 = icmp sgt i14 %conv_out_V_load_314, %select_ln29_313

]]></Node>
<StgValue><ssdm name="icmp_ln1494_314"/></StgValue>
</operation>

<operation id="3553" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3347  %select_ln29_314 = select i1 %icmp_ln1494_314, i14 %conv_out_V_load_314, i14 %select_ln29_313

]]></Node>
<StgValue><ssdm name="select_ln29_314"/></StgValue>
</operation>

<operation id="3554" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3348  %conv_out_V_load_315 = load i14* %conv_out_V_addr_315, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_315"/></StgValue>
</operation>

<operation id="3555" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3349  %icmp_ln1494_315 = icmp sgt i14 %conv_out_V_load_315, %select_ln29_314

]]></Node>
<StgValue><ssdm name="icmp_ln1494_315"/></StgValue>
</operation>

<operation id="3556" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3350  %select_ln29_315 = select i1 %icmp_ln1494_315, i14 %conv_out_V_load_315, i14 %select_ln29_314

]]></Node>
<StgValue><ssdm name="select_ln29_315"/></StgValue>
</operation>

<operation id="3557" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3351  store i14 %select_ln29_315, i14* %max_pool_out_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3558" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3357  %conv_out_V_load_317 = load i14* %conv_out_V_addr_317, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_317"/></StgValue>
</operation>

<operation id="3559" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3360  %conv_out_V_load_318 = load i14* %conv_out_V_addr_318, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_318"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3560" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:952  %add_ln1494_199 = add i12 2046, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_199"/></StgValue>
</operation>

<operation id="3561" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:953  %zext_ln1494_250 = zext i12 %add_ln1494_199 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_250"/></StgValue>
</operation>

<operation id="3562" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:954  %conv_out_V_addr_319 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_250

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_319"/></StgValue>
</operation>

<operation id="3563" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:957  %sext_ln1494_104 = sext i9 %add_ln1494_43 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_104"/></StgValue>
</operation>

<operation id="3564" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:958  %zext_ln1494_251 = zext i11 %sext_ln1494_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_251"/></StgValue>
</operation>

<operation id="3565" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:959  %conv_out_V_addr_321 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_251

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_321"/></StgValue>
</operation>

<operation id="3566" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3356  %zext_ln29_80 = zext i13 %select_ln29_316 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_80"/></StgValue>
</operation>

<operation id="3567" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3357  %conv_out_V_load_317 = load i14* %conv_out_V_addr_317, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_317"/></StgValue>
</operation>

<operation id="3568" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3358  %icmp_ln1494_317 = icmp sgt i14 %conv_out_V_load_317, %zext_ln29_80

]]></Node>
<StgValue><ssdm name="icmp_ln1494_317"/></StgValue>
</operation>

<operation id="3569" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3359  %select_ln29_317 = select i1 %icmp_ln1494_317, i14 %conv_out_V_load_317, i14 %zext_ln29_80

]]></Node>
<StgValue><ssdm name="select_ln29_317"/></StgValue>
</operation>

<operation id="3570" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3360  %conv_out_V_load_318 = load i14* %conv_out_V_addr_318, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_318"/></StgValue>
</operation>

<operation id="3571" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3361  %icmp_ln1494_318 = icmp sgt i14 %conv_out_V_load_318, %select_ln29_317

]]></Node>
<StgValue><ssdm name="icmp_ln1494_318"/></StgValue>
</operation>

<operation id="3572" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3362  %select_ln29_318 = select i1 %icmp_ln1494_318, i14 %conv_out_V_load_318, i14 %select_ln29_317

]]></Node>
<StgValue><ssdm name="select_ln29_318"/></StgValue>
</operation>

<operation id="3573" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3363  %conv_out_V_load_319 = load i14* %conv_out_V_addr_319, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_319"/></StgValue>
</operation>

<operation id="3574" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3372  %conv_out_V_load_321 = load i14* %conv_out_V_addr_321, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_321"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3575" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:960  %add_ln1494_200 = add i12 -2044, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_200"/></StgValue>
</operation>

<operation id="3576" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:961  %zext_ln1494_252 = zext i12 %add_ln1494_200 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_252"/></StgValue>
</operation>

<operation id="3577" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:962  %conv_out_V_addr_322 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_252

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_322"/></StgValue>
</operation>

<operation id="3578" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:963  %add_ln1494_201 = add i12 -2038, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_201"/></StgValue>
</operation>

<operation id="3579" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:964  %zext_ln1494_253 = zext i12 %add_ln1494_201 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_253"/></StgValue>
</operation>

<operation id="3580" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:965  %conv_out_V_addr_323 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_253

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_323"/></StgValue>
</operation>

<operation id="3581" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2077  %max_pool_out_V_addr_79 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_52

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_79"/></StgValue>
</operation>

<operation id="3582" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3363  %conv_out_V_load_319 = load i14* %conv_out_V_addr_319, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_319"/></StgValue>
</operation>

<operation id="3583" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3364  %icmp_ln1494_319 = icmp sgt i14 %conv_out_V_load_319, %select_ln29_318

]]></Node>
<StgValue><ssdm name="icmp_ln1494_319"/></StgValue>
</operation>

<operation id="3584" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3365  %select_ln29_319 = select i1 %icmp_ln1494_319, i14 %conv_out_V_load_319, i14 %select_ln29_318

]]></Node>
<StgValue><ssdm name="select_ln29_319"/></StgValue>
</operation>

<operation id="3585" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3366  store i14 %select_ln29_319, i14* %max_pool_out_V_addr_79, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3586" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3371  %zext_ln29_81 = zext i13 %select_ln29_320 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_81"/></StgValue>
</operation>

<operation id="3587" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3372  %conv_out_V_load_321 = load i14* %conv_out_V_addr_321, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_321"/></StgValue>
</operation>

<operation id="3588" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3373  %icmp_ln1494_321 = icmp sgt i14 %conv_out_V_load_321, %zext_ln29_81

]]></Node>
<StgValue><ssdm name="icmp_ln1494_321"/></StgValue>
</operation>

<operation id="3589" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3374  %select_ln29_321 = select i1 %icmp_ln1494_321, i14 %conv_out_V_load_321, i14 %zext_ln29_81

]]></Node>
<StgValue><ssdm name="select_ln29_321"/></StgValue>
</operation>

<operation id="3590" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3375  %conv_out_V_load_322 = load i14* %conv_out_V_addr_322, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_322"/></StgValue>
</operation>

<operation id="3591" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3378  %conv_out_V_load_323 = load i14* %conv_out_V_addr_323, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_323"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3592" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="11" op_0_bw="9">
<![CDATA[
Filter_Loop:969  %sext_ln1494_106 = sext i9 %add_ln1494_47 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_106"/></StgValue>
</operation>

<operation id="3593" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:970  %zext_ln1494_255 = zext i11 %sext_ln1494_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_255"/></StgValue>
</operation>

<operation id="3594" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:971  %conv_out_V_addr_325 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_255

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_325"/></StgValue>
</operation>

<operation id="3595" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:972  %tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 258, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="3596" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:973  %conv_out_V_addr_326 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_326"/></StgValue>
</operation>

<operation id="3597" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2078  %max_pool_out_V_addr_80 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_80"/></StgValue>
</operation>

<operation id="3598" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3375  %conv_out_V_load_322 = load i14* %conv_out_V_addr_322, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_322"/></StgValue>
</operation>

<operation id="3599" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3376  %icmp_ln1494_322 = icmp sgt i14 %conv_out_V_load_322, %select_ln29_321

]]></Node>
<StgValue><ssdm name="icmp_ln1494_322"/></StgValue>
</operation>

<operation id="3600" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3377  %select_ln29_322 = select i1 %icmp_ln1494_322, i14 %conv_out_V_load_322, i14 %select_ln29_321

]]></Node>
<StgValue><ssdm name="select_ln29_322"/></StgValue>
</operation>

<operation id="3601" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3378  %conv_out_V_load_323 = load i14* %conv_out_V_addr_323, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_323"/></StgValue>
</operation>

<operation id="3602" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3379  %icmp_ln1494_323 = icmp sgt i14 %conv_out_V_load_323, %select_ln29_322

]]></Node>
<StgValue><ssdm name="icmp_ln1494_323"/></StgValue>
</operation>

<operation id="3603" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3380  %select_ln29_323 = select i1 %icmp_ln1494_323, i14 %conv_out_V_load_323, i14 %select_ln29_322

]]></Node>
<StgValue><ssdm name="select_ln29_323"/></StgValue>
</operation>

<operation id="3604" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3381  store i14 %select_ln29_323, i14* %max_pool_out_V_addr_80, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3605" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3387  %conv_out_V_load_325 = load i14* %conv_out_V_addr_325, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_325"/></StgValue>
</operation>

<operation id="3606" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3390  %conv_out_V_load_326 = load i14* %conv_out_V_addr_326, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_326"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3607" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:974  %add_ln1494_202 = add i12 -2026, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_202"/></StgValue>
</operation>

<operation id="3608" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:975  %zext_ln1494_256 = zext i12 %add_ln1494_202 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_256"/></StgValue>
</operation>

<operation id="3609" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:976  %conv_out_V_addr_327 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_256

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_327"/></StgValue>
</operation>

<operation id="3610" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="8">
<![CDATA[
Filter_Loop:979  %sext_ln1494_107 = sext i8 %add_ln1494_49 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_107"/></StgValue>
</operation>

<operation id="3611" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:980  %zext_ln1494_257 = zext i11 %sext_ln1494_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_257"/></StgValue>
</operation>

<operation id="3612" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:981  %conv_out_V_addr_329 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_257

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_329"/></StgValue>
</operation>

<operation id="3613" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3386  %zext_ln29_82 = zext i13 %select_ln29_324 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_82"/></StgValue>
</operation>

<operation id="3614" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3387  %conv_out_V_load_325 = load i14* %conv_out_V_addr_325, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_325"/></StgValue>
</operation>

<operation id="3615" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3388  %icmp_ln1494_325 = icmp sgt i14 %conv_out_V_load_325, %zext_ln29_82

]]></Node>
<StgValue><ssdm name="icmp_ln1494_325"/></StgValue>
</operation>

<operation id="3616" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3389  %select_ln29_325 = select i1 %icmp_ln1494_325, i14 %conv_out_V_load_325, i14 %zext_ln29_82

]]></Node>
<StgValue><ssdm name="select_ln29_325"/></StgValue>
</operation>

<operation id="3617" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3390  %conv_out_V_load_326 = load i14* %conv_out_V_addr_326, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_326"/></StgValue>
</operation>

<operation id="3618" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3391  %icmp_ln1494_326 = icmp sgt i14 %conv_out_V_load_326, %select_ln29_325

]]></Node>
<StgValue><ssdm name="icmp_ln1494_326"/></StgValue>
</operation>

<operation id="3619" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3392  %select_ln29_326 = select i1 %icmp_ln1494_326, i14 %conv_out_V_load_326, i14 %select_ln29_325

]]></Node>
<StgValue><ssdm name="select_ln29_326"/></StgValue>
</operation>

<operation id="3620" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3393  %conv_out_V_load_327 = load i14* %conv_out_V_addr_327, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_327"/></StgValue>
</operation>

<operation id="3621" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3402  %conv_out_V_load_329 = load i14* %conv_out_V_addr_329, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_329"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3622" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:982  %add_ln1494_203 = add i12 -2020, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_203"/></StgValue>
</operation>

<operation id="3623" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:983  %zext_ln1494_258 = zext i12 %add_ln1494_203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_258"/></StgValue>
</operation>

<operation id="3624" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:984  %conv_out_V_addr_330 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_258

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_330"/></StgValue>
</operation>

<operation id="3625" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:985  %add_ln1494_204 = add i12 -2014, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_204"/></StgValue>
</operation>

<operation id="3626" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:986  %zext_ln1494_259 = zext i12 %add_ln1494_204 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_259"/></StgValue>
</operation>

<operation id="3627" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:987  %conv_out_V_addr_331 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_259

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_331"/></StgValue>
</operation>

<operation id="3628" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2079  %max_pool_out_V_addr_81 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_55

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_81"/></StgValue>
</operation>

<operation id="3629" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3393  %conv_out_V_load_327 = load i14* %conv_out_V_addr_327, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_327"/></StgValue>
</operation>

<operation id="3630" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3394  %icmp_ln1494_327 = icmp sgt i14 %conv_out_V_load_327, %select_ln29_326

]]></Node>
<StgValue><ssdm name="icmp_ln1494_327"/></StgValue>
</operation>

<operation id="3631" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3395  %select_ln29_327 = select i1 %icmp_ln1494_327, i14 %conv_out_V_load_327, i14 %select_ln29_326

]]></Node>
<StgValue><ssdm name="select_ln29_327"/></StgValue>
</operation>

<operation id="3632" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3396  store i14 %select_ln29_327, i14* %max_pool_out_V_addr_81, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3633" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3401  %zext_ln29_83 = zext i13 %select_ln29_328 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_83"/></StgValue>
</operation>

<operation id="3634" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3402  %conv_out_V_load_329 = load i14* %conv_out_V_addr_329, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_329"/></StgValue>
</operation>

<operation id="3635" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3403  %icmp_ln1494_329 = icmp sgt i14 %conv_out_V_load_329, %zext_ln29_83

]]></Node>
<StgValue><ssdm name="icmp_ln1494_329"/></StgValue>
</operation>

<operation id="3636" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3404  %select_ln29_329 = select i1 %icmp_ln1494_329, i14 %conv_out_V_load_329, i14 %zext_ln29_83

]]></Node>
<StgValue><ssdm name="select_ln29_329"/></StgValue>
</operation>

<operation id="3637" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3405  %conv_out_V_load_330 = load i14* %conv_out_V_addr_330, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_330"/></StgValue>
</operation>

<operation id="3638" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3408  %conv_out_V_load_331 = load i14* %conv_out_V_addr_331, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_331"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3639" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="11" op_0_bw="8">
<![CDATA[
Filter_Loop:991  %sext_ln1494_109 = sext i8 %add_ln1494_53 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_109"/></StgValue>
</operation>

<operation id="3640" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:992  %zext_ln1494_261 = zext i11 %sext_ln1494_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_261"/></StgValue>
</operation>

<operation id="3641" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:993  %conv_out_V_addr_333 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_261

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_333"/></StgValue>
</operation>

<operation id="3642" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:994  %tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 261, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="3643" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:995  %conv_out_V_addr_334 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_334"/></StgValue>
</operation>

<operation id="3644" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2080  %max_pool_out_V_addr_82 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_57

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_82"/></StgValue>
</operation>

<operation id="3645" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3405  %conv_out_V_load_330 = load i14* %conv_out_V_addr_330, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_330"/></StgValue>
</operation>

<operation id="3646" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3406  %icmp_ln1494_330 = icmp sgt i14 %conv_out_V_load_330, %select_ln29_329

]]></Node>
<StgValue><ssdm name="icmp_ln1494_330"/></StgValue>
</operation>

<operation id="3647" st_id="211" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3407  %select_ln29_330 = select i1 %icmp_ln1494_330, i14 %conv_out_V_load_330, i14 %select_ln29_329

]]></Node>
<StgValue><ssdm name="select_ln29_330"/></StgValue>
</operation>

<operation id="3648" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3408  %conv_out_V_load_331 = load i14* %conv_out_V_addr_331, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_331"/></StgValue>
</operation>

<operation id="3649" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3409  %icmp_ln1494_331 = icmp sgt i14 %conv_out_V_load_331, %select_ln29_330

]]></Node>
<StgValue><ssdm name="icmp_ln1494_331"/></StgValue>
</operation>

<operation id="3650" st_id="211" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3410  %select_ln29_331 = select i1 %icmp_ln1494_331, i14 %conv_out_V_load_331, i14 %select_ln29_330

]]></Node>
<StgValue><ssdm name="select_ln29_331"/></StgValue>
</operation>

<operation id="3651" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3411  store i14 %select_ln29_331, i14* %max_pool_out_V_addr_82, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3652" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3417  %conv_out_V_load_333 = load i14* %conv_out_V_addr_333, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_333"/></StgValue>
</operation>

<operation id="3653" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3420  %conv_out_V_load_334 = load i14* %conv_out_V_addr_334, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_334"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3654" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:996  %add_ln1494_205 = add i12 -2002, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_205"/></StgValue>
</operation>

<operation id="3655" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:997  %zext_ln1494_262 = zext i12 %add_ln1494_205 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_262"/></StgValue>
</operation>

<operation id="3656" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:998  %conv_out_V_addr_335 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_262

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_335"/></StgValue>
</operation>

<operation id="3657" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="11" op_0_bw="8">
<![CDATA[
Filter_Loop:1001  %sext_ln1494_110 = sext i8 %add_ln1494_55 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_110"/></StgValue>
</operation>

<operation id="3658" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1002  %zext_ln1494_263 = zext i11 %sext_ln1494_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_263"/></StgValue>
</operation>

<operation id="3659" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1003  %conv_out_V_addr_337 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_263

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_337"/></StgValue>
</operation>

<operation id="3660" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3416  %zext_ln29_84 = zext i13 %select_ln29_332 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_84"/></StgValue>
</operation>

<operation id="3661" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3417  %conv_out_V_load_333 = load i14* %conv_out_V_addr_333, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_333"/></StgValue>
</operation>

<operation id="3662" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3418  %icmp_ln1494_333 = icmp sgt i14 %conv_out_V_load_333, %zext_ln29_84

]]></Node>
<StgValue><ssdm name="icmp_ln1494_333"/></StgValue>
</operation>

<operation id="3663" st_id="212" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3419  %select_ln29_333 = select i1 %icmp_ln1494_333, i14 %conv_out_V_load_333, i14 %zext_ln29_84

]]></Node>
<StgValue><ssdm name="select_ln29_333"/></StgValue>
</operation>

<operation id="3664" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3420  %conv_out_V_load_334 = load i14* %conv_out_V_addr_334, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_334"/></StgValue>
</operation>

<operation id="3665" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3421  %icmp_ln1494_334 = icmp sgt i14 %conv_out_V_load_334, %select_ln29_333

]]></Node>
<StgValue><ssdm name="icmp_ln1494_334"/></StgValue>
</operation>

<operation id="3666" st_id="212" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3422  %select_ln29_334 = select i1 %icmp_ln1494_334, i14 %conv_out_V_load_334, i14 %select_ln29_333

]]></Node>
<StgValue><ssdm name="select_ln29_334"/></StgValue>
</operation>

<operation id="3667" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3423  %conv_out_V_load_335 = load i14* %conv_out_V_addr_335, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_335"/></StgValue>
</operation>

<operation id="3668" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3432  %conv_out_V_load_337 = load i14* %conv_out_V_addr_337, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_337"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3669" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1004  %add_ln1494_206 = add i12 -1996, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_206"/></StgValue>
</operation>

<operation id="3670" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1005  %zext_ln1494_264 = zext i12 %add_ln1494_206 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_264"/></StgValue>
</operation>

<operation id="3671" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1006  %conv_out_V_addr_338 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_264

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_338"/></StgValue>
</operation>

<operation id="3672" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1007  %add_ln1494_207 = add i12 -1990, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_207"/></StgValue>
</operation>

<operation id="3673" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1008  %zext_ln1494_265 = zext i12 %add_ln1494_207 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_265"/></StgValue>
</operation>

<operation id="3674" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1009  %conv_out_V_addr_339 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_265

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_339"/></StgValue>
</operation>

<operation id="3675" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2081  %max_pool_out_V_addr_83 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_58

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_83"/></StgValue>
</operation>

<operation id="3676" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3423  %conv_out_V_load_335 = load i14* %conv_out_V_addr_335, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_335"/></StgValue>
</operation>

<operation id="3677" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3424  %icmp_ln1494_335 = icmp sgt i14 %conv_out_V_load_335, %select_ln29_334

]]></Node>
<StgValue><ssdm name="icmp_ln1494_335"/></StgValue>
</operation>

<operation id="3678" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3425  %select_ln29_335 = select i1 %icmp_ln1494_335, i14 %conv_out_V_load_335, i14 %select_ln29_334

]]></Node>
<StgValue><ssdm name="select_ln29_335"/></StgValue>
</operation>

<operation id="3679" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3426  store i14 %select_ln29_335, i14* %max_pool_out_V_addr_83, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3680" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3431  %zext_ln29_85 = zext i13 %select_ln29_336 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_85"/></StgValue>
</operation>

<operation id="3681" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3432  %conv_out_V_load_337 = load i14* %conv_out_V_addr_337, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_337"/></StgValue>
</operation>

<operation id="3682" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3433  %icmp_ln1494_337 = icmp sgt i14 %conv_out_V_load_337, %zext_ln29_85

]]></Node>
<StgValue><ssdm name="icmp_ln1494_337"/></StgValue>
</operation>

<operation id="3683" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3434  %select_ln29_337 = select i1 %icmp_ln1494_337, i14 %conv_out_V_load_337, i14 %zext_ln29_85

]]></Node>
<StgValue><ssdm name="select_ln29_337"/></StgValue>
</operation>

<operation id="3684" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3435  %conv_out_V_load_338 = load i14* %conv_out_V_addr_338, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_338"/></StgValue>
</operation>

<operation id="3685" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3438  %conv_out_V_load_339 = load i14* %conv_out_V_addr_339, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_339"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3686" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="11" op_0_bw="8">
<![CDATA[
Filter_Loop:1013  %sext_ln1494_112 = sext i8 %add_ln1494_59 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_112"/></StgValue>
</operation>

<operation id="3687" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1014  %zext_ln1494_267 = zext i11 %sext_ln1494_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_267"/></StgValue>
</operation>

<operation id="3688" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1015  %conv_out_V_addr_341 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_267

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_341"/></StgValue>
</operation>

<operation id="3689" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1016  %tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 264, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="3690" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1017  %conv_out_V_addr_342 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_342"/></StgValue>
</operation>

<operation id="3691" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2082  %max_pool_out_V_addr_84 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_84"/></StgValue>
</operation>

<operation id="3692" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3435  %conv_out_V_load_338 = load i14* %conv_out_V_addr_338, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_338"/></StgValue>
</operation>

<operation id="3693" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3436  %icmp_ln1494_338 = icmp sgt i14 %conv_out_V_load_338, %select_ln29_337

]]></Node>
<StgValue><ssdm name="icmp_ln1494_338"/></StgValue>
</operation>

<operation id="3694" st_id="214" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3437  %select_ln29_338 = select i1 %icmp_ln1494_338, i14 %conv_out_V_load_338, i14 %select_ln29_337

]]></Node>
<StgValue><ssdm name="select_ln29_338"/></StgValue>
</operation>

<operation id="3695" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3438  %conv_out_V_load_339 = load i14* %conv_out_V_addr_339, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_339"/></StgValue>
</operation>

<operation id="3696" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3439  %icmp_ln1494_339 = icmp sgt i14 %conv_out_V_load_339, %select_ln29_338

]]></Node>
<StgValue><ssdm name="icmp_ln1494_339"/></StgValue>
</operation>

<operation id="3697" st_id="214" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3440  %select_ln29_339 = select i1 %icmp_ln1494_339, i14 %conv_out_V_load_339, i14 %select_ln29_338

]]></Node>
<StgValue><ssdm name="select_ln29_339"/></StgValue>
</operation>

<operation id="3698" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3441  store i14 %select_ln29_339, i14* %max_pool_out_V_addr_84, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3699" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3447  %conv_out_V_load_341 = load i14* %conv_out_V_addr_341, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_341"/></StgValue>
</operation>

<operation id="3700" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3450  %conv_out_V_load_342 = load i14* %conv_out_V_addr_342, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_342"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3701" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1018  %add_ln1494_208 = add i12 -1978, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_208"/></StgValue>
</operation>

<operation id="3702" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1019  %zext_ln1494_268 = zext i12 %add_ln1494_208 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_268"/></StgValue>
</operation>

<operation id="3703" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1020  %conv_out_V_addr_343 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_268

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_343"/></StgValue>
</operation>

<operation id="3704" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="11" op_0_bw="8">
<![CDATA[
Filter_Loop:1023  %sext_ln1494_113 = sext i8 %add_ln1494_61 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_113"/></StgValue>
</operation>

<operation id="3705" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1024  %zext_ln1494_269 = zext i11 %sext_ln1494_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_269"/></StgValue>
</operation>

<operation id="3706" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1025  %conv_out_V_addr_345 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_269

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_345"/></StgValue>
</operation>

<operation id="3707" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3446  %zext_ln29_86 = zext i13 %select_ln29_340 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_86"/></StgValue>
</operation>

<operation id="3708" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3447  %conv_out_V_load_341 = load i14* %conv_out_V_addr_341, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_341"/></StgValue>
</operation>

<operation id="3709" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3448  %icmp_ln1494_341 = icmp sgt i14 %conv_out_V_load_341, %zext_ln29_86

]]></Node>
<StgValue><ssdm name="icmp_ln1494_341"/></StgValue>
</operation>

<operation id="3710" st_id="215" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3449  %select_ln29_341 = select i1 %icmp_ln1494_341, i14 %conv_out_V_load_341, i14 %zext_ln29_86

]]></Node>
<StgValue><ssdm name="select_ln29_341"/></StgValue>
</operation>

<operation id="3711" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3450  %conv_out_V_load_342 = load i14* %conv_out_V_addr_342, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_342"/></StgValue>
</operation>

<operation id="3712" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3451  %icmp_ln1494_342 = icmp sgt i14 %conv_out_V_load_342, %select_ln29_341

]]></Node>
<StgValue><ssdm name="icmp_ln1494_342"/></StgValue>
</operation>

<operation id="3713" st_id="215" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3452  %select_ln29_342 = select i1 %icmp_ln1494_342, i14 %conv_out_V_load_342, i14 %select_ln29_341

]]></Node>
<StgValue><ssdm name="select_ln29_342"/></StgValue>
</operation>

<operation id="3714" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3453  %conv_out_V_load_343 = load i14* %conv_out_V_addr_343, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_343"/></StgValue>
</operation>

<operation id="3715" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3462  %conv_out_V_load_345 = load i14* %conv_out_V_addr_345, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_345"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3716" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1026  %add_ln1494_209 = add i12 -1972, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_209"/></StgValue>
</operation>

<operation id="3717" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1027  %zext_ln1494_270 = zext i12 %add_ln1494_209 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_270"/></StgValue>
</operation>

<operation id="3718" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1028  %conv_out_V_addr_346 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_270

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_346"/></StgValue>
</operation>

<operation id="3719" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1029  %add_ln1494_210 = add i12 -1966, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_210"/></StgValue>
</operation>

<operation id="3720" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1030  %zext_ln1494_271 = zext i12 %add_ln1494_210 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_271"/></StgValue>
</operation>

<operation id="3721" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1031  %conv_out_V_addr_347 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_271

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_347"/></StgValue>
</operation>

<operation id="3722" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2083  %max_pool_out_V_addr_85 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_61

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_85"/></StgValue>
</operation>

<operation id="3723" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3453  %conv_out_V_load_343 = load i14* %conv_out_V_addr_343, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_343"/></StgValue>
</operation>

<operation id="3724" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3454  %icmp_ln1494_343 = icmp sgt i14 %conv_out_V_load_343, %select_ln29_342

]]></Node>
<StgValue><ssdm name="icmp_ln1494_343"/></StgValue>
</operation>

<operation id="3725" st_id="216" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3455  %select_ln29_343 = select i1 %icmp_ln1494_343, i14 %conv_out_V_load_343, i14 %select_ln29_342

]]></Node>
<StgValue><ssdm name="select_ln29_343"/></StgValue>
</operation>

<operation id="3726" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3456  store i14 %select_ln29_343, i14* %max_pool_out_V_addr_85, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3727" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3461  %zext_ln29_87 = zext i13 %select_ln29_344 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_87"/></StgValue>
</operation>

<operation id="3728" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3462  %conv_out_V_load_345 = load i14* %conv_out_V_addr_345, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_345"/></StgValue>
</operation>

<operation id="3729" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3463  %icmp_ln1494_345 = icmp sgt i14 %conv_out_V_load_345, %zext_ln29_87

]]></Node>
<StgValue><ssdm name="icmp_ln1494_345"/></StgValue>
</operation>

<operation id="3730" st_id="216" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3464  %select_ln29_345 = select i1 %icmp_ln1494_345, i14 %conv_out_V_load_345, i14 %zext_ln29_87

]]></Node>
<StgValue><ssdm name="select_ln29_345"/></StgValue>
</operation>

<operation id="3731" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3465  %conv_out_V_load_346 = load i14* %conv_out_V_addr_346, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_346"/></StgValue>
</operation>

<operation id="3732" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3468  %conv_out_V_load_347 = load i14* %conv_out_V_addr_347, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_347"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3733" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="11" op_0_bw="7">
<![CDATA[
Filter_Loop:1035  %sext_ln1494_115 = sext i7 %add_ln1494_17 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_115"/></StgValue>
</operation>

<operation id="3734" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1036  %zext_ln1494_273 = zext i11 %sext_ln1494_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_273"/></StgValue>
</operation>

<operation id="3735" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1037  %conv_out_V_addr_349 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_273

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_349"/></StgValue>
</operation>

<operation id="3736" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1038  %tmp_86 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 267, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="3737" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1039  %conv_out_V_addr_350 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_350"/></StgValue>
</operation>

<operation id="3738" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2084  %max_pool_out_V_addr_86 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_63

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_86"/></StgValue>
</operation>

<operation id="3739" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3465  %conv_out_V_load_346 = load i14* %conv_out_V_addr_346, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_346"/></StgValue>
</operation>

<operation id="3740" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3466  %icmp_ln1494_346 = icmp sgt i14 %conv_out_V_load_346, %select_ln29_345

]]></Node>
<StgValue><ssdm name="icmp_ln1494_346"/></StgValue>
</operation>

<operation id="3741" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3467  %select_ln29_346 = select i1 %icmp_ln1494_346, i14 %conv_out_V_load_346, i14 %select_ln29_345

]]></Node>
<StgValue><ssdm name="select_ln29_346"/></StgValue>
</operation>

<operation id="3742" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3468  %conv_out_V_load_347 = load i14* %conv_out_V_addr_347, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_347"/></StgValue>
</operation>

<operation id="3743" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3469  %icmp_ln1494_347 = icmp sgt i14 %conv_out_V_load_347, %select_ln29_346

]]></Node>
<StgValue><ssdm name="icmp_ln1494_347"/></StgValue>
</operation>

<operation id="3744" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3470  %select_ln29_347 = select i1 %icmp_ln1494_347, i14 %conv_out_V_load_347, i14 %select_ln29_346

]]></Node>
<StgValue><ssdm name="select_ln29_347"/></StgValue>
</operation>

<operation id="3745" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3471  store i14 %select_ln29_347, i14* %max_pool_out_V_addr_86, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3746" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3477  %conv_out_V_load_349 = load i14* %conv_out_V_addr_349, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_349"/></StgValue>
</operation>

<operation id="3747" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3480  %conv_out_V_load_350 = load i14* %conv_out_V_addr_350, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_350"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3748" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1040  %add_ln1494_211 = add i12 -1954, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_211"/></StgValue>
</operation>

<operation id="3749" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1041  %zext_ln1494_274 = zext i12 %add_ln1494_211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_274"/></StgValue>
</operation>

<operation id="3750" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1042  %conv_out_V_addr_351 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_274

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_351"/></StgValue>
</operation>

<operation id="3751" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="11" op_0_bw="7">
<![CDATA[
Filter_Loop:1045  %sext_ln1494_116 = sext i7 %add_ln1494_19 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_116"/></StgValue>
</operation>

<operation id="3752" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1046  %zext_ln1494_275 = zext i11 %sext_ln1494_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_275"/></StgValue>
</operation>

<operation id="3753" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1047  %conv_out_V_addr_353 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_275

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_353"/></StgValue>
</operation>

<operation id="3754" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3476  %zext_ln29_88 = zext i13 %select_ln29_348 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_88"/></StgValue>
</operation>

<operation id="3755" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3477  %conv_out_V_load_349 = load i14* %conv_out_V_addr_349, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_349"/></StgValue>
</operation>

<operation id="3756" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3478  %icmp_ln1494_349 = icmp sgt i14 %conv_out_V_load_349, %zext_ln29_88

]]></Node>
<StgValue><ssdm name="icmp_ln1494_349"/></StgValue>
</operation>

<operation id="3757" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3479  %select_ln29_349 = select i1 %icmp_ln1494_349, i14 %conv_out_V_load_349, i14 %zext_ln29_88

]]></Node>
<StgValue><ssdm name="select_ln29_349"/></StgValue>
</operation>

<operation id="3758" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3480  %conv_out_V_load_350 = load i14* %conv_out_V_addr_350, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_350"/></StgValue>
</operation>

<operation id="3759" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3481  %icmp_ln1494_350 = icmp sgt i14 %conv_out_V_load_350, %select_ln29_349

]]></Node>
<StgValue><ssdm name="icmp_ln1494_350"/></StgValue>
</operation>

<operation id="3760" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3482  %select_ln29_350 = select i1 %icmp_ln1494_350, i14 %conv_out_V_load_350, i14 %select_ln29_349

]]></Node>
<StgValue><ssdm name="select_ln29_350"/></StgValue>
</operation>

<operation id="3761" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3483  %conv_out_V_load_351 = load i14* %conv_out_V_addr_351, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_351"/></StgValue>
</operation>

<operation id="3762" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3492  %conv_out_V_load_353 = load i14* %conv_out_V_addr_353, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_353"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3763" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1048  %add_ln1494_212 = add i12 -1948, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_212"/></StgValue>
</operation>

<operation id="3764" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1049  %zext_ln1494_276 = zext i12 %add_ln1494_212 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_276"/></StgValue>
</operation>

<operation id="3765" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1050  %conv_out_V_addr_354 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_276

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_354"/></StgValue>
</operation>

<operation id="3766" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1051  %add_ln1494_213 = add i12 -1942, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_213"/></StgValue>
</operation>

<operation id="3767" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1052  %zext_ln1494_277 = zext i12 %add_ln1494_213 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_277"/></StgValue>
</operation>

<operation id="3768" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1053  %conv_out_V_addr_355 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_277

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_355"/></StgValue>
</operation>

<operation id="3769" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2085  %max_pool_out_V_addr_87 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_64

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_87"/></StgValue>
</operation>

<operation id="3770" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3483  %conv_out_V_load_351 = load i14* %conv_out_V_addr_351, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_351"/></StgValue>
</operation>

<operation id="3771" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3484  %icmp_ln1494_351 = icmp sgt i14 %conv_out_V_load_351, %select_ln29_350

]]></Node>
<StgValue><ssdm name="icmp_ln1494_351"/></StgValue>
</operation>

<operation id="3772" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3485  %select_ln29_351 = select i1 %icmp_ln1494_351, i14 %conv_out_V_load_351, i14 %select_ln29_350

]]></Node>
<StgValue><ssdm name="select_ln29_351"/></StgValue>
</operation>

<operation id="3773" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3486  store i14 %select_ln29_351, i14* %max_pool_out_V_addr_87, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3774" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3491  %zext_ln29_89 = zext i13 %select_ln29_352 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_89"/></StgValue>
</operation>

<operation id="3775" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3492  %conv_out_V_load_353 = load i14* %conv_out_V_addr_353, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_353"/></StgValue>
</operation>

<operation id="3776" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3493  %icmp_ln1494_353 = icmp sgt i14 %conv_out_V_load_353, %zext_ln29_89

]]></Node>
<StgValue><ssdm name="icmp_ln1494_353"/></StgValue>
</operation>

<operation id="3777" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3494  %select_ln29_353 = select i1 %icmp_ln1494_353, i14 %conv_out_V_load_353, i14 %zext_ln29_89

]]></Node>
<StgValue><ssdm name="select_ln29_353"/></StgValue>
</operation>

<operation id="3778" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3495  %conv_out_V_load_354 = load i14* %conv_out_V_addr_354, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_354"/></StgValue>
</operation>

<operation id="3779" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3498  %conv_out_V_load_355 = load i14* %conv_out_V_addr_355, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_355"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3780" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="11" op_0_bw="7">
<![CDATA[
Filter_Loop:1057  %sext_ln1494_118 = sext i7 %add_ln1494_21 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_118"/></StgValue>
</operation>

<operation id="3781" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1058  %zext_ln1494_279 = zext i11 %sext_ln1494_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_279"/></StgValue>
</operation>

<operation id="3782" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1059  %conv_out_V_addr_357 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_279

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_357"/></StgValue>
</operation>

<operation id="3783" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1060  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 270, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="3784" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1061  %conv_out_V_addr_358 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_358"/></StgValue>
</operation>

<operation id="3785" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2086  %max_pool_out_V_addr_88 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_88"/></StgValue>
</operation>

<operation id="3786" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3495  %conv_out_V_load_354 = load i14* %conv_out_V_addr_354, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_354"/></StgValue>
</operation>

<operation id="3787" st_id="220" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3496  %icmp_ln1494_354 = icmp sgt i14 %conv_out_V_load_354, %select_ln29_353

]]></Node>
<StgValue><ssdm name="icmp_ln1494_354"/></StgValue>
</operation>

<operation id="3788" st_id="220" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3497  %select_ln29_354 = select i1 %icmp_ln1494_354, i14 %conv_out_V_load_354, i14 %select_ln29_353

]]></Node>
<StgValue><ssdm name="select_ln29_354"/></StgValue>
</operation>

<operation id="3789" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3498  %conv_out_V_load_355 = load i14* %conv_out_V_addr_355, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_355"/></StgValue>
</operation>

<operation id="3790" st_id="220" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3499  %icmp_ln1494_355 = icmp sgt i14 %conv_out_V_load_355, %select_ln29_354

]]></Node>
<StgValue><ssdm name="icmp_ln1494_355"/></StgValue>
</operation>

<operation id="3791" st_id="220" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3500  %select_ln29_355 = select i1 %icmp_ln1494_355, i14 %conv_out_V_load_355, i14 %select_ln29_354

]]></Node>
<StgValue><ssdm name="select_ln29_355"/></StgValue>
</operation>

<operation id="3792" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3501  store i14 %select_ln29_355, i14* %max_pool_out_V_addr_88, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3793" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3507  %conv_out_V_load_357 = load i14* %conv_out_V_addr_357, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_357"/></StgValue>
</operation>

<operation id="3794" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3510  %conv_out_V_load_358 = load i14* %conv_out_V_addr_358, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_358"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3795" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1062  %add_ln1494_214 = add i12 -1930, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_214"/></StgValue>
</operation>

<operation id="3796" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1063  %zext_ln1494_280 = zext i12 %add_ln1494_214 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_280"/></StgValue>
</operation>

<operation id="3797" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1064  %conv_out_V_addr_359 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_280

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_359"/></StgValue>
</operation>

<operation id="3798" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="11" op_0_bw="6">
<![CDATA[
Filter_Loop:1067  %sext_ln1494_119 = sext i6 %add_ln1494_22 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1494_119"/></StgValue>
</operation>

<operation id="3799" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="11">
<![CDATA[
Filter_Loop:1068  %zext_ln1494_281 = zext i11 %sext_ln1494_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_281"/></StgValue>
</operation>

<operation id="3800" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1069  %conv_out_V_addr_361 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_281

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_361"/></StgValue>
</operation>

<operation id="3801" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3506  %zext_ln29_90 = zext i13 %select_ln29_356 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_90"/></StgValue>
</operation>

<operation id="3802" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3507  %conv_out_V_load_357 = load i14* %conv_out_V_addr_357, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_357"/></StgValue>
</operation>

<operation id="3803" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3508  %icmp_ln1494_357 = icmp sgt i14 %conv_out_V_load_357, %zext_ln29_90

]]></Node>
<StgValue><ssdm name="icmp_ln1494_357"/></StgValue>
</operation>

<operation id="3804" st_id="221" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3509  %select_ln29_357 = select i1 %icmp_ln1494_357, i14 %conv_out_V_load_357, i14 %zext_ln29_90

]]></Node>
<StgValue><ssdm name="select_ln29_357"/></StgValue>
</operation>

<operation id="3805" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3510  %conv_out_V_load_358 = load i14* %conv_out_V_addr_358, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_358"/></StgValue>
</operation>

<operation id="3806" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3511  %icmp_ln1494_358 = icmp sgt i14 %conv_out_V_load_358, %select_ln29_357

]]></Node>
<StgValue><ssdm name="icmp_ln1494_358"/></StgValue>
</operation>

<operation id="3807" st_id="221" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3512  %select_ln29_358 = select i1 %icmp_ln1494_358, i14 %conv_out_V_load_358, i14 %select_ln29_357

]]></Node>
<StgValue><ssdm name="select_ln29_358"/></StgValue>
</operation>

<operation id="3808" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3513  %conv_out_V_load_359 = load i14* %conv_out_V_addr_359, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_359"/></StgValue>
</operation>

<operation id="3809" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3522  %conv_out_V_load_361 = load i14* %conv_out_V_addr_361, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_361"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3810" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1070  %add_ln1494_215 = add i12 -1924, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_215"/></StgValue>
</operation>

<operation id="3811" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1071  %zext_ln1494_282 = zext i12 %add_ln1494_215 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_282"/></StgValue>
</operation>

<operation id="3812" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1072  %conv_out_V_addr_362 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_282

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_362"/></StgValue>
</operation>

<operation id="3813" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1073  %add_ln1494_216 = add i12 -1918, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_216"/></StgValue>
</operation>

<operation id="3814" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1074  %zext_ln1494_283 = zext i12 %add_ln1494_216 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_283"/></StgValue>
</operation>

<operation id="3815" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1075  %conv_out_V_addr_363 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_283

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_363"/></StgValue>
</operation>

<operation id="3816" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2087  %max_pool_out_V_addr_89 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_67

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_89"/></StgValue>
</operation>

<operation id="3817" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3513  %conv_out_V_load_359 = load i14* %conv_out_V_addr_359, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_359"/></StgValue>
</operation>

<operation id="3818" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3514  %icmp_ln1494_359 = icmp sgt i14 %conv_out_V_load_359, %select_ln29_358

]]></Node>
<StgValue><ssdm name="icmp_ln1494_359"/></StgValue>
</operation>

<operation id="3819" st_id="222" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3515  %select_ln29_359 = select i1 %icmp_ln1494_359, i14 %conv_out_V_load_359, i14 %select_ln29_358

]]></Node>
<StgValue><ssdm name="select_ln29_359"/></StgValue>
</operation>

<operation id="3820" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3516  store i14 %select_ln29_359, i14* %max_pool_out_V_addr_89, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3821" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3521  %zext_ln29_91 = zext i13 %select_ln29_360 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_91"/></StgValue>
</operation>

<operation id="3822" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3522  %conv_out_V_load_361 = load i14* %conv_out_V_addr_361, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_361"/></StgValue>
</operation>

<operation id="3823" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3523  %icmp_ln1494_361 = icmp sgt i14 %conv_out_V_load_361, %zext_ln29_91

]]></Node>
<StgValue><ssdm name="icmp_ln1494_361"/></StgValue>
</operation>

<operation id="3824" st_id="222" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3524  %select_ln29_361 = select i1 %icmp_ln1494_361, i14 %conv_out_V_load_361, i14 %zext_ln29_91

]]></Node>
<StgValue><ssdm name="select_ln29_361"/></StgValue>
</operation>

<operation id="3825" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3525  %conv_out_V_load_362 = load i14* %conv_out_V_addr_362, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_362"/></StgValue>
</operation>

<operation id="3826" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3528  %conv_out_V_load_363 = load i14* %conv_out_V_addr_363, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_363"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3827" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1078  %add_ln1494_217 = add i12 -1906, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_217"/></StgValue>
</operation>

<operation id="3828" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1079  %zext_ln1494_284 = zext i12 %add_ln1494_217 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_284"/></StgValue>
</operation>

<operation id="3829" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1080  %conv_out_V_addr_365 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_284

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_365"/></StgValue>
</operation>

<operation id="3830" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1081  %add_ln1494_218 = add i12 -1756, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_218"/></StgValue>
</operation>

<operation id="3831" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1082  %zext_ln1494_285 = zext i12 %add_ln1494_218 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_285"/></StgValue>
</operation>

<operation id="3832" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1083  %conv_out_V_addr_366 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_285

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_366"/></StgValue>
</operation>

<operation id="3833" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2088  %max_pool_out_V_addr_90 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_69

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_90"/></StgValue>
</operation>

<operation id="3834" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3525  %conv_out_V_load_362 = load i14* %conv_out_V_addr_362, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_362"/></StgValue>
</operation>

<operation id="3835" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3526  %icmp_ln1494_362 = icmp sgt i14 %conv_out_V_load_362, %select_ln29_361

]]></Node>
<StgValue><ssdm name="icmp_ln1494_362"/></StgValue>
</operation>

<operation id="3836" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3527  %select_ln29_362 = select i1 %icmp_ln1494_362, i14 %conv_out_V_load_362, i14 %select_ln29_361

]]></Node>
<StgValue><ssdm name="select_ln29_362"/></StgValue>
</operation>

<operation id="3837" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3528  %conv_out_V_load_363 = load i14* %conv_out_V_addr_363, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_363"/></StgValue>
</operation>

<operation id="3838" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3529  %icmp_ln1494_363 = icmp sgt i14 %conv_out_V_load_363, %select_ln29_362

]]></Node>
<StgValue><ssdm name="icmp_ln1494_363"/></StgValue>
</operation>

<operation id="3839" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3530  %select_ln29_363 = select i1 %icmp_ln1494_363, i14 %conv_out_V_load_363, i14 %select_ln29_362

]]></Node>
<StgValue><ssdm name="select_ln29_363"/></StgValue>
</operation>

<operation id="3840" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3531  store i14 %select_ln29_363, i14* %max_pool_out_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3841" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3537  %conv_out_V_load_365 = load i14* %conv_out_V_addr_365, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_365"/></StgValue>
</operation>

<operation id="3842" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3540  %conv_out_V_load_366 = load i14* %conv_out_V_addr_366, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_366"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3843" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1084  %add_ln1494_219 = add i12 -1750, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_219"/></StgValue>
</operation>

<operation id="3844" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1085  %zext_ln1494_286 = zext i12 %add_ln1494_219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_286"/></StgValue>
</operation>

<operation id="3845" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1086  %conv_out_V_addr_367 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_286

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_367"/></StgValue>
</operation>

<operation id="3846" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1090  %add_ln1494_221 = add i12 -1894, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_221"/></StgValue>
</operation>

<operation id="3847" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1091  %zext_ln1494_288 = zext i12 %add_ln1494_221 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_288"/></StgValue>
</operation>

<operation id="3848" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1092  %conv_out_V_addr_369 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_288

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_369"/></StgValue>
</operation>

<operation id="3849" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3536  %zext_ln29_92 = zext i13 %select_ln29_364 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_92"/></StgValue>
</operation>

<operation id="3850" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3537  %conv_out_V_load_365 = load i14* %conv_out_V_addr_365, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_365"/></StgValue>
</operation>

<operation id="3851" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3538  %icmp_ln1494_365 = icmp sgt i14 %conv_out_V_load_365, %zext_ln29_92

]]></Node>
<StgValue><ssdm name="icmp_ln1494_365"/></StgValue>
</operation>

<operation id="3852" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3539  %select_ln29_365 = select i1 %icmp_ln1494_365, i14 %conv_out_V_load_365, i14 %zext_ln29_92

]]></Node>
<StgValue><ssdm name="select_ln29_365"/></StgValue>
</operation>

<operation id="3853" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3540  %conv_out_V_load_366 = load i14* %conv_out_V_addr_366, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_366"/></StgValue>
</operation>

<operation id="3854" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3541  %icmp_ln1494_366 = icmp sgt i14 %conv_out_V_load_366, %select_ln29_365

]]></Node>
<StgValue><ssdm name="icmp_ln1494_366"/></StgValue>
</operation>

<operation id="3855" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3542  %select_ln29_366 = select i1 %icmp_ln1494_366, i14 %conv_out_V_load_366, i14 %select_ln29_365

]]></Node>
<StgValue><ssdm name="select_ln29_366"/></StgValue>
</operation>

<operation id="3856" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3543  %conv_out_V_load_367 = load i14* %conv_out_V_addr_367, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_367"/></StgValue>
</operation>

<operation id="3857" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3552  %conv_out_V_load_369 = load i14* %conv_out_V_addr_369, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_369"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3858" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1093  %tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 294, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="3859" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1094  %conv_out_V_addr_370 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_370"/></StgValue>
</operation>

<operation id="3860" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1095  %add_ln1494_222 = add i12 -1738, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_222"/></StgValue>
</operation>

<operation id="3861" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1096  %zext_ln1494_289 = zext i12 %add_ln1494_222 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_289"/></StgValue>
</operation>

<operation id="3862" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1097  %conv_out_V_addr_371 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_289

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_371"/></StgValue>
</operation>

<operation id="3863" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2089  %max_pool_out_V_addr_91 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_70

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_91"/></StgValue>
</operation>

<operation id="3864" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3543  %conv_out_V_load_367 = load i14* %conv_out_V_addr_367, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_367"/></StgValue>
</operation>

<operation id="3865" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3544  %icmp_ln1494_367 = icmp sgt i14 %conv_out_V_load_367, %select_ln29_366

]]></Node>
<StgValue><ssdm name="icmp_ln1494_367"/></StgValue>
</operation>

<operation id="3866" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3545  %select_ln29_367 = select i1 %icmp_ln1494_367, i14 %conv_out_V_load_367, i14 %select_ln29_366

]]></Node>
<StgValue><ssdm name="select_ln29_367"/></StgValue>
</operation>

<operation id="3867" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3546  store i14 %select_ln29_367, i14* %max_pool_out_V_addr_91, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3868" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3551  %zext_ln29_93 = zext i13 %select_ln29_368 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_93"/></StgValue>
</operation>

<operation id="3869" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3552  %conv_out_V_load_369 = load i14* %conv_out_V_addr_369, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_369"/></StgValue>
</operation>

<operation id="3870" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3553  %icmp_ln1494_369 = icmp sgt i14 %conv_out_V_load_369, %zext_ln29_93

]]></Node>
<StgValue><ssdm name="icmp_ln1494_369"/></StgValue>
</operation>

<operation id="3871" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3554  %select_ln29_369 = select i1 %icmp_ln1494_369, i14 %conv_out_V_load_369, i14 %zext_ln29_93

]]></Node>
<StgValue><ssdm name="select_ln29_369"/></StgValue>
</operation>

<operation id="3872" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3555  %conv_out_V_load_370 = load i14* %conv_out_V_addr_370, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_370"/></StgValue>
</operation>

<operation id="3873" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3558  %conv_out_V_load_371 = load i14* %conv_out_V_addr_371, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_371"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3874" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1100  %add_ln1494_223 = add i12 -1882, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_223"/></StgValue>
</operation>

<operation id="3875" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1101  %zext_ln1494_290 = zext i12 %add_ln1494_223 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_290"/></StgValue>
</operation>

<operation id="3876" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1102  %conv_out_V_addr_373 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_290

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_373"/></StgValue>
</operation>

<operation id="3877" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1103  %add_ln1494_224 = add i12 -1732, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_224"/></StgValue>
</operation>

<operation id="3878" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1104  %zext_ln1494_291 = zext i12 %add_ln1494_224 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_291"/></StgValue>
</operation>

<operation id="3879" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1105  %conv_out_V_addr_374 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_291

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_374"/></StgValue>
</operation>

<operation id="3880" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2090  %max_pool_out_V_addr_92 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_92"/></StgValue>
</operation>

<operation id="3881" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3555  %conv_out_V_load_370 = load i14* %conv_out_V_addr_370, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_370"/></StgValue>
</operation>

<operation id="3882" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3556  %icmp_ln1494_370 = icmp sgt i14 %conv_out_V_load_370, %select_ln29_369

]]></Node>
<StgValue><ssdm name="icmp_ln1494_370"/></StgValue>
</operation>

<operation id="3883" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3557  %select_ln29_370 = select i1 %icmp_ln1494_370, i14 %conv_out_V_load_370, i14 %select_ln29_369

]]></Node>
<StgValue><ssdm name="select_ln29_370"/></StgValue>
</operation>

<operation id="3884" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3558  %conv_out_V_load_371 = load i14* %conv_out_V_addr_371, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_371"/></StgValue>
</operation>

<operation id="3885" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3559  %icmp_ln1494_371 = icmp sgt i14 %conv_out_V_load_371, %select_ln29_370

]]></Node>
<StgValue><ssdm name="icmp_ln1494_371"/></StgValue>
</operation>

<operation id="3886" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3560  %select_ln29_371 = select i1 %icmp_ln1494_371, i14 %conv_out_V_load_371, i14 %select_ln29_370

]]></Node>
<StgValue><ssdm name="select_ln29_371"/></StgValue>
</operation>

<operation id="3887" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3561  store i14 %select_ln29_371, i14* %max_pool_out_V_addr_92, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3888" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3567  %conv_out_V_load_373 = load i14* %conv_out_V_addr_373, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_373"/></StgValue>
</operation>

<operation id="3889" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3570  %conv_out_V_load_374 = load i14* %conv_out_V_addr_374, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_374"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3890" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1106  %add_ln1494_225 = add i12 -1726, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_225"/></StgValue>
</operation>

<operation id="3891" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1107  %zext_ln1494_292 = zext i12 %add_ln1494_225 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_292"/></StgValue>
</operation>

<operation id="3892" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1108  %conv_out_V_addr_375 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_292

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_375"/></StgValue>
</operation>

<operation id="3893" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1112  %add_ln1494_227 = add i12 -1870, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_227"/></StgValue>
</operation>

<operation id="3894" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1113  %zext_ln1494_294 = zext i12 %add_ln1494_227 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_294"/></StgValue>
</operation>

<operation id="3895" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1114  %conv_out_V_addr_377 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_294

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_377"/></StgValue>
</operation>

<operation id="3896" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3566  %zext_ln29_94 = zext i13 %select_ln29_372 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_94"/></StgValue>
</operation>

<operation id="3897" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3567  %conv_out_V_load_373 = load i14* %conv_out_V_addr_373, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_373"/></StgValue>
</operation>

<operation id="3898" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3568  %icmp_ln1494_373 = icmp sgt i14 %conv_out_V_load_373, %zext_ln29_94

]]></Node>
<StgValue><ssdm name="icmp_ln1494_373"/></StgValue>
</operation>

<operation id="3899" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3569  %select_ln29_373 = select i1 %icmp_ln1494_373, i14 %conv_out_V_load_373, i14 %zext_ln29_94

]]></Node>
<StgValue><ssdm name="select_ln29_373"/></StgValue>
</operation>

<operation id="3900" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3570  %conv_out_V_load_374 = load i14* %conv_out_V_addr_374, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_374"/></StgValue>
</operation>

<operation id="3901" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3571  %icmp_ln1494_374 = icmp sgt i14 %conv_out_V_load_374, %select_ln29_373

]]></Node>
<StgValue><ssdm name="icmp_ln1494_374"/></StgValue>
</operation>

<operation id="3902" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3572  %select_ln29_374 = select i1 %icmp_ln1494_374, i14 %conv_out_V_load_374, i14 %select_ln29_373

]]></Node>
<StgValue><ssdm name="select_ln29_374"/></StgValue>
</operation>

<operation id="3903" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3573  %conv_out_V_load_375 = load i14* %conv_out_V_addr_375, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_375"/></StgValue>
</operation>

<operation id="3904" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3582  %conv_out_V_load_377 = load i14* %conv_out_V_addr_377, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_377"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3905" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1115  %tmp_93 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 297, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="3906" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1116  %conv_out_V_addr_378 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_378"/></StgValue>
</operation>

<operation id="3907" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1117  %add_ln1494_228 = add i12 -1714, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_228"/></StgValue>
</operation>

<operation id="3908" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1118  %zext_ln1494_295 = zext i12 %add_ln1494_228 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_295"/></StgValue>
</operation>

<operation id="3909" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1119  %conv_out_V_addr_379 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_295

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_379"/></StgValue>
</operation>

<operation id="3910" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2091  %max_pool_out_V_addr_93 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_73

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_93"/></StgValue>
</operation>

<operation id="3911" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3573  %conv_out_V_load_375 = load i14* %conv_out_V_addr_375, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_375"/></StgValue>
</operation>

<operation id="3912" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3574  %icmp_ln1494_375 = icmp sgt i14 %conv_out_V_load_375, %select_ln29_374

]]></Node>
<StgValue><ssdm name="icmp_ln1494_375"/></StgValue>
</operation>

<operation id="3913" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3575  %select_ln29_375 = select i1 %icmp_ln1494_375, i14 %conv_out_V_load_375, i14 %select_ln29_374

]]></Node>
<StgValue><ssdm name="select_ln29_375"/></StgValue>
</operation>

<operation id="3914" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3576  store i14 %select_ln29_375, i14* %max_pool_out_V_addr_93, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3915" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3581  %zext_ln29_95 = zext i13 %select_ln29_376 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_95"/></StgValue>
</operation>

<operation id="3916" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3582  %conv_out_V_load_377 = load i14* %conv_out_V_addr_377, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_377"/></StgValue>
</operation>

<operation id="3917" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3583  %icmp_ln1494_377 = icmp sgt i14 %conv_out_V_load_377, %zext_ln29_95

]]></Node>
<StgValue><ssdm name="icmp_ln1494_377"/></StgValue>
</operation>

<operation id="3918" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3584  %select_ln29_377 = select i1 %icmp_ln1494_377, i14 %conv_out_V_load_377, i14 %zext_ln29_95

]]></Node>
<StgValue><ssdm name="select_ln29_377"/></StgValue>
</operation>

<operation id="3919" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3585  %conv_out_V_load_378 = load i14* %conv_out_V_addr_378, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_378"/></StgValue>
</operation>

<operation id="3920" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3588  %conv_out_V_load_379 = load i14* %conv_out_V_addr_379, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_379"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3921" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1122  %add_ln1494_229 = add i12 -1858, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_229"/></StgValue>
</operation>

<operation id="3922" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1123  %zext_ln1494_296 = zext i12 %add_ln1494_229 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_296"/></StgValue>
</operation>

<operation id="3923" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1124  %conv_out_V_addr_381 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_296

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_381"/></StgValue>
</operation>

<operation id="3924" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1125  %add_ln1494_230 = add i12 -1708, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_230"/></StgValue>
</operation>

<operation id="3925" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1126  %zext_ln1494_297 = zext i12 %add_ln1494_230 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_297"/></StgValue>
</operation>

<operation id="3926" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1127  %conv_out_V_addr_382 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_297

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_382"/></StgValue>
</operation>

<operation id="3927" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2092  %max_pool_out_V_addr_94 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_75

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_94"/></StgValue>
</operation>

<operation id="3928" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3585  %conv_out_V_load_378 = load i14* %conv_out_V_addr_378, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_378"/></StgValue>
</operation>

<operation id="3929" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3586  %icmp_ln1494_378 = icmp sgt i14 %conv_out_V_load_378, %select_ln29_377

]]></Node>
<StgValue><ssdm name="icmp_ln1494_378"/></StgValue>
</operation>

<operation id="3930" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3587  %select_ln29_378 = select i1 %icmp_ln1494_378, i14 %conv_out_V_load_378, i14 %select_ln29_377

]]></Node>
<StgValue><ssdm name="select_ln29_378"/></StgValue>
</operation>

<operation id="3931" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3588  %conv_out_V_load_379 = load i14* %conv_out_V_addr_379, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_379"/></StgValue>
</operation>

<operation id="3932" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3589  %icmp_ln1494_379 = icmp sgt i14 %conv_out_V_load_379, %select_ln29_378

]]></Node>
<StgValue><ssdm name="icmp_ln1494_379"/></StgValue>
</operation>

<operation id="3933" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3590  %select_ln29_379 = select i1 %icmp_ln1494_379, i14 %conv_out_V_load_379, i14 %select_ln29_378

]]></Node>
<StgValue><ssdm name="select_ln29_379"/></StgValue>
</operation>

<operation id="3934" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3591  store i14 %select_ln29_379, i14* %max_pool_out_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3935" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3597  %conv_out_V_load_381 = load i14* %conv_out_V_addr_381, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_381"/></StgValue>
</operation>

<operation id="3936" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3600  %conv_out_V_load_382 = load i14* %conv_out_V_addr_382, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_382"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3937" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1128  %add_ln1494_231 = add i12 -1702, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_231"/></StgValue>
</operation>

<operation id="3938" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1129  %zext_ln1494_298 = zext i12 %add_ln1494_231 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_298"/></StgValue>
</operation>

<operation id="3939" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1130  %conv_out_V_addr_383 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_298

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_383"/></StgValue>
</operation>

<operation id="3940" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1134  %add_ln1494_233 = add i12 -1846, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_233"/></StgValue>
</operation>

<operation id="3941" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1135  %zext_ln1494_300 = zext i12 %add_ln1494_233 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_300"/></StgValue>
</operation>

<operation id="3942" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1136  %conv_out_V_addr_385 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_300

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_385"/></StgValue>
</operation>

<operation id="3943" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3596  %zext_ln29_96 = zext i13 %select_ln29_380 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_96"/></StgValue>
</operation>

<operation id="3944" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3597  %conv_out_V_load_381 = load i14* %conv_out_V_addr_381, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_381"/></StgValue>
</operation>

<operation id="3945" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3598  %icmp_ln1494_381 = icmp sgt i14 %conv_out_V_load_381, %zext_ln29_96

]]></Node>
<StgValue><ssdm name="icmp_ln1494_381"/></StgValue>
</operation>

<operation id="3946" st_id="230" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3599  %select_ln29_381 = select i1 %icmp_ln1494_381, i14 %conv_out_V_load_381, i14 %zext_ln29_96

]]></Node>
<StgValue><ssdm name="select_ln29_381"/></StgValue>
</operation>

<operation id="3947" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3600  %conv_out_V_load_382 = load i14* %conv_out_V_addr_382, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_382"/></StgValue>
</operation>

<operation id="3948" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3601  %icmp_ln1494_382 = icmp sgt i14 %conv_out_V_load_382, %select_ln29_381

]]></Node>
<StgValue><ssdm name="icmp_ln1494_382"/></StgValue>
</operation>

<operation id="3949" st_id="230" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3602  %select_ln29_382 = select i1 %icmp_ln1494_382, i14 %conv_out_V_load_382, i14 %select_ln29_381

]]></Node>
<StgValue><ssdm name="select_ln29_382"/></StgValue>
</operation>

<operation id="3950" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3603  %conv_out_V_load_383 = load i14* %conv_out_V_addr_383, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_383"/></StgValue>
</operation>

<operation id="3951" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3612  %conv_out_V_load_385 = load i14* %conv_out_V_addr_385, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_385"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3952" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1137  %tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 300, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="3953" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1138  %conv_out_V_addr_386 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_386"/></StgValue>
</operation>

<operation id="3954" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1139  %add_ln1494_234 = add i12 -1690, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_234"/></StgValue>
</operation>

<operation id="3955" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1140  %zext_ln1494_301 = zext i12 %add_ln1494_234 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_301"/></StgValue>
</operation>

<operation id="3956" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1141  %conv_out_V_addr_387 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_301

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_387"/></StgValue>
</operation>

<operation id="3957" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2093  %max_pool_out_V_addr_95 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_76

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_95"/></StgValue>
</operation>

<operation id="3958" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3603  %conv_out_V_load_383 = load i14* %conv_out_V_addr_383, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_383"/></StgValue>
</operation>

<operation id="3959" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3604  %icmp_ln1494_383 = icmp sgt i14 %conv_out_V_load_383, %select_ln29_382

]]></Node>
<StgValue><ssdm name="icmp_ln1494_383"/></StgValue>
</operation>

<operation id="3960" st_id="231" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3605  %select_ln29_383 = select i1 %icmp_ln1494_383, i14 %conv_out_V_load_383, i14 %select_ln29_382

]]></Node>
<StgValue><ssdm name="select_ln29_383"/></StgValue>
</operation>

<operation id="3961" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3606  store i14 %select_ln29_383, i14* %max_pool_out_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3962" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3611  %zext_ln29_97 = zext i13 %select_ln29_384 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_97"/></StgValue>
</operation>

<operation id="3963" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3612  %conv_out_V_load_385 = load i14* %conv_out_V_addr_385, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_385"/></StgValue>
</operation>

<operation id="3964" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3613  %icmp_ln1494_385 = icmp sgt i14 %conv_out_V_load_385, %zext_ln29_97

]]></Node>
<StgValue><ssdm name="icmp_ln1494_385"/></StgValue>
</operation>

<operation id="3965" st_id="231" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3614  %select_ln29_385 = select i1 %icmp_ln1494_385, i14 %conv_out_V_load_385, i14 %zext_ln29_97

]]></Node>
<StgValue><ssdm name="select_ln29_385"/></StgValue>
</operation>

<operation id="3966" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3615  %conv_out_V_load_386 = load i14* %conv_out_V_addr_386, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_386"/></StgValue>
</operation>

<operation id="3967" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3618  %conv_out_V_load_387 = load i14* %conv_out_V_addr_387, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_387"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3968" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1144  %add_ln1494_235 = add i12 -1834, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_235"/></StgValue>
</operation>

<operation id="3969" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1145  %zext_ln1494_302 = zext i12 %add_ln1494_235 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_302"/></StgValue>
</operation>

<operation id="3970" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1146  %conv_out_V_addr_389 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_302

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_389"/></StgValue>
</operation>

<operation id="3971" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1147  %add_ln1494_236 = add i12 -1684, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_236"/></StgValue>
</operation>

<operation id="3972" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1148  %zext_ln1494_303 = zext i12 %add_ln1494_236 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_303"/></StgValue>
</operation>

<operation id="3973" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1149  %conv_out_V_addr_390 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_303

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_390"/></StgValue>
</operation>

<operation id="3974" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2094  %max_pool_out_V_addr_96 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_96"/></StgValue>
</operation>

<operation id="3975" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3615  %conv_out_V_load_386 = load i14* %conv_out_V_addr_386, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_386"/></StgValue>
</operation>

<operation id="3976" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3616  %icmp_ln1494_386 = icmp sgt i14 %conv_out_V_load_386, %select_ln29_385

]]></Node>
<StgValue><ssdm name="icmp_ln1494_386"/></StgValue>
</operation>

<operation id="3977" st_id="232" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3617  %select_ln29_386 = select i1 %icmp_ln1494_386, i14 %conv_out_V_load_386, i14 %select_ln29_385

]]></Node>
<StgValue><ssdm name="select_ln29_386"/></StgValue>
</operation>

<operation id="3978" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3618  %conv_out_V_load_387 = load i14* %conv_out_V_addr_387, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_387"/></StgValue>
</operation>

<operation id="3979" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3619  %icmp_ln1494_387 = icmp sgt i14 %conv_out_V_load_387, %select_ln29_386

]]></Node>
<StgValue><ssdm name="icmp_ln1494_387"/></StgValue>
</operation>

<operation id="3980" st_id="232" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3620  %select_ln29_387 = select i1 %icmp_ln1494_387, i14 %conv_out_V_load_387, i14 %select_ln29_386

]]></Node>
<StgValue><ssdm name="select_ln29_387"/></StgValue>
</operation>

<operation id="3981" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3621  store i14 %select_ln29_387, i14* %max_pool_out_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="3982" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3627  %conv_out_V_load_389 = load i14* %conv_out_V_addr_389, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_389"/></StgValue>
</operation>

<operation id="3983" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3630  %conv_out_V_load_390 = load i14* %conv_out_V_addr_390, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_390"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3984" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1150  %add_ln1494_237 = add i12 -1678, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_237"/></StgValue>
</operation>

<operation id="3985" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1151  %zext_ln1494_304 = zext i12 %add_ln1494_237 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_304"/></StgValue>
</operation>

<operation id="3986" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1152  %conv_out_V_addr_391 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_304

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_391"/></StgValue>
</operation>

<operation id="3987" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1156  %add_ln1494_239 = add i12 -1822, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_239"/></StgValue>
</operation>

<operation id="3988" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1157  %zext_ln1494_306 = zext i12 %add_ln1494_239 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_306"/></StgValue>
</operation>

<operation id="3989" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1158  %conv_out_V_addr_393 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_306

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_393"/></StgValue>
</operation>

<operation id="3990" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3626  %zext_ln29_98 = zext i13 %select_ln29_388 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_98"/></StgValue>
</operation>

<operation id="3991" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3627  %conv_out_V_load_389 = load i14* %conv_out_V_addr_389, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_389"/></StgValue>
</operation>

<operation id="3992" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3628  %icmp_ln1494_389 = icmp sgt i14 %conv_out_V_load_389, %zext_ln29_98

]]></Node>
<StgValue><ssdm name="icmp_ln1494_389"/></StgValue>
</operation>

<operation id="3993" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3629  %select_ln29_389 = select i1 %icmp_ln1494_389, i14 %conv_out_V_load_389, i14 %zext_ln29_98

]]></Node>
<StgValue><ssdm name="select_ln29_389"/></StgValue>
</operation>

<operation id="3994" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3630  %conv_out_V_load_390 = load i14* %conv_out_V_addr_390, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_390"/></StgValue>
</operation>

<operation id="3995" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3631  %icmp_ln1494_390 = icmp sgt i14 %conv_out_V_load_390, %select_ln29_389

]]></Node>
<StgValue><ssdm name="icmp_ln1494_390"/></StgValue>
</operation>

<operation id="3996" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3632  %select_ln29_390 = select i1 %icmp_ln1494_390, i14 %conv_out_V_load_390, i14 %select_ln29_389

]]></Node>
<StgValue><ssdm name="select_ln29_390"/></StgValue>
</operation>

<operation id="3997" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3633  %conv_out_V_load_391 = load i14* %conv_out_V_addr_391, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_391"/></StgValue>
</operation>

<operation id="3998" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3642  %conv_out_V_load_393 = load i14* %conv_out_V_addr_393, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_393"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3999" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1159  %tmp_97 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 303, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="4000" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1160  %conv_out_V_addr_394 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_394"/></StgValue>
</operation>

<operation id="4001" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1161  %add_ln1494_240 = add i12 -1666, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_240"/></StgValue>
</operation>

<operation id="4002" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1162  %zext_ln1494_307 = zext i12 %add_ln1494_240 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_307"/></StgValue>
</operation>

<operation id="4003" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1163  %conv_out_V_addr_395 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_307

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_395"/></StgValue>
</operation>

<operation id="4004" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2095  %max_pool_out_V_addr_97 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_79

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_97"/></StgValue>
</operation>

<operation id="4005" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3633  %conv_out_V_load_391 = load i14* %conv_out_V_addr_391, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_391"/></StgValue>
</operation>

<operation id="4006" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3634  %icmp_ln1494_391 = icmp sgt i14 %conv_out_V_load_391, %select_ln29_390

]]></Node>
<StgValue><ssdm name="icmp_ln1494_391"/></StgValue>
</operation>

<operation id="4007" st_id="234" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3635  %select_ln29_391 = select i1 %icmp_ln1494_391, i14 %conv_out_V_load_391, i14 %select_ln29_390

]]></Node>
<StgValue><ssdm name="select_ln29_391"/></StgValue>
</operation>

<operation id="4008" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3636  store i14 %select_ln29_391, i14* %max_pool_out_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4009" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3641  %zext_ln29_99 = zext i13 %select_ln29_392 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_99"/></StgValue>
</operation>

<operation id="4010" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3642  %conv_out_V_load_393 = load i14* %conv_out_V_addr_393, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_393"/></StgValue>
</operation>

<operation id="4011" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3643  %icmp_ln1494_393 = icmp sgt i14 %conv_out_V_load_393, %zext_ln29_99

]]></Node>
<StgValue><ssdm name="icmp_ln1494_393"/></StgValue>
</operation>

<operation id="4012" st_id="234" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3644  %select_ln29_393 = select i1 %icmp_ln1494_393, i14 %conv_out_V_load_393, i14 %zext_ln29_99

]]></Node>
<StgValue><ssdm name="select_ln29_393"/></StgValue>
</operation>

<operation id="4013" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3645  %conv_out_V_load_394 = load i14* %conv_out_V_addr_394, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_394"/></StgValue>
</operation>

<operation id="4014" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3648  %conv_out_V_load_395 = load i14* %conv_out_V_addr_395, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_395"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="4015" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1166  %add_ln1494_241 = add i12 -1810, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_241"/></StgValue>
</operation>

<operation id="4016" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1167  %zext_ln1494_308 = zext i12 %add_ln1494_241 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_308"/></StgValue>
</operation>

<operation id="4017" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1168  %conv_out_V_addr_397 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_308

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_397"/></StgValue>
</operation>

<operation id="4018" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1169  %add_ln1494_242 = add i12 -1660, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_242"/></StgValue>
</operation>

<operation id="4019" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1170  %zext_ln1494_309 = zext i12 %add_ln1494_242 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_309"/></StgValue>
</operation>

<operation id="4020" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1171  %conv_out_V_addr_398 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_309

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_398"/></StgValue>
</operation>

<operation id="4021" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2096  %max_pool_out_V_addr_98 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_81

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_98"/></StgValue>
</operation>

<operation id="4022" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3645  %conv_out_V_load_394 = load i14* %conv_out_V_addr_394, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_394"/></StgValue>
</operation>

<operation id="4023" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3646  %icmp_ln1494_394 = icmp sgt i14 %conv_out_V_load_394, %select_ln29_393

]]></Node>
<StgValue><ssdm name="icmp_ln1494_394"/></StgValue>
</operation>

<operation id="4024" st_id="235" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3647  %select_ln29_394 = select i1 %icmp_ln1494_394, i14 %conv_out_V_load_394, i14 %select_ln29_393

]]></Node>
<StgValue><ssdm name="select_ln29_394"/></StgValue>
</operation>

<operation id="4025" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3648  %conv_out_V_load_395 = load i14* %conv_out_V_addr_395, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_395"/></StgValue>
</operation>

<operation id="4026" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3649  %icmp_ln1494_395 = icmp sgt i14 %conv_out_V_load_395, %select_ln29_394

]]></Node>
<StgValue><ssdm name="icmp_ln1494_395"/></StgValue>
</operation>

<operation id="4027" st_id="235" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3650  %select_ln29_395 = select i1 %icmp_ln1494_395, i14 %conv_out_V_load_395, i14 %select_ln29_394

]]></Node>
<StgValue><ssdm name="select_ln29_395"/></StgValue>
</operation>

<operation id="4028" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3651  store i14 %select_ln29_395, i14* %max_pool_out_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4029" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3657  %conv_out_V_load_397 = load i14* %conv_out_V_addr_397, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_397"/></StgValue>
</operation>

<operation id="4030" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3660  %conv_out_V_load_398 = load i14* %conv_out_V_addr_398, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_398"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="4031" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1172  %add_ln1494_243 = add i12 -1654, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_243"/></StgValue>
</operation>

<operation id="4032" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1173  %zext_ln1494_310 = zext i12 %add_ln1494_243 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_310"/></StgValue>
</operation>

<operation id="4033" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1174  %conv_out_V_addr_399 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_310

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_399"/></StgValue>
</operation>

<operation id="4034" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1178  %add_ln1494_245 = add i12 -1798, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_245"/></StgValue>
</operation>

<operation id="4035" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1179  %zext_ln1494_312 = zext i12 %add_ln1494_245 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_312"/></StgValue>
</operation>

<operation id="4036" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1180  %conv_out_V_addr_401 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_312

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_401"/></StgValue>
</operation>

<operation id="4037" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3656  %zext_ln29_100 = zext i13 %select_ln29_396 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_100"/></StgValue>
</operation>

<operation id="4038" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3657  %conv_out_V_load_397 = load i14* %conv_out_V_addr_397, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_397"/></StgValue>
</operation>

<operation id="4039" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3658  %icmp_ln1494_397 = icmp sgt i14 %conv_out_V_load_397, %zext_ln29_100

]]></Node>
<StgValue><ssdm name="icmp_ln1494_397"/></StgValue>
</operation>

<operation id="4040" st_id="236" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3659  %select_ln29_397 = select i1 %icmp_ln1494_397, i14 %conv_out_V_load_397, i14 %zext_ln29_100

]]></Node>
<StgValue><ssdm name="select_ln29_397"/></StgValue>
</operation>

<operation id="4041" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3660  %conv_out_V_load_398 = load i14* %conv_out_V_addr_398, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_398"/></StgValue>
</operation>

<operation id="4042" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3661  %icmp_ln1494_398 = icmp sgt i14 %conv_out_V_load_398, %select_ln29_397

]]></Node>
<StgValue><ssdm name="icmp_ln1494_398"/></StgValue>
</operation>

<operation id="4043" st_id="236" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3662  %select_ln29_398 = select i1 %icmp_ln1494_398, i14 %conv_out_V_load_398, i14 %select_ln29_397

]]></Node>
<StgValue><ssdm name="select_ln29_398"/></StgValue>
</operation>

<operation id="4044" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3663  %conv_out_V_load_399 = load i14* %conv_out_V_addr_399, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_399"/></StgValue>
</operation>

<operation id="4045" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3672  %conv_out_V_load_401 = load i14* %conv_out_V_addr_401, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_401"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="4046" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1181  %tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 306, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="4047" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1182  %conv_out_V_addr_402 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_402"/></StgValue>
</operation>

<operation id="4048" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1183  %add_ln1494_246 = add i12 -1642, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_246"/></StgValue>
</operation>

<operation id="4049" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1184  %zext_ln1494_313 = zext i12 %add_ln1494_246 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_313"/></StgValue>
</operation>

<operation id="4050" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1185  %conv_out_V_addr_403 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_313

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_403"/></StgValue>
</operation>

<operation id="4051" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2097  %max_pool_out_V_addr_99 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_82

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_99"/></StgValue>
</operation>

<operation id="4052" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3663  %conv_out_V_load_399 = load i14* %conv_out_V_addr_399, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_399"/></StgValue>
</operation>

<operation id="4053" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3664  %icmp_ln1494_399 = icmp sgt i14 %conv_out_V_load_399, %select_ln29_398

]]></Node>
<StgValue><ssdm name="icmp_ln1494_399"/></StgValue>
</operation>

<operation id="4054" st_id="237" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3665  %select_ln29_399 = select i1 %icmp_ln1494_399, i14 %conv_out_V_load_399, i14 %select_ln29_398

]]></Node>
<StgValue><ssdm name="select_ln29_399"/></StgValue>
</operation>

<operation id="4055" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3666  store i14 %select_ln29_399, i14* %max_pool_out_V_addr_99, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4056" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3671  %zext_ln29_101 = zext i13 %select_ln29_400 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_101"/></StgValue>
</operation>

<operation id="4057" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3672  %conv_out_V_load_401 = load i14* %conv_out_V_addr_401, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_401"/></StgValue>
</operation>

<operation id="4058" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3673  %icmp_ln1494_401 = icmp sgt i14 %conv_out_V_load_401, %zext_ln29_101

]]></Node>
<StgValue><ssdm name="icmp_ln1494_401"/></StgValue>
</operation>

<operation id="4059" st_id="237" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3674  %select_ln29_401 = select i1 %icmp_ln1494_401, i14 %conv_out_V_load_401, i14 %zext_ln29_101

]]></Node>
<StgValue><ssdm name="select_ln29_401"/></StgValue>
</operation>

<operation id="4060" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3675  %conv_out_V_load_402 = load i14* %conv_out_V_addr_402, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_402"/></StgValue>
</operation>

<operation id="4061" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3678  %conv_out_V_load_403 = load i14* %conv_out_V_addr_403, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_403"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="4062" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1188  %add_ln1494_247 = add i12 -1786, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_247"/></StgValue>
</operation>

<operation id="4063" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1189  %zext_ln1494_314 = zext i12 %add_ln1494_247 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_314"/></StgValue>
</operation>

<operation id="4064" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1190  %conv_out_V_addr_405 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_314

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_405"/></StgValue>
</operation>

<operation id="4065" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1191  %add_ln1494_248 = add i12 -1636, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_248"/></StgValue>
</operation>

<operation id="4066" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1192  %zext_ln1494_315 = zext i12 %add_ln1494_248 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_315"/></StgValue>
</operation>

<operation id="4067" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1193  %conv_out_V_addr_406 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_315

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_406"/></StgValue>
</operation>

<operation id="4068" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2098  %max_pool_out_V_addr_100 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_100"/></StgValue>
</operation>

<operation id="4069" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3675  %conv_out_V_load_402 = load i14* %conv_out_V_addr_402, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_402"/></StgValue>
</operation>

<operation id="4070" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3676  %icmp_ln1494_402 = icmp sgt i14 %conv_out_V_load_402, %select_ln29_401

]]></Node>
<StgValue><ssdm name="icmp_ln1494_402"/></StgValue>
</operation>

<operation id="4071" st_id="238" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3677  %select_ln29_402 = select i1 %icmp_ln1494_402, i14 %conv_out_V_load_402, i14 %select_ln29_401

]]></Node>
<StgValue><ssdm name="select_ln29_402"/></StgValue>
</operation>

<operation id="4072" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3678  %conv_out_V_load_403 = load i14* %conv_out_V_addr_403, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_403"/></StgValue>
</operation>

<operation id="4073" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3679  %icmp_ln1494_403 = icmp sgt i14 %conv_out_V_load_403, %select_ln29_402

]]></Node>
<StgValue><ssdm name="icmp_ln1494_403"/></StgValue>
</operation>

<operation id="4074" st_id="238" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3680  %select_ln29_403 = select i1 %icmp_ln1494_403, i14 %conv_out_V_load_403, i14 %select_ln29_402

]]></Node>
<StgValue><ssdm name="select_ln29_403"/></StgValue>
</operation>

<operation id="4075" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3681  store i14 %select_ln29_403, i14* %max_pool_out_V_addr_100, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4076" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3687  %conv_out_V_load_405 = load i14* %conv_out_V_addr_405, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_405"/></StgValue>
</operation>

<operation id="4077" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3690  %conv_out_V_load_406 = load i14* %conv_out_V_addr_406, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_406"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="4078" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1194  %add_ln1494_249 = add i12 -1630, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_249"/></StgValue>
</operation>

<operation id="4079" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1195  %zext_ln1494_316 = zext i12 %add_ln1494_249 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_316"/></StgValue>
</operation>

<operation id="4080" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1196  %conv_out_V_addr_407 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_316

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_407"/></StgValue>
</operation>

<operation id="4081" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1200  %add_ln1494_251 = add i12 -1774, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_251"/></StgValue>
</operation>

<operation id="4082" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1201  %zext_ln1494_318 = zext i12 %add_ln1494_251 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_318"/></StgValue>
</operation>

<operation id="4083" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1202  %conv_out_V_addr_409 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_318

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_409"/></StgValue>
</operation>

<operation id="4084" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3686  %zext_ln29_102 = zext i13 %select_ln29_404 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_102"/></StgValue>
</operation>

<operation id="4085" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3687  %conv_out_V_load_405 = load i14* %conv_out_V_addr_405, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_405"/></StgValue>
</operation>

<operation id="4086" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3688  %icmp_ln1494_405 = icmp sgt i14 %conv_out_V_load_405, %zext_ln29_102

]]></Node>
<StgValue><ssdm name="icmp_ln1494_405"/></StgValue>
</operation>

<operation id="4087" st_id="239" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3689  %select_ln29_405 = select i1 %icmp_ln1494_405, i14 %conv_out_V_load_405, i14 %zext_ln29_102

]]></Node>
<StgValue><ssdm name="select_ln29_405"/></StgValue>
</operation>

<operation id="4088" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3690  %conv_out_V_load_406 = load i14* %conv_out_V_addr_406, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_406"/></StgValue>
</operation>

<operation id="4089" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3691  %icmp_ln1494_406 = icmp sgt i14 %conv_out_V_load_406, %select_ln29_405

]]></Node>
<StgValue><ssdm name="icmp_ln1494_406"/></StgValue>
</operation>

<operation id="4090" st_id="239" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3692  %select_ln29_406 = select i1 %icmp_ln1494_406, i14 %conv_out_V_load_406, i14 %select_ln29_405

]]></Node>
<StgValue><ssdm name="select_ln29_406"/></StgValue>
</operation>

<operation id="4091" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3693  %conv_out_V_load_407 = load i14* %conv_out_V_addr_407, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_407"/></StgValue>
</operation>

<operation id="4092" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3702  %conv_out_V_load_409 = load i14* %conv_out_V_addr_409, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_409"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="4093" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1203  %tmp_101 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 309, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="4094" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1204  %conv_out_V_addr_410 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_410"/></StgValue>
</operation>

<operation id="4095" st_id="240" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1205  %add_ln1494_252 = add i12 -1618, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_252"/></StgValue>
</operation>

<operation id="4096" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1206  %zext_ln1494_319 = zext i12 %add_ln1494_252 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_319"/></StgValue>
</operation>

<operation id="4097" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1207  %conv_out_V_addr_411 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_319

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_411"/></StgValue>
</operation>

<operation id="4098" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2099  %max_pool_out_V_addr_101 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_85

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_101"/></StgValue>
</operation>

<operation id="4099" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3693  %conv_out_V_load_407 = load i14* %conv_out_V_addr_407, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_407"/></StgValue>
</operation>

<operation id="4100" st_id="240" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3694  %icmp_ln1494_407 = icmp sgt i14 %conv_out_V_load_407, %select_ln29_406

]]></Node>
<StgValue><ssdm name="icmp_ln1494_407"/></StgValue>
</operation>

<operation id="4101" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3695  %select_ln29_407 = select i1 %icmp_ln1494_407, i14 %conv_out_V_load_407, i14 %select_ln29_406

]]></Node>
<StgValue><ssdm name="select_ln29_407"/></StgValue>
</operation>

<operation id="4102" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3696  store i14 %select_ln29_407, i14* %max_pool_out_V_addr_101, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4103" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3701  %zext_ln29_103 = zext i13 %select_ln29_408 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_103"/></StgValue>
</operation>

<operation id="4104" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3702  %conv_out_V_load_409 = load i14* %conv_out_V_addr_409, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_409"/></StgValue>
</operation>

<operation id="4105" st_id="240" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3703  %icmp_ln1494_409 = icmp sgt i14 %conv_out_V_load_409, %zext_ln29_103

]]></Node>
<StgValue><ssdm name="icmp_ln1494_409"/></StgValue>
</operation>

<operation id="4106" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3704  %select_ln29_409 = select i1 %icmp_ln1494_409, i14 %conv_out_V_load_409, i14 %zext_ln29_103

]]></Node>
<StgValue><ssdm name="select_ln29_409"/></StgValue>
</operation>

<operation id="4107" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3705  %conv_out_V_load_410 = load i14* %conv_out_V_addr_410, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_410"/></StgValue>
</operation>

<operation id="4108" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3708  %conv_out_V_load_411 = load i14* %conv_out_V_addr_411, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_411"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="4109" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1210  %add_ln1494_253 = add i12 -1762, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_253"/></StgValue>
</operation>

<operation id="4110" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1211  %zext_ln1494_320 = zext i12 %add_ln1494_253 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_320"/></StgValue>
</operation>

<operation id="4111" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1212  %conv_out_V_addr_413 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_320

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_413"/></StgValue>
</operation>

<operation id="4112" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1213  %add_ln1494_254 = add i12 -1612, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_254"/></StgValue>
</operation>

<operation id="4113" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1214  %zext_ln1494_321 = zext i12 %add_ln1494_254 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_321"/></StgValue>
</operation>

<operation id="4114" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1215  %conv_out_V_addr_414 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_321

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_414"/></StgValue>
</operation>

<operation id="4115" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2100  %max_pool_out_V_addr_102 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_87

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_102"/></StgValue>
</operation>

<operation id="4116" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3705  %conv_out_V_load_410 = load i14* %conv_out_V_addr_410, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_410"/></StgValue>
</operation>

<operation id="4117" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3706  %icmp_ln1494_410 = icmp sgt i14 %conv_out_V_load_410, %select_ln29_409

]]></Node>
<StgValue><ssdm name="icmp_ln1494_410"/></StgValue>
</operation>

<operation id="4118" st_id="241" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3707  %select_ln29_410 = select i1 %icmp_ln1494_410, i14 %conv_out_V_load_410, i14 %select_ln29_409

]]></Node>
<StgValue><ssdm name="select_ln29_410"/></StgValue>
</operation>

<operation id="4119" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3708  %conv_out_V_load_411 = load i14* %conv_out_V_addr_411, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_411"/></StgValue>
</operation>

<operation id="4120" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3709  %icmp_ln1494_411 = icmp sgt i14 %conv_out_V_load_411, %select_ln29_410

]]></Node>
<StgValue><ssdm name="icmp_ln1494_411"/></StgValue>
</operation>

<operation id="4121" st_id="241" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3710  %select_ln29_411 = select i1 %icmp_ln1494_411, i14 %conv_out_V_load_411, i14 %select_ln29_410

]]></Node>
<StgValue><ssdm name="select_ln29_411"/></StgValue>
</operation>

<operation id="4122" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3711  store i14 %select_ln29_411, i14* %max_pool_out_V_addr_102, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4123" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3717  %conv_out_V_load_413 = load i14* %conv_out_V_addr_413, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_413"/></StgValue>
</operation>

<operation id="4124" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3720  %conv_out_V_load_414 = load i14* %conv_out_V_addr_414, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_414"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="4125" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1216  %add_ln1494_255 = add i12 -1606, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_255"/></StgValue>
</operation>

<operation id="4126" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1217  %zext_ln1494_322 = zext i12 %add_ln1494_255 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_322"/></StgValue>
</operation>

<operation id="4127" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1218  %conv_out_V_addr_415 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_322

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_415"/></StgValue>
</operation>

<operation id="4128" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1221  %add_ln1494_256 = add i12 -1594, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_256"/></StgValue>
</operation>

<operation id="4129" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1222  %zext_ln1494_323 = zext i12 %add_ln1494_256 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_323"/></StgValue>
</operation>

<operation id="4130" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1223  %conv_out_V_addr_417 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_323

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_417"/></StgValue>
</operation>

<operation id="4131" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3716  %zext_ln29_104 = zext i13 %select_ln29_412 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_104"/></StgValue>
</operation>

<operation id="4132" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3717  %conv_out_V_load_413 = load i14* %conv_out_V_addr_413, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_413"/></StgValue>
</operation>

<operation id="4133" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3718  %icmp_ln1494_413 = icmp sgt i14 %conv_out_V_load_413, %zext_ln29_104

]]></Node>
<StgValue><ssdm name="icmp_ln1494_413"/></StgValue>
</operation>

<operation id="4134" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3719  %select_ln29_413 = select i1 %icmp_ln1494_413, i14 %conv_out_V_load_413, i14 %zext_ln29_104

]]></Node>
<StgValue><ssdm name="select_ln29_413"/></StgValue>
</operation>

<operation id="4135" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3720  %conv_out_V_load_414 = load i14* %conv_out_V_addr_414, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_414"/></StgValue>
</operation>

<operation id="4136" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3721  %icmp_ln1494_414 = icmp sgt i14 %conv_out_V_load_414, %select_ln29_413

]]></Node>
<StgValue><ssdm name="icmp_ln1494_414"/></StgValue>
</operation>

<operation id="4137" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3722  %select_ln29_414 = select i1 %icmp_ln1494_414, i14 %conv_out_V_load_414, i14 %select_ln29_413

]]></Node>
<StgValue><ssdm name="select_ln29_414"/></StgValue>
</operation>

<operation id="4138" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3723  %conv_out_V_load_415 = load i14* %conv_out_V_addr_415, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_415"/></StgValue>
</operation>

<operation id="4139" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3732  %conv_out_V_load_417 = load i14* %conv_out_V_addr_417, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_417"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="4140" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1224  %add_ln1494_257 = add i12 -1444, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_257"/></StgValue>
</operation>

<operation id="4141" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1225  %zext_ln1494_324 = zext i12 %add_ln1494_257 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_324"/></StgValue>
</operation>

<operation id="4142" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1226  %conv_out_V_addr_418 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_324

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_418"/></StgValue>
</operation>

<operation id="4143" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1227  %add_ln1494_258 = add i12 -1438, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_258"/></StgValue>
</operation>

<operation id="4144" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1228  %zext_ln1494_325 = zext i12 %add_ln1494_258 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_325"/></StgValue>
</operation>

<operation id="4145" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1229  %conv_out_V_addr_419 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_325

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_419"/></StgValue>
</operation>

<operation id="4146" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2101  %max_pool_out_V_addr_103 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_88

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_103"/></StgValue>
</operation>

<operation id="4147" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3723  %conv_out_V_load_415 = load i14* %conv_out_V_addr_415, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_415"/></StgValue>
</operation>

<operation id="4148" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3724  %icmp_ln1494_415 = icmp sgt i14 %conv_out_V_load_415, %select_ln29_414

]]></Node>
<StgValue><ssdm name="icmp_ln1494_415"/></StgValue>
</operation>

<operation id="4149" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3725  %select_ln29_415 = select i1 %icmp_ln1494_415, i14 %conv_out_V_load_415, i14 %select_ln29_414

]]></Node>
<StgValue><ssdm name="select_ln29_415"/></StgValue>
</operation>

<operation id="4150" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3726  store i14 %select_ln29_415, i14* %max_pool_out_V_addr_103, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4151" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3731  %zext_ln29_105 = zext i13 %select_ln29_416 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_105"/></StgValue>
</operation>

<operation id="4152" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3732  %conv_out_V_load_417 = load i14* %conv_out_V_addr_417, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_417"/></StgValue>
</operation>

<operation id="4153" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3733  %icmp_ln1494_417 = icmp sgt i14 %conv_out_V_load_417, %zext_ln29_105

]]></Node>
<StgValue><ssdm name="icmp_ln1494_417"/></StgValue>
</operation>

<operation id="4154" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3734  %select_ln29_417 = select i1 %icmp_ln1494_417, i14 %conv_out_V_load_417, i14 %zext_ln29_105

]]></Node>
<StgValue><ssdm name="select_ln29_417"/></StgValue>
</operation>

<operation id="4155" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3735  %conv_out_V_load_418 = load i14* %conv_out_V_addr_418, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_418"/></StgValue>
</operation>

<operation id="4156" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3738  %conv_out_V_load_419 = load i14* %conv_out_V_addr_419, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_419"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="4157" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1233  %add_ln1494_260 = add i12 -1582, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_260"/></StgValue>
</operation>

<operation id="4158" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1234  %zext_ln1494_327 = zext i12 %add_ln1494_260 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_327"/></StgValue>
</operation>

<operation id="4159" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1235  %conv_out_V_addr_421 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_327

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_421"/></StgValue>
</operation>

<operation id="4160" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1236  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 333, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="4161" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1237  %conv_out_V_addr_422 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_422"/></StgValue>
</operation>

<operation id="4162" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2102  %max_pool_out_V_addr_104 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_104"/></StgValue>
</operation>

<operation id="4163" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3735  %conv_out_V_load_418 = load i14* %conv_out_V_addr_418, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_418"/></StgValue>
</operation>

<operation id="4164" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3736  %icmp_ln1494_418 = icmp sgt i14 %conv_out_V_load_418, %select_ln29_417

]]></Node>
<StgValue><ssdm name="icmp_ln1494_418"/></StgValue>
</operation>

<operation id="4165" st_id="244" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3737  %select_ln29_418 = select i1 %icmp_ln1494_418, i14 %conv_out_V_load_418, i14 %select_ln29_417

]]></Node>
<StgValue><ssdm name="select_ln29_418"/></StgValue>
</operation>

<operation id="4166" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3738  %conv_out_V_load_419 = load i14* %conv_out_V_addr_419, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_419"/></StgValue>
</operation>

<operation id="4167" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3739  %icmp_ln1494_419 = icmp sgt i14 %conv_out_V_load_419, %select_ln29_418

]]></Node>
<StgValue><ssdm name="icmp_ln1494_419"/></StgValue>
</operation>

<operation id="4168" st_id="244" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3740  %select_ln29_419 = select i1 %icmp_ln1494_419, i14 %conv_out_V_load_419, i14 %select_ln29_418

]]></Node>
<StgValue><ssdm name="select_ln29_419"/></StgValue>
</operation>

<operation id="4169" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3741  store i14 %select_ln29_419, i14* %max_pool_out_V_addr_104, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4170" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3747  %conv_out_V_load_421 = load i14* %conv_out_V_addr_421, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_421"/></StgValue>
</operation>

<operation id="4171" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3750  %conv_out_V_load_422 = load i14* %conv_out_V_addr_422, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_422"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="4172" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1238  %add_ln1494_261 = add i12 -1426, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_261"/></StgValue>
</operation>

<operation id="4173" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1239  %zext_ln1494_328 = zext i12 %add_ln1494_261 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_328"/></StgValue>
</operation>

<operation id="4174" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1240  %conv_out_V_addr_423 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_328

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_423"/></StgValue>
</operation>

<operation id="4175" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1243  %add_ln1494_262 = add i12 -1570, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_262"/></StgValue>
</operation>

<operation id="4176" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1244  %zext_ln1494_329 = zext i12 %add_ln1494_262 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_329"/></StgValue>
</operation>

<operation id="4177" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1245  %conv_out_V_addr_425 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_329

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_425"/></StgValue>
</operation>

<operation id="4178" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3746  %zext_ln29_106 = zext i13 %select_ln29_420 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_106"/></StgValue>
</operation>

<operation id="4179" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3747  %conv_out_V_load_421 = load i14* %conv_out_V_addr_421, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_421"/></StgValue>
</operation>

<operation id="4180" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3748  %icmp_ln1494_421 = icmp sgt i14 %conv_out_V_load_421, %zext_ln29_106

]]></Node>
<StgValue><ssdm name="icmp_ln1494_421"/></StgValue>
</operation>

<operation id="4181" st_id="245" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3749  %select_ln29_421 = select i1 %icmp_ln1494_421, i14 %conv_out_V_load_421, i14 %zext_ln29_106

]]></Node>
<StgValue><ssdm name="select_ln29_421"/></StgValue>
</operation>

<operation id="4182" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3750  %conv_out_V_load_422 = load i14* %conv_out_V_addr_422, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_422"/></StgValue>
</operation>

<operation id="4183" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3751  %icmp_ln1494_422 = icmp sgt i14 %conv_out_V_load_422, %select_ln29_421

]]></Node>
<StgValue><ssdm name="icmp_ln1494_422"/></StgValue>
</operation>

<operation id="4184" st_id="245" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3752  %select_ln29_422 = select i1 %icmp_ln1494_422, i14 %conv_out_V_load_422, i14 %select_ln29_421

]]></Node>
<StgValue><ssdm name="select_ln29_422"/></StgValue>
</operation>

<operation id="4185" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3753  %conv_out_V_load_423 = load i14* %conv_out_V_addr_423, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_423"/></StgValue>
</operation>

<operation id="4186" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3762  %conv_out_V_load_425 = load i14* %conv_out_V_addr_425, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_425"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="4187" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1246  %add_ln1494_263 = add i12 -1420, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_263"/></StgValue>
</operation>

<operation id="4188" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1247  %zext_ln1494_330 = zext i12 %add_ln1494_263 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_330"/></StgValue>
</operation>

<operation id="4189" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1248  %conv_out_V_addr_426 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_330

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_426"/></StgValue>
</operation>

<operation id="4190" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1249  %add_ln1494_264 = add i12 -1414, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_264"/></StgValue>
</operation>

<operation id="4191" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1250  %zext_ln1494_331 = zext i12 %add_ln1494_264 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_331"/></StgValue>
</operation>

<operation id="4192" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1251  %conv_out_V_addr_427 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_331

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_427"/></StgValue>
</operation>

<operation id="4193" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2103  %max_pool_out_V_addr_105 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_89

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_105"/></StgValue>
</operation>

<operation id="4194" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3753  %conv_out_V_load_423 = load i14* %conv_out_V_addr_423, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_423"/></StgValue>
</operation>

<operation id="4195" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3754  %icmp_ln1494_423 = icmp sgt i14 %conv_out_V_load_423, %select_ln29_422

]]></Node>
<StgValue><ssdm name="icmp_ln1494_423"/></StgValue>
</operation>

<operation id="4196" st_id="246" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3755  %select_ln29_423 = select i1 %icmp_ln1494_423, i14 %conv_out_V_load_423, i14 %select_ln29_422

]]></Node>
<StgValue><ssdm name="select_ln29_423"/></StgValue>
</operation>

<operation id="4197" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3756  store i14 %select_ln29_423, i14* %max_pool_out_V_addr_105, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4198" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3761  %zext_ln29_107 = zext i13 %select_ln29_424 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_107"/></StgValue>
</operation>

<operation id="4199" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3762  %conv_out_V_load_425 = load i14* %conv_out_V_addr_425, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_425"/></StgValue>
</operation>

<operation id="4200" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3763  %icmp_ln1494_425 = icmp sgt i14 %conv_out_V_load_425, %zext_ln29_107

]]></Node>
<StgValue><ssdm name="icmp_ln1494_425"/></StgValue>
</operation>

<operation id="4201" st_id="246" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3764  %select_ln29_425 = select i1 %icmp_ln1494_425, i14 %conv_out_V_load_425, i14 %zext_ln29_107

]]></Node>
<StgValue><ssdm name="select_ln29_425"/></StgValue>
</operation>

<operation id="4202" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3765  %conv_out_V_load_426 = load i14* %conv_out_V_addr_426, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_426"/></StgValue>
</operation>

<operation id="4203" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3768  %conv_out_V_load_427 = load i14* %conv_out_V_addr_427, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_427"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="4204" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1255  %add_ln1494_266 = add i12 -1558, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_266"/></StgValue>
</operation>

<operation id="4205" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1256  %zext_ln1494_333 = zext i12 %add_ln1494_266 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_333"/></StgValue>
</operation>

<operation id="4206" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1257  %conv_out_V_addr_429 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_333

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_429"/></StgValue>
</operation>

<operation id="4207" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1258  %tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 336, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="4208" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1259  %conv_out_V_addr_430 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_430"/></StgValue>
</operation>

<operation id="4209" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2104  %max_pool_out_V_addr_106 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_92

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_106"/></StgValue>
</operation>

<operation id="4210" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3765  %conv_out_V_load_426 = load i14* %conv_out_V_addr_426, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_426"/></StgValue>
</operation>

<operation id="4211" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3766  %icmp_ln1494_426 = icmp sgt i14 %conv_out_V_load_426, %select_ln29_425

]]></Node>
<StgValue><ssdm name="icmp_ln1494_426"/></StgValue>
</operation>

<operation id="4212" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3767  %select_ln29_426 = select i1 %icmp_ln1494_426, i14 %conv_out_V_load_426, i14 %select_ln29_425

]]></Node>
<StgValue><ssdm name="select_ln29_426"/></StgValue>
</operation>

<operation id="4213" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3768  %conv_out_V_load_427 = load i14* %conv_out_V_addr_427, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_427"/></StgValue>
</operation>

<operation id="4214" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3769  %icmp_ln1494_427 = icmp sgt i14 %conv_out_V_load_427, %select_ln29_426

]]></Node>
<StgValue><ssdm name="icmp_ln1494_427"/></StgValue>
</operation>

<operation id="4215" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3770  %select_ln29_427 = select i1 %icmp_ln1494_427, i14 %conv_out_V_load_427, i14 %select_ln29_426

]]></Node>
<StgValue><ssdm name="select_ln29_427"/></StgValue>
</operation>

<operation id="4216" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3771  store i14 %select_ln29_427, i14* %max_pool_out_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4217" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3777  %conv_out_V_load_429 = load i14* %conv_out_V_addr_429, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_429"/></StgValue>
</operation>

<operation id="4218" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3780  %conv_out_V_load_430 = load i14* %conv_out_V_addr_430, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_430"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="4219" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1260  %add_ln1494_267 = add i12 -1402, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_267"/></StgValue>
</operation>

<operation id="4220" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1261  %zext_ln1494_334 = zext i12 %add_ln1494_267 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_334"/></StgValue>
</operation>

<operation id="4221" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1262  %conv_out_V_addr_431 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_334

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_431"/></StgValue>
</operation>

<operation id="4222" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1265  %add_ln1494_268 = add i12 -1546, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_268"/></StgValue>
</operation>

<operation id="4223" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1266  %zext_ln1494_335 = zext i12 %add_ln1494_268 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_335"/></StgValue>
</operation>

<operation id="4224" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1267  %conv_out_V_addr_433 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_335

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_433"/></StgValue>
</operation>

<operation id="4225" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3776  %zext_ln29_108 = zext i13 %select_ln29_428 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_108"/></StgValue>
</operation>

<operation id="4226" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3777  %conv_out_V_load_429 = load i14* %conv_out_V_addr_429, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_429"/></StgValue>
</operation>

<operation id="4227" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3778  %icmp_ln1494_429 = icmp sgt i14 %conv_out_V_load_429, %zext_ln29_108

]]></Node>
<StgValue><ssdm name="icmp_ln1494_429"/></StgValue>
</operation>

<operation id="4228" st_id="248" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3779  %select_ln29_429 = select i1 %icmp_ln1494_429, i14 %conv_out_V_load_429, i14 %zext_ln29_108

]]></Node>
<StgValue><ssdm name="select_ln29_429"/></StgValue>
</operation>

<operation id="4229" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3780  %conv_out_V_load_430 = load i14* %conv_out_V_addr_430, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_430"/></StgValue>
</operation>

<operation id="4230" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3781  %icmp_ln1494_430 = icmp sgt i14 %conv_out_V_load_430, %select_ln29_429

]]></Node>
<StgValue><ssdm name="icmp_ln1494_430"/></StgValue>
</operation>

<operation id="4231" st_id="248" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3782  %select_ln29_430 = select i1 %icmp_ln1494_430, i14 %conv_out_V_load_430, i14 %select_ln29_429

]]></Node>
<StgValue><ssdm name="select_ln29_430"/></StgValue>
</operation>

<operation id="4232" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3783  %conv_out_V_load_431 = load i14* %conv_out_V_addr_431, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_431"/></StgValue>
</operation>

<operation id="4233" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3792  %conv_out_V_load_433 = load i14* %conv_out_V_addr_433, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_433"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="4234" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1268  %add_ln1494_269 = add i12 -1396, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_269"/></StgValue>
</operation>

<operation id="4235" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1269  %zext_ln1494_336 = zext i12 %add_ln1494_269 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_336"/></StgValue>
</operation>

<operation id="4236" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1270  %conv_out_V_addr_434 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_336

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_434"/></StgValue>
</operation>

<operation id="4237" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1271  %add_ln1494_270 = add i12 -1390, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_270"/></StgValue>
</operation>

<operation id="4238" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1272  %zext_ln1494_337 = zext i12 %add_ln1494_270 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_337"/></StgValue>
</operation>

<operation id="4239" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1273  %conv_out_V_addr_435 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_337

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_435"/></StgValue>
</operation>

<operation id="4240" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2105  %max_pool_out_V_addr_107 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_93

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_107"/></StgValue>
</operation>

<operation id="4241" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3783  %conv_out_V_load_431 = load i14* %conv_out_V_addr_431, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_431"/></StgValue>
</operation>

<operation id="4242" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3784  %icmp_ln1494_431 = icmp sgt i14 %conv_out_V_load_431, %select_ln29_430

]]></Node>
<StgValue><ssdm name="icmp_ln1494_431"/></StgValue>
</operation>

<operation id="4243" st_id="249" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3785  %select_ln29_431 = select i1 %icmp_ln1494_431, i14 %conv_out_V_load_431, i14 %select_ln29_430

]]></Node>
<StgValue><ssdm name="select_ln29_431"/></StgValue>
</operation>

<operation id="4244" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3786  store i14 %select_ln29_431, i14* %max_pool_out_V_addr_107, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4245" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3791  %zext_ln29_109 = zext i13 %select_ln29_432 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_109"/></StgValue>
</operation>

<operation id="4246" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3792  %conv_out_V_load_433 = load i14* %conv_out_V_addr_433, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_433"/></StgValue>
</operation>

<operation id="4247" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3793  %icmp_ln1494_433 = icmp sgt i14 %conv_out_V_load_433, %zext_ln29_109

]]></Node>
<StgValue><ssdm name="icmp_ln1494_433"/></StgValue>
</operation>

<operation id="4248" st_id="249" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3794  %select_ln29_433 = select i1 %icmp_ln1494_433, i14 %conv_out_V_load_433, i14 %zext_ln29_109

]]></Node>
<StgValue><ssdm name="select_ln29_433"/></StgValue>
</operation>

<operation id="4249" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3795  %conv_out_V_load_434 = load i14* %conv_out_V_addr_434, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_434"/></StgValue>
</operation>

<operation id="4250" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3798  %conv_out_V_load_435 = load i14* %conv_out_V_addr_435, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_435"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="4251" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1277  %add_ln1494_272 = add i12 -1534, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_272"/></StgValue>
</operation>

<operation id="4252" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1278  %zext_ln1494_339 = zext i12 %add_ln1494_272 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_339"/></StgValue>
</operation>

<operation id="4253" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1279  %conv_out_V_addr_437 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_339

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_437"/></StgValue>
</operation>

<operation id="4254" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1280  %tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 339, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4255" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1281  %conv_out_V_addr_438 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_438"/></StgValue>
</operation>

<operation id="4256" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2106  %max_pool_out_V_addr_108 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_108"/></StgValue>
</operation>

<operation id="4257" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3795  %conv_out_V_load_434 = load i14* %conv_out_V_addr_434, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_434"/></StgValue>
</operation>

<operation id="4258" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3796  %icmp_ln1494_434 = icmp sgt i14 %conv_out_V_load_434, %select_ln29_433

]]></Node>
<StgValue><ssdm name="icmp_ln1494_434"/></StgValue>
</operation>

<operation id="4259" st_id="250" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3797  %select_ln29_434 = select i1 %icmp_ln1494_434, i14 %conv_out_V_load_434, i14 %select_ln29_433

]]></Node>
<StgValue><ssdm name="select_ln29_434"/></StgValue>
</operation>

<operation id="4260" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3798  %conv_out_V_load_435 = load i14* %conv_out_V_addr_435, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_435"/></StgValue>
</operation>

<operation id="4261" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3799  %icmp_ln1494_435 = icmp sgt i14 %conv_out_V_load_435, %select_ln29_434

]]></Node>
<StgValue><ssdm name="icmp_ln1494_435"/></StgValue>
</operation>

<operation id="4262" st_id="250" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3800  %select_ln29_435 = select i1 %icmp_ln1494_435, i14 %conv_out_V_load_435, i14 %select_ln29_434

]]></Node>
<StgValue><ssdm name="select_ln29_435"/></StgValue>
</operation>

<operation id="4263" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3801  store i14 %select_ln29_435, i14* %max_pool_out_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4264" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3807  %conv_out_V_load_437 = load i14* %conv_out_V_addr_437, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_437"/></StgValue>
</operation>

<operation id="4265" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3810  %conv_out_V_load_438 = load i14* %conv_out_V_addr_438, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_438"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="4266" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1282  %add_ln1494_273 = add i12 -1378, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_273"/></StgValue>
</operation>

<operation id="4267" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1283  %zext_ln1494_340 = zext i12 %add_ln1494_273 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_340"/></StgValue>
</operation>

<operation id="4268" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1284  %conv_out_V_addr_439 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_340

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_439"/></StgValue>
</operation>

<operation id="4269" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1287  %add_ln1494_274 = add i12 -1522, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_274"/></StgValue>
</operation>

<operation id="4270" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1288  %zext_ln1494_341 = zext i12 %add_ln1494_274 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_341"/></StgValue>
</operation>

<operation id="4271" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1289  %conv_out_V_addr_441 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_341

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_441"/></StgValue>
</operation>

<operation id="4272" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3806  %zext_ln29_110 = zext i13 %select_ln29_436 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_110"/></StgValue>
</operation>

<operation id="4273" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3807  %conv_out_V_load_437 = load i14* %conv_out_V_addr_437, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_437"/></StgValue>
</operation>

<operation id="4274" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3808  %icmp_ln1494_437 = icmp sgt i14 %conv_out_V_load_437, %zext_ln29_110

]]></Node>
<StgValue><ssdm name="icmp_ln1494_437"/></StgValue>
</operation>

<operation id="4275" st_id="251" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3809  %select_ln29_437 = select i1 %icmp_ln1494_437, i14 %conv_out_V_load_437, i14 %zext_ln29_110

]]></Node>
<StgValue><ssdm name="select_ln29_437"/></StgValue>
</operation>

<operation id="4276" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3810  %conv_out_V_load_438 = load i14* %conv_out_V_addr_438, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_438"/></StgValue>
</operation>

<operation id="4277" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3811  %icmp_ln1494_438 = icmp sgt i14 %conv_out_V_load_438, %select_ln29_437

]]></Node>
<StgValue><ssdm name="icmp_ln1494_438"/></StgValue>
</operation>

<operation id="4278" st_id="251" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3812  %select_ln29_438 = select i1 %icmp_ln1494_438, i14 %conv_out_V_load_438, i14 %select_ln29_437

]]></Node>
<StgValue><ssdm name="select_ln29_438"/></StgValue>
</operation>

<operation id="4279" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3813  %conv_out_V_load_439 = load i14* %conv_out_V_addr_439, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_439"/></StgValue>
</operation>

<operation id="4280" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3822  %conv_out_V_load_441 = load i14* %conv_out_V_addr_441, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_441"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="4281" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1290  %add_ln1494_275 = add i12 -1372, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_275"/></StgValue>
</operation>

<operation id="4282" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1291  %zext_ln1494_342 = zext i12 %add_ln1494_275 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_342"/></StgValue>
</operation>

<operation id="4283" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1292  %conv_out_V_addr_442 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_342

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_442"/></StgValue>
</operation>

<operation id="4284" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1293  %add_ln1494_276 = add i12 -1366, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_276"/></StgValue>
</operation>

<operation id="4285" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1294  %zext_ln1494_343 = zext i12 %add_ln1494_276 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_343"/></StgValue>
</operation>

<operation id="4286" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1295  %conv_out_V_addr_443 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_343

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_443"/></StgValue>
</operation>

<operation id="4287" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2107  %max_pool_out_V_addr_109 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_95

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_109"/></StgValue>
</operation>

<operation id="4288" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3813  %conv_out_V_load_439 = load i14* %conv_out_V_addr_439, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_439"/></StgValue>
</operation>

<operation id="4289" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3814  %icmp_ln1494_439 = icmp sgt i14 %conv_out_V_load_439, %select_ln29_438

]]></Node>
<StgValue><ssdm name="icmp_ln1494_439"/></StgValue>
</operation>

<operation id="4290" st_id="252" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3815  %select_ln29_439 = select i1 %icmp_ln1494_439, i14 %conv_out_V_load_439, i14 %select_ln29_438

]]></Node>
<StgValue><ssdm name="select_ln29_439"/></StgValue>
</operation>

<operation id="4291" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3816  store i14 %select_ln29_439, i14* %max_pool_out_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4292" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3821  %zext_ln29_111 = zext i13 %select_ln29_440 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_111"/></StgValue>
</operation>

<operation id="4293" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3822  %conv_out_V_load_441 = load i14* %conv_out_V_addr_441, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_441"/></StgValue>
</operation>

<operation id="4294" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3823  %icmp_ln1494_441 = icmp sgt i14 %conv_out_V_load_441, %zext_ln29_111

]]></Node>
<StgValue><ssdm name="icmp_ln1494_441"/></StgValue>
</operation>

<operation id="4295" st_id="252" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3824  %select_ln29_441 = select i1 %icmp_ln1494_441, i14 %conv_out_V_load_441, i14 %zext_ln29_111

]]></Node>
<StgValue><ssdm name="select_ln29_441"/></StgValue>
</operation>

<operation id="4296" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3825  %conv_out_V_load_442 = load i14* %conv_out_V_addr_442, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_442"/></StgValue>
</operation>

<operation id="4297" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3828  %conv_out_V_load_443 = load i14* %conv_out_V_addr_443, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_443"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="4298" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1299  %add_ln1494_278 = add i12 -1510, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_278"/></StgValue>
</operation>

<operation id="4299" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1300  %zext_ln1494_345 = zext i12 %add_ln1494_278 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_345"/></StgValue>
</operation>

<operation id="4300" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1301  %conv_out_V_addr_445 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_345

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_445"/></StgValue>
</operation>

<operation id="4301" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1302  %tmp_110 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 342, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="4302" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1303  %conv_out_V_addr_446 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_446"/></StgValue>
</operation>

<operation id="4303" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2108  %max_pool_out_V_addr_110 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_98

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_110"/></StgValue>
</operation>

<operation id="4304" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3825  %conv_out_V_load_442 = load i14* %conv_out_V_addr_442, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_442"/></StgValue>
</operation>

<operation id="4305" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3826  %icmp_ln1494_442 = icmp sgt i14 %conv_out_V_load_442, %select_ln29_441

]]></Node>
<StgValue><ssdm name="icmp_ln1494_442"/></StgValue>
</operation>

<operation id="4306" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3827  %select_ln29_442 = select i1 %icmp_ln1494_442, i14 %conv_out_V_load_442, i14 %select_ln29_441

]]></Node>
<StgValue><ssdm name="select_ln29_442"/></StgValue>
</operation>

<operation id="4307" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3828  %conv_out_V_load_443 = load i14* %conv_out_V_addr_443, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_443"/></StgValue>
</operation>

<operation id="4308" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3829  %icmp_ln1494_443 = icmp sgt i14 %conv_out_V_load_443, %select_ln29_442

]]></Node>
<StgValue><ssdm name="icmp_ln1494_443"/></StgValue>
</operation>

<operation id="4309" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3830  %select_ln29_443 = select i1 %icmp_ln1494_443, i14 %conv_out_V_load_443, i14 %select_ln29_442

]]></Node>
<StgValue><ssdm name="select_ln29_443"/></StgValue>
</operation>

<operation id="4310" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3831  store i14 %select_ln29_443, i14* %max_pool_out_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4311" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3837  %conv_out_V_load_445 = load i14* %conv_out_V_addr_445, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_445"/></StgValue>
</operation>

<operation id="4312" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3840  %conv_out_V_load_446 = load i14* %conv_out_V_addr_446, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_446"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="4313" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1304  %add_ln1494_279 = add i12 -1354, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_279"/></StgValue>
</operation>

<operation id="4314" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1305  %zext_ln1494_346 = zext i12 %add_ln1494_279 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_346"/></StgValue>
</operation>

<operation id="4315" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1306  %conv_out_V_addr_447 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_346

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_447"/></StgValue>
</operation>

<operation id="4316" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1309  %add_ln1494_280 = add i12 -1498, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_280"/></StgValue>
</operation>

<operation id="4317" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1310  %zext_ln1494_347 = zext i12 %add_ln1494_280 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_347"/></StgValue>
</operation>

<operation id="4318" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1311  %conv_out_V_addr_449 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_347

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_449"/></StgValue>
</operation>

<operation id="4319" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3836  %zext_ln29_112 = zext i13 %select_ln29_444 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_112"/></StgValue>
</operation>

<operation id="4320" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3837  %conv_out_V_load_445 = load i14* %conv_out_V_addr_445, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_445"/></StgValue>
</operation>

<operation id="4321" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3838  %icmp_ln1494_445 = icmp sgt i14 %conv_out_V_load_445, %zext_ln29_112

]]></Node>
<StgValue><ssdm name="icmp_ln1494_445"/></StgValue>
</operation>

<operation id="4322" st_id="254" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3839  %select_ln29_445 = select i1 %icmp_ln1494_445, i14 %conv_out_V_load_445, i14 %zext_ln29_112

]]></Node>
<StgValue><ssdm name="select_ln29_445"/></StgValue>
</operation>

<operation id="4323" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3840  %conv_out_V_load_446 = load i14* %conv_out_V_addr_446, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_446"/></StgValue>
</operation>

<operation id="4324" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3841  %icmp_ln1494_446 = icmp sgt i14 %conv_out_V_load_446, %select_ln29_445

]]></Node>
<StgValue><ssdm name="icmp_ln1494_446"/></StgValue>
</operation>

<operation id="4325" st_id="254" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3842  %select_ln29_446 = select i1 %icmp_ln1494_446, i14 %conv_out_V_load_446, i14 %select_ln29_445

]]></Node>
<StgValue><ssdm name="select_ln29_446"/></StgValue>
</operation>

<operation id="4326" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3843  %conv_out_V_load_447 = load i14* %conv_out_V_addr_447, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_447"/></StgValue>
</operation>

<operation id="4327" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3852  %conv_out_V_load_449 = load i14* %conv_out_V_addr_449, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_449"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="4328" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1312  %add_ln1494_281 = add i12 -1348, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_281"/></StgValue>
</operation>

<operation id="4329" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1313  %zext_ln1494_348 = zext i12 %add_ln1494_281 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_348"/></StgValue>
</operation>

<operation id="4330" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1314  %conv_out_V_addr_450 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_348

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_450"/></StgValue>
</operation>

<operation id="4331" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1315  %add_ln1494_282 = add i12 -1342, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_282"/></StgValue>
</operation>

<operation id="4332" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1316  %zext_ln1494_349 = zext i12 %add_ln1494_282 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_349"/></StgValue>
</operation>

<operation id="4333" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1317  %conv_out_V_addr_451 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_349

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_451"/></StgValue>
</operation>

<operation id="4334" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2109  %max_pool_out_V_addr_111 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_99

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_111"/></StgValue>
</operation>

<operation id="4335" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3843  %conv_out_V_load_447 = load i14* %conv_out_V_addr_447, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_447"/></StgValue>
</operation>

<operation id="4336" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3844  %icmp_ln1494_447 = icmp sgt i14 %conv_out_V_load_447, %select_ln29_446

]]></Node>
<StgValue><ssdm name="icmp_ln1494_447"/></StgValue>
</operation>

<operation id="4337" st_id="255" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3845  %select_ln29_447 = select i1 %icmp_ln1494_447, i14 %conv_out_V_load_447, i14 %select_ln29_446

]]></Node>
<StgValue><ssdm name="select_ln29_447"/></StgValue>
</operation>

<operation id="4338" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3846  store i14 %select_ln29_447, i14* %max_pool_out_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4339" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3851  %zext_ln29_113 = zext i13 %select_ln29_448 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_113"/></StgValue>
</operation>

<operation id="4340" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3852  %conv_out_V_load_449 = load i14* %conv_out_V_addr_449, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_449"/></StgValue>
</operation>

<operation id="4341" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3853  %icmp_ln1494_449 = icmp sgt i14 %conv_out_V_load_449, %zext_ln29_113

]]></Node>
<StgValue><ssdm name="icmp_ln1494_449"/></StgValue>
</operation>

<operation id="4342" st_id="255" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3854  %select_ln29_449 = select i1 %icmp_ln1494_449, i14 %conv_out_V_load_449, i14 %zext_ln29_113

]]></Node>
<StgValue><ssdm name="select_ln29_449"/></StgValue>
</operation>

<operation id="4343" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3855  %conv_out_V_load_450 = load i14* %conv_out_V_addr_450, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_450"/></StgValue>
</operation>

<operation id="4344" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3858  %conv_out_V_load_451 = load i14* %conv_out_V_addr_451, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_451"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="4345" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1321  %add_ln1494_284 = add i12 -1486, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_284"/></StgValue>
</operation>

<operation id="4346" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1322  %zext_ln1494_351 = zext i12 %add_ln1494_284 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_351"/></StgValue>
</operation>

<operation id="4347" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1323  %conv_out_V_addr_453 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_351

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_453"/></StgValue>
</operation>

<operation id="4348" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1324  %tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 345, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4349" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1325  %conv_out_V_addr_454 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_454"/></StgValue>
</operation>

<operation id="4350" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2110  %max_pool_out_V_addr_112 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_112"/></StgValue>
</operation>

<operation id="4351" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3855  %conv_out_V_load_450 = load i14* %conv_out_V_addr_450, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_450"/></StgValue>
</operation>

<operation id="4352" st_id="256" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3856  %icmp_ln1494_450 = icmp sgt i14 %conv_out_V_load_450, %select_ln29_449

]]></Node>
<StgValue><ssdm name="icmp_ln1494_450"/></StgValue>
</operation>

<operation id="4353" st_id="256" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3857  %select_ln29_450 = select i1 %icmp_ln1494_450, i14 %conv_out_V_load_450, i14 %select_ln29_449

]]></Node>
<StgValue><ssdm name="select_ln29_450"/></StgValue>
</operation>

<operation id="4354" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3858  %conv_out_V_load_451 = load i14* %conv_out_V_addr_451, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_451"/></StgValue>
</operation>

<operation id="4355" st_id="256" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3859  %icmp_ln1494_451 = icmp sgt i14 %conv_out_V_load_451, %select_ln29_450

]]></Node>
<StgValue><ssdm name="icmp_ln1494_451"/></StgValue>
</operation>

<operation id="4356" st_id="256" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3860  %select_ln29_451 = select i1 %icmp_ln1494_451, i14 %conv_out_V_load_451, i14 %select_ln29_450

]]></Node>
<StgValue><ssdm name="select_ln29_451"/></StgValue>
</operation>

<operation id="4357" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3861  store i14 %select_ln29_451, i14* %max_pool_out_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4358" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3867  %conv_out_V_load_453 = load i14* %conv_out_V_addr_453, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_453"/></StgValue>
</operation>

<operation id="4359" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3870  %conv_out_V_load_454 = load i14* %conv_out_V_addr_454, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_454"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="4360" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1326  %add_ln1494_285 = add i12 -1330, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_285"/></StgValue>
</operation>

<operation id="4361" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1327  %zext_ln1494_352 = zext i12 %add_ln1494_285 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_352"/></StgValue>
</operation>

<operation id="4362" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1328  %conv_out_V_addr_455 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_352

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_455"/></StgValue>
</operation>

<operation id="4363" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1331  %add_ln1494_286 = add i12 -1474, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_286"/></StgValue>
</operation>

<operation id="4364" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1332  %zext_ln1494_353 = zext i12 %add_ln1494_286 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_353"/></StgValue>
</operation>

<operation id="4365" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1333  %conv_out_V_addr_457 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_353

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_457"/></StgValue>
</operation>

<operation id="4366" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3866  %zext_ln29_114 = zext i13 %select_ln29_452 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_114"/></StgValue>
</operation>

<operation id="4367" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3867  %conv_out_V_load_453 = load i14* %conv_out_V_addr_453, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_453"/></StgValue>
</operation>

<operation id="4368" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3868  %icmp_ln1494_453 = icmp sgt i14 %conv_out_V_load_453, %zext_ln29_114

]]></Node>
<StgValue><ssdm name="icmp_ln1494_453"/></StgValue>
</operation>

<operation id="4369" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3869  %select_ln29_453 = select i1 %icmp_ln1494_453, i14 %conv_out_V_load_453, i14 %zext_ln29_114

]]></Node>
<StgValue><ssdm name="select_ln29_453"/></StgValue>
</operation>

<operation id="4370" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3870  %conv_out_V_load_454 = load i14* %conv_out_V_addr_454, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_454"/></StgValue>
</operation>

<operation id="4371" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3871  %icmp_ln1494_454 = icmp sgt i14 %conv_out_V_load_454, %select_ln29_453

]]></Node>
<StgValue><ssdm name="icmp_ln1494_454"/></StgValue>
</operation>

<operation id="4372" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3872  %select_ln29_454 = select i1 %icmp_ln1494_454, i14 %conv_out_V_load_454, i14 %select_ln29_453

]]></Node>
<StgValue><ssdm name="select_ln29_454"/></StgValue>
</operation>

<operation id="4373" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3873  %conv_out_V_load_455 = load i14* %conv_out_V_addr_455, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_455"/></StgValue>
</operation>

<operation id="4374" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3882  %conv_out_V_load_457 = load i14* %conv_out_V_addr_457, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_457"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="4375" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1334  %add_ln1494_287 = add i12 -1324, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_287"/></StgValue>
</operation>

<operation id="4376" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1335  %zext_ln1494_354 = zext i12 %add_ln1494_287 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_354"/></StgValue>
</operation>

<operation id="4377" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1336  %conv_out_V_addr_458 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_354

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_458"/></StgValue>
</operation>

<operation id="4378" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1337  %add_ln1494_288 = add i12 -1318, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_288"/></StgValue>
</operation>

<operation id="4379" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1338  %zext_ln1494_355 = zext i12 %add_ln1494_288 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_355"/></StgValue>
</operation>

<operation id="4380" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1339  %conv_out_V_addr_459 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_355

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_459"/></StgValue>
</operation>

<operation id="4381" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2111  %max_pool_out_V_addr_113 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_101

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_113"/></StgValue>
</operation>

<operation id="4382" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3873  %conv_out_V_load_455 = load i14* %conv_out_V_addr_455, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_455"/></StgValue>
</operation>

<operation id="4383" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3874  %icmp_ln1494_455 = icmp sgt i14 %conv_out_V_load_455, %select_ln29_454

]]></Node>
<StgValue><ssdm name="icmp_ln1494_455"/></StgValue>
</operation>

<operation id="4384" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3875  %select_ln29_455 = select i1 %icmp_ln1494_455, i14 %conv_out_V_load_455, i14 %select_ln29_454

]]></Node>
<StgValue><ssdm name="select_ln29_455"/></StgValue>
</operation>

<operation id="4385" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3876  store i14 %select_ln29_455, i14* %max_pool_out_V_addr_113, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4386" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3881  %zext_ln29_115 = zext i13 %select_ln29_456 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_115"/></StgValue>
</operation>

<operation id="4387" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3882  %conv_out_V_load_457 = load i14* %conv_out_V_addr_457, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_457"/></StgValue>
</operation>

<operation id="4388" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3883  %icmp_ln1494_457 = icmp sgt i14 %conv_out_V_load_457, %zext_ln29_115

]]></Node>
<StgValue><ssdm name="icmp_ln1494_457"/></StgValue>
</operation>

<operation id="4389" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3884  %select_ln29_457 = select i1 %icmp_ln1494_457, i14 %conv_out_V_load_457, i14 %zext_ln29_115

]]></Node>
<StgValue><ssdm name="select_ln29_457"/></StgValue>
</operation>

<operation id="4390" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3885  %conv_out_V_load_458 = load i14* %conv_out_V_addr_458, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_458"/></StgValue>
</operation>

<operation id="4391" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3888  %conv_out_V_load_459 = load i14* %conv_out_V_addr_459, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_459"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="4392" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1343  %add_ln1494_290 = add i12 -1462, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_290"/></StgValue>
</operation>

<operation id="4393" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1344  %zext_ln1494_357 = zext i12 %add_ln1494_290 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_357"/></StgValue>
</operation>

<operation id="4394" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1345  %conv_out_V_addr_461 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_357

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_461"/></StgValue>
</operation>

<operation id="4395" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1346  %tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 348, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="4396" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1347  %conv_out_V_addr_462 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_462"/></StgValue>
</operation>

<operation id="4397" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2112  %max_pool_out_V_addr_114 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_104

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_114"/></StgValue>
</operation>

<operation id="4398" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3885  %conv_out_V_load_458 = load i14* %conv_out_V_addr_458, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_458"/></StgValue>
</operation>

<operation id="4399" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3886  %icmp_ln1494_458 = icmp sgt i14 %conv_out_V_load_458, %select_ln29_457

]]></Node>
<StgValue><ssdm name="icmp_ln1494_458"/></StgValue>
</operation>

<operation id="4400" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3887  %select_ln29_458 = select i1 %icmp_ln1494_458, i14 %conv_out_V_load_458, i14 %select_ln29_457

]]></Node>
<StgValue><ssdm name="select_ln29_458"/></StgValue>
</operation>

<operation id="4401" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3888  %conv_out_V_load_459 = load i14* %conv_out_V_addr_459, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_459"/></StgValue>
</operation>

<operation id="4402" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3889  %icmp_ln1494_459 = icmp sgt i14 %conv_out_V_load_459, %select_ln29_458

]]></Node>
<StgValue><ssdm name="icmp_ln1494_459"/></StgValue>
</operation>

<operation id="4403" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3890  %select_ln29_459 = select i1 %icmp_ln1494_459, i14 %conv_out_V_load_459, i14 %select_ln29_458

]]></Node>
<StgValue><ssdm name="select_ln29_459"/></StgValue>
</operation>

<operation id="4404" st_id="259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3891  store i14 %select_ln29_459, i14* %max_pool_out_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4405" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3897  %conv_out_V_load_461 = load i14* %conv_out_V_addr_461, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_461"/></StgValue>
</operation>

<operation id="4406" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3900  %conv_out_V_load_462 = load i14* %conv_out_V_addr_462, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_462"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="4407" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1348  %add_ln1494_291 = add i12 -1306, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_291"/></StgValue>
</operation>

<operation id="4408" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1349  %zext_ln1494_358 = zext i12 %add_ln1494_291 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_358"/></StgValue>
</operation>

<operation id="4409" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1350  %conv_out_V_addr_463 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_358

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_463"/></StgValue>
</operation>

<operation id="4410" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1353  %add_ln1494_292 = add i12 -1450, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_292"/></StgValue>
</operation>

<operation id="4411" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1354  %zext_ln1494_359 = zext i12 %add_ln1494_292 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_359"/></StgValue>
</operation>

<operation id="4412" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1355  %conv_out_V_addr_465 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_359

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_465"/></StgValue>
</operation>

<operation id="4413" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3896  %zext_ln29_116 = zext i13 %select_ln29_460 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_116"/></StgValue>
</operation>

<operation id="4414" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3897  %conv_out_V_load_461 = load i14* %conv_out_V_addr_461, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_461"/></StgValue>
</operation>

<operation id="4415" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3898  %icmp_ln1494_461 = icmp sgt i14 %conv_out_V_load_461, %zext_ln29_116

]]></Node>
<StgValue><ssdm name="icmp_ln1494_461"/></StgValue>
</operation>

<operation id="4416" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3899  %select_ln29_461 = select i1 %icmp_ln1494_461, i14 %conv_out_V_load_461, i14 %zext_ln29_116

]]></Node>
<StgValue><ssdm name="select_ln29_461"/></StgValue>
</operation>

<operation id="4417" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3900  %conv_out_V_load_462 = load i14* %conv_out_V_addr_462, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_462"/></StgValue>
</operation>

<operation id="4418" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3901  %icmp_ln1494_462 = icmp sgt i14 %conv_out_V_load_462, %select_ln29_461

]]></Node>
<StgValue><ssdm name="icmp_ln1494_462"/></StgValue>
</operation>

<operation id="4419" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3902  %select_ln29_462 = select i1 %icmp_ln1494_462, i14 %conv_out_V_load_462, i14 %select_ln29_461

]]></Node>
<StgValue><ssdm name="select_ln29_462"/></StgValue>
</operation>

<operation id="4420" st_id="260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3903  %conv_out_V_load_463 = load i14* %conv_out_V_addr_463, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_463"/></StgValue>
</operation>

<operation id="4421" st_id="260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3912  %conv_out_V_load_465 = load i14* %conv_out_V_addr_465, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_465"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="4422" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1356  %add_ln1494_293 = add i12 -1300, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_293"/></StgValue>
</operation>

<operation id="4423" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1357  %zext_ln1494_360 = zext i12 %add_ln1494_293 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_360"/></StgValue>
</operation>

<operation id="4424" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1358  %conv_out_V_addr_466 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_360

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_466"/></StgValue>
</operation>

<operation id="4425" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1359  %add_ln1494_294 = add i12 -1294, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_294"/></StgValue>
</operation>

<operation id="4426" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1360  %zext_ln1494_361 = zext i12 %add_ln1494_294 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_361"/></StgValue>
</operation>

<operation id="4427" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1361  %conv_out_V_addr_467 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_361

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_467"/></StgValue>
</operation>

<operation id="4428" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2113  %max_pool_out_V_addr_115 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_105

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_115"/></StgValue>
</operation>

<operation id="4429" st_id="261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3903  %conv_out_V_load_463 = load i14* %conv_out_V_addr_463, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_463"/></StgValue>
</operation>

<operation id="4430" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3904  %icmp_ln1494_463 = icmp sgt i14 %conv_out_V_load_463, %select_ln29_462

]]></Node>
<StgValue><ssdm name="icmp_ln1494_463"/></StgValue>
</operation>

<operation id="4431" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3905  %select_ln29_463 = select i1 %icmp_ln1494_463, i14 %conv_out_V_load_463, i14 %select_ln29_462

]]></Node>
<StgValue><ssdm name="select_ln29_463"/></StgValue>
</operation>

<operation id="4432" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3906  store i14 %select_ln29_463, i14* %max_pool_out_V_addr_115, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4433" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3911  %zext_ln29_117 = zext i13 %select_ln29_464 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_117"/></StgValue>
</operation>

<operation id="4434" st_id="261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3912  %conv_out_V_load_465 = load i14* %conv_out_V_addr_465, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_465"/></StgValue>
</operation>

<operation id="4435" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3913  %icmp_ln1494_465 = icmp sgt i14 %conv_out_V_load_465, %zext_ln29_117

]]></Node>
<StgValue><ssdm name="icmp_ln1494_465"/></StgValue>
</operation>

<operation id="4436" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3914  %select_ln29_465 = select i1 %icmp_ln1494_465, i14 %conv_out_V_load_465, i14 %zext_ln29_117

]]></Node>
<StgValue><ssdm name="select_ln29_465"/></StgValue>
</operation>

<operation id="4437" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3915  %conv_out_V_load_466 = load i14* %conv_out_V_addr_466, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_466"/></StgValue>
</operation>

<operation id="4438" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3918  %conv_out_V_load_467 = load i14* %conv_out_V_addr_467, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_467"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="4439" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1364  %add_ln1494_295 = add i12 -1282, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_295"/></StgValue>
</operation>

<operation id="4440" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1365  %zext_ln1494_362 = zext i12 %add_ln1494_295 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_362"/></StgValue>
</operation>

<operation id="4441" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1366  %conv_out_V_addr_469 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_362

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_469"/></StgValue>
</operation>

<operation id="4442" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1367  %add_ln1494_296 = add i12 -1132, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_296"/></StgValue>
</operation>

<operation id="4443" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1368  %zext_ln1494_363 = zext i12 %add_ln1494_296 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_363"/></StgValue>
</operation>

<operation id="4444" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1369  %conv_out_V_addr_470 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_363

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_470"/></StgValue>
</operation>

<operation id="4445" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2114  %max_pool_out_V_addr_116 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_116"/></StgValue>
</operation>

<operation id="4446" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3915  %conv_out_V_load_466 = load i14* %conv_out_V_addr_466, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_466"/></StgValue>
</operation>

<operation id="4447" st_id="262" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3916  %icmp_ln1494_466 = icmp sgt i14 %conv_out_V_load_466, %select_ln29_465

]]></Node>
<StgValue><ssdm name="icmp_ln1494_466"/></StgValue>
</operation>

<operation id="4448" st_id="262" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3917  %select_ln29_466 = select i1 %icmp_ln1494_466, i14 %conv_out_V_load_466, i14 %select_ln29_465

]]></Node>
<StgValue><ssdm name="select_ln29_466"/></StgValue>
</operation>

<operation id="4449" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3918  %conv_out_V_load_467 = load i14* %conv_out_V_addr_467, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_467"/></StgValue>
</operation>

<operation id="4450" st_id="262" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3919  %icmp_ln1494_467 = icmp sgt i14 %conv_out_V_load_467, %select_ln29_466

]]></Node>
<StgValue><ssdm name="icmp_ln1494_467"/></StgValue>
</operation>

<operation id="4451" st_id="262" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3920  %select_ln29_467 = select i1 %icmp_ln1494_467, i14 %conv_out_V_load_467, i14 %select_ln29_466

]]></Node>
<StgValue><ssdm name="select_ln29_467"/></StgValue>
</operation>

<operation id="4452" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3921  store i14 %select_ln29_467, i14* %max_pool_out_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4453" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3927  %conv_out_V_load_469 = load i14* %conv_out_V_addr_469, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_469"/></StgValue>
</operation>

<operation id="4454" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3930  %conv_out_V_load_470 = load i14* %conv_out_V_addr_470, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_470"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="4455" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1370  %add_ln1494_297 = add i12 -1126, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_297"/></StgValue>
</operation>

<operation id="4456" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1371  %zext_ln1494_364 = zext i12 %add_ln1494_297 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_364"/></StgValue>
</operation>

<operation id="4457" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1372  %conv_out_V_addr_471 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_364

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_471"/></StgValue>
</operation>

<operation id="4458" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1376  %add_ln1494_299 = add i12 -1270, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_299"/></StgValue>
</operation>

<operation id="4459" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1377  %zext_ln1494_366 = zext i12 %add_ln1494_299 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_366"/></StgValue>
</operation>

<operation id="4460" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1378  %conv_out_V_addr_473 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_366

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_473"/></StgValue>
</operation>

<operation id="4461" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3926  %zext_ln29_118 = zext i13 %select_ln29_468 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_118"/></StgValue>
</operation>

<operation id="4462" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3927  %conv_out_V_load_469 = load i14* %conv_out_V_addr_469, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_469"/></StgValue>
</operation>

<operation id="4463" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3928  %icmp_ln1494_469 = icmp sgt i14 %conv_out_V_load_469, %zext_ln29_118

]]></Node>
<StgValue><ssdm name="icmp_ln1494_469"/></StgValue>
</operation>

<operation id="4464" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3929  %select_ln29_469 = select i1 %icmp_ln1494_469, i14 %conv_out_V_load_469, i14 %zext_ln29_118

]]></Node>
<StgValue><ssdm name="select_ln29_469"/></StgValue>
</operation>

<operation id="4465" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3930  %conv_out_V_load_470 = load i14* %conv_out_V_addr_470, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_470"/></StgValue>
</operation>

<operation id="4466" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3931  %icmp_ln1494_470 = icmp sgt i14 %conv_out_V_load_470, %select_ln29_469

]]></Node>
<StgValue><ssdm name="icmp_ln1494_470"/></StgValue>
</operation>

<operation id="4467" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3932  %select_ln29_470 = select i1 %icmp_ln1494_470, i14 %conv_out_V_load_470, i14 %select_ln29_469

]]></Node>
<StgValue><ssdm name="select_ln29_470"/></StgValue>
</operation>

<operation id="4468" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3933  %conv_out_V_load_471 = load i14* %conv_out_V_addr_471, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_471"/></StgValue>
</operation>

<operation id="4469" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3942  %conv_out_V_load_473 = load i14* %conv_out_V_addr_473, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_473"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="4470" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1379  %tmp_117 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 372, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4471" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1380  %conv_out_V_addr_474 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_474"/></StgValue>
</operation>

<operation id="4472" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1381  %add_ln1494_300 = add i12 -1114, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_300"/></StgValue>
</operation>

<operation id="4473" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1382  %zext_ln1494_367 = zext i12 %add_ln1494_300 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_367"/></StgValue>
</operation>

<operation id="4474" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1383  %conv_out_V_addr_475 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_367

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_475"/></StgValue>
</operation>

<operation id="4475" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2115  %max_pool_out_V_addr_117 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_107

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_117"/></StgValue>
</operation>

<operation id="4476" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3933  %conv_out_V_load_471 = load i14* %conv_out_V_addr_471, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_471"/></StgValue>
</operation>

<operation id="4477" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3934  %icmp_ln1494_471 = icmp sgt i14 %conv_out_V_load_471, %select_ln29_470

]]></Node>
<StgValue><ssdm name="icmp_ln1494_471"/></StgValue>
</operation>

<operation id="4478" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3935  %select_ln29_471 = select i1 %icmp_ln1494_471, i14 %conv_out_V_load_471, i14 %select_ln29_470

]]></Node>
<StgValue><ssdm name="select_ln29_471"/></StgValue>
</operation>

<operation id="4479" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3936  store i14 %select_ln29_471, i14* %max_pool_out_V_addr_117, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4480" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3941  %zext_ln29_119 = zext i13 %select_ln29_472 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_119"/></StgValue>
</operation>

<operation id="4481" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3942  %conv_out_V_load_473 = load i14* %conv_out_V_addr_473, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_473"/></StgValue>
</operation>

<operation id="4482" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3943  %icmp_ln1494_473 = icmp sgt i14 %conv_out_V_load_473, %zext_ln29_119

]]></Node>
<StgValue><ssdm name="icmp_ln1494_473"/></StgValue>
</operation>

<operation id="4483" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3944  %select_ln29_473 = select i1 %icmp_ln1494_473, i14 %conv_out_V_load_473, i14 %zext_ln29_119

]]></Node>
<StgValue><ssdm name="select_ln29_473"/></StgValue>
</operation>

<operation id="4484" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3945  %conv_out_V_load_474 = load i14* %conv_out_V_addr_474, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_474"/></StgValue>
</operation>

<operation id="4485" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3948  %conv_out_V_load_475 = load i14* %conv_out_V_addr_475, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_475"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="4486" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1386  %add_ln1494_301 = add i12 -1258, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_301"/></StgValue>
</operation>

<operation id="4487" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1387  %zext_ln1494_368 = zext i12 %add_ln1494_301 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_368"/></StgValue>
</operation>

<operation id="4488" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1388  %conv_out_V_addr_477 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_368

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_477"/></StgValue>
</operation>

<operation id="4489" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1389  %add_ln1494_302 = add i12 -1108, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_302"/></StgValue>
</operation>

<operation id="4490" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1390  %zext_ln1494_369 = zext i12 %add_ln1494_302 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_369"/></StgValue>
</operation>

<operation id="4491" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1391  %conv_out_V_addr_478 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_369

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_478"/></StgValue>
</operation>

<operation id="4492" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2116  %max_pool_out_V_addr_118 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_110

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_118"/></StgValue>
</operation>

<operation id="4493" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3945  %conv_out_V_load_474 = load i14* %conv_out_V_addr_474, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_474"/></StgValue>
</operation>

<operation id="4494" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3946  %icmp_ln1494_474 = icmp sgt i14 %conv_out_V_load_474, %select_ln29_473

]]></Node>
<StgValue><ssdm name="icmp_ln1494_474"/></StgValue>
</operation>

<operation id="4495" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3947  %select_ln29_474 = select i1 %icmp_ln1494_474, i14 %conv_out_V_load_474, i14 %select_ln29_473

]]></Node>
<StgValue><ssdm name="select_ln29_474"/></StgValue>
</operation>

<operation id="4496" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3948  %conv_out_V_load_475 = load i14* %conv_out_V_addr_475, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_475"/></StgValue>
</operation>

<operation id="4497" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3949  %icmp_ln1494_475 = icmp sgt i14 %conv_out_V_load_475, %select_ln29_474

]]></Node>
<StgValue><ssdm name="icmp_ln1494_475"/></StgValue>
</operation>

<operation id="4498" st_id="265" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3950  %select_ln29_475 = select i1 %icmp_ln1494_475, i14 %conv_out_V_load_475, i14 %select_ln29_474

]]></Node>
<StgValue><ssdm name="select_ln29_475"/></StgValue>
</operation>

<operation id="4499" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3951  store i14 %select_ln29_475, i14* %max_pool_out_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4500" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3957  %conv_out_V_load_477 = load i14* %conv_out_V_addr_477, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_477"/></StgValue>
</operation>

<operation id="4501" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3960  %conv_out_V_load_478 = load i14* %conv_out_V_addr_478, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_478"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="4502" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1392  %add_ln1494_303 = add i12 -1102, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_303"/></StgValue>
</operation>

<operation id="4503" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1393  %zext_ln1494_370 = zext i12 %add_ln1494_303 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_370"/></StgValue>
</operation>

<operation id="4504" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1394  %conv_out_V_addr_479 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_370

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_479"/></StgValue>
</operation>

<operation id="4505" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1398  %add_ln1494_305 = add i12 -1246, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_305"/></StgValue>
</operation>

<operation id="4506" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1399  %zext_ln1494_372 = zext i12 %add_ln1494_305 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_372"/></StgValue>
</operation>

<operation id="4507" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1400  %conv_out_V_addr_481 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_372

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_481"/></StgValue>
</operation>

<operation id="4508" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3956  %zext_ln29_120 = zext i13 %select_ln29_476 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_120"/></StgValue>
</operation>

<operation id="4509" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3957  %conv_out_V_load_477 = load i14* %conv_out_V_addr_477, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_477"/></StgValue>
</operation>

<operation id="4510" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3958  %icmp_ln1494_477 = icmp sgt i14 %conv_out_V_load_477, %zext_ln29_120

]]></Node>
<StgValue><ssdm name="icmp_ln1494_477"/></StgValue>
</operation>

<operation id="4511" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3959  %select_ln29_477 = select i1 %icmp_ln1494_477, i14 %conv_out_V_load_477, i14 %zext_ln29_120

]]></Node>
<StgValue><ssdm name="select_ln29_477"/></StgValue>
</operation>

<operation id="4512" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3960  %conv_out_V_load_478 = load i14* %conv_out_V_addr_478, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_478"/></StgValue>
</operation>

<operation id="4513" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3961  %icmp_ln1494_478 = icmp sgt i14 %conv_out_V_load_478, %select_ln29_477

]]></Node>
<StgValue><ssdm name="icmp_ln1494_478"/></StgValue>
</operation>

<operation id="4514" st_id="266" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3962  %select_ln29_478 = select i1 %icmp_ln1494_478, i14 %conv_out_V_load_478, i14 %select_ln29_477

]]></Node>
<StgValue><ssdm name="select_ln29_478"/></StgValue>
</operation>

<operation id="4515" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3963  %conv_out_V_load_479 = load i14* %conv_out_V_addr_479, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_479"/></StgValue>
</operation>

<operation id="4516" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3972  %conv_out_V_load_481 = load i14* %conv_out_V_addr_481, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_481"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="4517" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1401  %tmp_119 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 375, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4518" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1402  %conv_out_V_addr_482 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_482"/></StgValue>
</operation>

<operation id="4519" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1403  %add_ln1494_306 = add i12 -1090, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_306"/></StgValue>
</operation>

<operation id="4520" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1404  %zext_ln1494_373 = zext i12 %add_ln1494_306 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_373"/></StgValue>
</operation>

<operation id="4521" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1405  %conv_out_V_addr_483 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_373

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_483"/></StgValue>
</operation>

<operation id="4522" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2117  %max_pool_out_V_addr_119 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_111

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_119"/></StgValue>
</operation>

<operation id="4523" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3963  %conv_out_V_load_479 = load i14* %conv_out_V_addr_479, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_479"/></StgValue>
</operation>

<operation id="4524" st_id="267" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3964  %icmp_ln1494_479 = icmp sgt i14 %conv_out_V_load_479, %select_ln29_478

]]></Node>
<StgValue><ssdm name="icmp_ln1494_479"/></StgValue>
</operation>

<operation id="4525" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3965  %select_ln29_479 = select i1 %icmp_ln1494_479, i14 %conv_out_V_load_479, i14 %select_ln29_478

]]></Node>
<StgValue><ssdm name="select_ln29_479"/></StgValue>
</operation>

<operation id="4526" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3966  store i14 %select_ln29_479, i14* %max_pool_out_V_addr_119, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4527" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3971  %zext_ln29_121 = zext i13 %select_ln29_480 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_121"/></StgValue>
</operation>

<operation id="4528" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3972  %conv_out_V_load_481 = load i14* %conv_out_V_addr_481, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_481"/></StgValue>
</operation>

<operation id="4529" st_id="267" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3973  %icmp_ln1494_481 = icmp sgt i14 %conv_out_V_load_481, %zext_ln29_121

]]></Node>
<StgValue><ssdm name="icmp_ln1494_481"/></StgValue>
</operation>

<operation id="4530" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3974  %select_ln29_481 = select i1 %icmp_ln1494_481, i14 %conv_out_V_load_481, i14 %zext_ln29_121

]]></Node>
<StgValue><ssdm name="select_ln29_481"/></StgValue>
</operation>

<operation id="4531" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3975  %conv_out_V_load_482 = load i14* %conv_out_V_addr_482, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_482"/></StgValue>
</operation>

<operation id="4532" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3978  %conv_out_V_load_483 = load i14* %conv_out_V_addr_483, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_483"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="4533" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1408  %add_ln1494_307 = add i12 -1234, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_307"/></StgValue>
</operation>

<operation id="4534" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1409  %zext_ln1494_374 = zext i12 %add_ln1494_307 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_374"/></StgValue>
</operation>

<operation id="4535" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1410  %conv_out_V_addr_485 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_374

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_485"/></StgValue>
</operation>

<operation id="4536" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1411  %add_ln1494_308 = add i12 -1084, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_308"/></StgValue>
</operation>

<operation id="4537" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1412  %zext_ln1494_375 = zext i12 %add_ln1494_308 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_375"/></StgValue>
</operation>

<operation id="4538" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1413  %conv_out_V_addr_486 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_375

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_486"/></StgValue>
</operation>

<operation id="4539" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2118  %max_pool_out_V_addr_120 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_120"/></StgValue>
</operation>

<operation id="4540" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3975  %conv_out_V_load_482 = load i14* %conv_out_V_addr_482, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_482"/></StgValue>
</operation>

<operation id="4541" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3976  %icmp_ln1494_482 = icmp sgt i14 %conv_out_V_load_482, %select_ln29_481

]]></Node>
<StgValue><ssdm name="icmp_ln1494_482"/></StgValue>
</operation>

<operation id="4542" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3977  %select_ln29_482 = select i1 %icmp_ln1494_482, i14 %conv_out_V_load_482, i14 %select_ln29_481

]]></Node>
<StgValue><ssdm name="select_ln29_482"/></StgValue>
</operation>

<operation id="4543" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3978  %conv_out_V_load_483 = load i14* %conv_out_V_addr_483, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_483"/></StgValue>
</operation>

<operation id="4544" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3979  %icmp_ln1494_483 = icmp sgt i14 %conv_out_V_load_483, %select_ln29_482

]]></Node>
<StgValue><ssdm name="icmp_ln1494_483"/></StgValue>
</operation>

<operation id="4545" st_id="268" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3980  %select_ln29_483 = select i1 %icmp_ln1494_483, i14 %conv_out_V_load_483, i14 %select_ln29_482

]]></Node>
<StgValue><ssdm name="select_ln29_483"/></StgValue>
</operation>

<operation id="4546" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3981  store i14 %select_ln29_483, i14* %max_pool_out_V_addr_120, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4547" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3987  %conv_out_V_load_485 = load i14* %conv_out_V_addr_485, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_485"/></StgValue>
</operation>

<operation id="4548" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3990  %conv_out_V_load_486 = load i14* %conv_out_V_addr_486, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_486"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="4549" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1414  %add_ln1494_309 = add i12 -1078, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_309"/></StgValue>
</operation>

<operation id="4550" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1415  %zext_ln1494_376 = zext i12 %add_ln1494_309 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_376"/></StgValue>
</operation>

<operation id="4551" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1416  %conv_out_V_addr_487 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_376

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_487"/></StgValue>
</operation>

<operation id="4552" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1420  %add_ln1494_311 = add i12 -1222, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_311"/></StgValue>
</operation>

<operation id="4553" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1421  %zext_ln1494_378 = zext i12 %add_ln1494_311 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_378"/></StgValue>
</operation>

<operation id="4554" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1422  %conv_out_V_addr_489 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_378

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_489"/></StgValue>
</operation>

<operation id="4555" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:3986  %zext_ln29_122 = zext i13 %select_ln29_484 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_122"/></StgValue>
</operation>

<operation id="4556" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3987  %conv_out_V_load_485 = load i14* %conv_out_V_addr_485, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_485"/></StgValue>
</operation>

<operation id="4557" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3988  %icmp_ln1494_485 = icmp sgt i14 %conv_out_V_load_485, %zext_ln29_122

]]></Node>
<StgValue><ssdm name="icmp_ln1494_485"/></StgValue>
</operation>

<operation id="4558" st_id="269" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3989  %select_ln29_485 = select i1 %icmp_ln1494_485, i14 %conv_out_V_load_485, i14 %zext_ln29_122

]]></Node>
<StgValue><ssdm name="select_ln29_485"/></StgValue>
</operation>

<operation id="4559" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3990  %conv_out_V_load_486 = load i14* %conv_out_V_addr_486, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_486"/></StgValue>
</operation>

<operation id="4560" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3991  %icmp_ln1494_486 = icmp sgt i14 %conv_out_V_load_486, %select_ln29_485

]]></Node>
<StgValue><ssdm name="icmp_ln1494_486"/></StgValue>
</operation>

<operation id="4561" st_id="269" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3992  %select_ln29_486 = select i1 %icmp_ln1494_486, i14 %conv_out_V_load_486, i14 %select_ln29_485

]]></Node>
<StgValue><ssdm name="select_ln29_486"/></StgValue>
</operation>

<operation id="4562" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3993  %conv_out_V_load_487 = load i14* %conv_out_V_addr_487, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_487"/></StgValue>
</operation>

<operation id="4563" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4002  %conv_out_V_load_489 = load i14* %conv_out_V_addr_489, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_489"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="4564" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1423  %tmp_121 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 378, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4565" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1424  %conv_out_V_addr_490 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_490"/></StgValue>
</operation>

<operation id="4566" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1425  %add_ln1494_312 = add i12 -1066, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_312"/></StgValue>
</operation>

<operation id="4567" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1426  %zext_ln1494_379 = zext i12 %add_ln1494_312 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_379"/></StgValue>
</operation>

<operation id="4568" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1427  %conv_out_V_addr_491 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_379

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_491"/></StgValue>
</operation>

<operation id="4569" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2119  %max_pool_out_V_addr_121 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_113

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_121"/></StgValue>
</operation>

<operation id="4570" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:3993  %conv_out_V_load_487 = load i14* %conv_out_V_addr_487, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_487"/></StgValue>
</operation>

<operation id="4571" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:3994  %icmp_ln1494_487 = icmp sgt i14 %conv_out_V_load_487, %select_ln29_486

]]></Node>
<StgValue><ssdm name="icmp_ln1494_487"/></StgValue>
</operation>

<operation id="4572" st_id="270" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:3995  %select_ln29_487 = select i1 %icmp_ln1494_487, i14 %conv_out_V_load_487, i14 %select_ln29_486

]]></Node>
<StgValue><ssdm name="select_ln29_487"/></StgValue>
</operation>

<operation id="4573" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:3996  store i14 %select_ln29_487, i14* %max_pool_out_V_addr_121, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4574" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4001  %zext_ln29_123 = zext i13 %select_ln29_488 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_123"/></StgValue>
</operation>

<operation id="4575" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4002  %conv_out_V_load_489 = load i14* %conv_out_V_addr_489, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_489"/></StgValue>
</operation>

<operation id="4576" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4003  %icmp_ln1494_489 = icmp sgt i14 %conv_out_V_load_489, %zext_ln29_123

]]></Node>
<StgValue><ssdm name="icmp_ln1494_489"/></StgValue>
</operation>

<operation id="4577" st_id="270" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4004  %select_ln29_489 = select i1 %icmp_ln1494_489, i14 %conv_out_V_load_489, i14 %zext_ln29_123

]]></Node>
<StgValue><ssdm name="select_ln29_489"/></StgValue>
</operation>

<operation id="4578" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4005  %conv_out_V_load_490 = load i14* %conv_out_V_addr_490, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_490"/></StgValue>
</operation>

<operation id="4579" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4008  %conv_out_V_load_491 = load i14* %conv_out_V_addr_491, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_491"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="4580" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1430  %add_ln1494_313 = add i12 -1210, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_313"/></StgValue>
</operation>

<operation id="4581" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1431  %zext_ln1494_380 = zext i12 %add_ln1494_313 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_380"/></StgValue>
</operation>

<operation id="4582" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1432  %conv_out_V_addr_493 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_380

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_493"/></StgValue>
</operation>

<operation id="4583" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1433  %add_ln1494_314 = add i12 -1060, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_314"/></StgValue>
</operation>

<operation id="4584" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1434  %zext_ln1494_381 = zext i12 %add_ln1494_314 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_381"/></StgValue>
</operation>

<operation id="4585" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1435  %conv_out_V_addr_494 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_381

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_494"/></StgValue>
</operation>

<operation id="4586" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2120  %max_pool_out_V_addr_122 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_116

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_122"/></StgValue>
</operation>

<operation id="4587" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4005  %conv_out_V_load_490 = load i14* %conv_out_V_addr_490, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_490"/></StgValue>
</operation>

<operation id="4588" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4006  %icmp_ln1494_490 = icmp sgt i14 %conv_out_V_load_490, %select_ln29_489

]]></Node>
<StgValue><ssdm name="icmp_ln1494_490"/></StgValue>
</operation>

<operation id="4589" st_id="271" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4007  %select_ln29_490 = select i1 %icmp_ln1494_490, i14 %conv_out_V_load_490, i14 %select_ln29_489

]]></Node>
<StgValue><ssdm name="select_ln29_490"/></StgValue>
</operation>

<operation id="4590" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4008  %conv_out_V_load_491 = load i14* %conv_out_V_addr_491, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_491"/></StgValue>
</operation>

<operation id="4591" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4009  %icmp_ln1494_491 = icmp sgt i14 %conv_out_V_load_491, %select_ln29_490

]]></Node>
<StgValue><ssdm name="icmp_ln1494_491"/></StgValue>
</operation>

<operation id="4592" st_id="271" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4010  %select_ln29_491 = select i1 %icmp_ln1494_491, i14 %conv_out_V_load_491, i14 %select_ln29_490

]]></Node>
<StgValue><ssdm name="select_ln29_491"/></StgValue>
</operation>

<operation id="4593" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4011  store i14 %select_ln29_491, i14* %max_pool_out_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4594" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4017  %conv_out_V_load_493 = load i14* %conv_out_V_addr_493, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_493"/></StgValue>
</operation>

<operation id="4595" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4020  %conv_out_V_load_494 = load i14* %conv_out_V_addr_494, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_494"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="4596" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1436  %add_ln1494_315 = add i12 -1054, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_315"/></StgValue>
</operation>

<operation id="4597" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1437  %zext_ln1494_382 = zext i12 %add_ln1494_315 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_382"/></StgValue>
</operation>

<operation id="4598" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1438  %conv_out_V_addr_495 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_382

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_495"/></StgValue>
</operation>

<operation id="4599" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1442  %add_ln1494_317 = add i12 -1198, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_317"/></StgValue>
</operation>

<operation id="4600" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1443  %zext_ln1494_384 = zext i12 %add_ln1494_317 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_384"/></StgValue>
</operation>

<operation id="4601" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1444  %conv_out_V_addr_497 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_384

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_497"/></StgValue>
</operation>

<operation id="4602" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4016  %zext_ln29_124 = zext i13 %select_ln29_492 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_124"/></StgValue>
</operation>

<operation id="4603" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4017  %conv_out_V_load_493 = load i14* %conv_out_V_addr_493, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_493"/></StgValue>
</operation>

<operation id="4604" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4018  %icmp_ln1494_493 = icmp sgt i14 %conv_out_V_load_493, %zext_ln29_124

]]></Node>
<StgValue><ssdm name="icmp_ln1494_493"/></StgValue>
</operation>

<operation id="4605" st_id="272" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4019  %select_ln29_493 = select i1 %icmp_ln1494_493, i14 %conv_out_V_load_493, i14 %zext_ln29_124

]]></Node>
<StgValue><ssdm name="select_ln29_493"/></StgValue>
</operation>

<operation id="4606" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4020  %conv_out_V_load_494 = load i14* %conv_out_V_addr_494, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_494"/></StgValue>
</operation>

<operation id="4607" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4021  %icmp_ln1494_494 = icmp sgt i14 %conv_out_V_load_494, %select_ln29_493

]]></Node>
<StgValue><ssdm name="icmp_ln1494_494"/></StgValue>
</operation>

<operation id="4608" st_id="272" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4022  %select_ln29_494 = select i1 %icmp_ln1494_494, i14 %conv_out_V_load_494, i14 %select_ln29_493

]]></Node>
<StgValue><ssdm name="select_ln29_494"/></StgValue>
</operation>

<operation id="4609" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4023  %conv_out_V_load_495 = load i14* %conv_out_V_addr_495, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_495"/></StgValue>
</operation>

<operation id="4610" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4032  %conv_out_V_load_497 = load i14* %conv_out_V_addr_497, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_497"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="4611" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1445  %tmp_123 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 381, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="4612" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1446  %conv_out_V_addr_498 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_498"/></StgValue>
</operation>

<operation id="4613" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1447  %add_ln1494_318 = add i12 -1042, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_318"/></StgValue>
</operation>

<operation id="4614" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1448  %zext_ln1494_385 = zext i12 %add_ln1494_318 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_385"/></StgValue>
</operation>

<operation id="4615" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1449  %conv_out_V_addr_499 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_385

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_499"/></StgValue>
</operation>

<operation id="4616" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2121  %max_pool_out_V_addr_123 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_117

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_123"/></StgValue>
</operation>

<operation id="4617" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4023  %conv_out_V_load_495 = load i14* %conv_out_V_addr_495, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_495"/></StgValue>
</operation>

<operation id="4618" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4024  %icmp_ln1494_495 = icmp sgt i14 %conv_out_V_load_495, %select_ln29_494

]]></Node>
<StgValue><ssdm name="icmp_ln1494_495"/></StgValue>
</operation>

<operation id="4619" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4025  %select_ln29_495 = select i1 %icmp_ln1494_495, i14 %conv_out_V_load_495, i14 %select_ln29_494

]]></Node>
<StgValue><ssdm name="select_ln29_495"/></StgValue>
</operation>

<operation id="4620" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4026  store i14 %select_ln29_495, i14* %max_pool_out_V_addr_123, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4621" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4031  %zext_ln29_125 = zext i13 %select_ln29_496 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_125"/></StgValue>
</operation>

<operation id="4622" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4032  %conv_out_V_load_497 = load i14* %conv_out_V_addr_497, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_497"/></StgValue>
</operation>

<operation id="4623" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4033  %icmp_ln1494_497 = icmp sgt i14 %conv_out_V_load_497, %zext_ln29_125

]]></Node>
<StgValue><ssdm name="icmp_ln1494_497"/></StgValue>
</operation>

<operation id="4624" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4034  %select_ln29_497 = select i1 %icmp_ln1494_497, i14 %conv_out_V_load_497, i14 %zext_ln29_125

]]></Node>
<StgValue><ssdm name="select_ln29_497"/></StgValue>
</operation>

<operation id="4625" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4035  %conv_out_V_load_498 = load i14* %conv_out_V_addr_498, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_498"/></StgValue>
</operation>

<operation id="4626" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4038  %conv_out_V_load_499 = load i14* %conv_out_V_addr_499, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_499"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="4627" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1452  %add_ln1494_319 = add i12 -1186, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_319"/></StgValue>
</operation>

<operation id="4628" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1453  %zext_ln1494_386 = zext i12 %add_ln1494_319 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_386"/></StgValue>
</operation>

<operation id="4629" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1454  %conv_out_V_addr_501 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_386

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_501"/></StgValue>
</operation>

<operation id="4630" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1455  %add_ln1494_320 = add i12 -1036, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_320"/></StgValue>
</operation>

<operation id="4631" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1456  %zext_ln1494_387 = zext i12 %add_ln1494_320 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_387"/></StgValue>
</operation>

<operation id="4632" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1457  %conv_out_V_addr_502 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_387

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_502"/></StgValue>
</operation>

<operation id="4633" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2122  %max_pool_out_V_addr_124 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_124"/></StgValue>
</operation>

<operation id="4634" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4035  %conv_out_V_load_498 = load i14* %conv_out_V_addr_498, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_498"/></StgValue>
</operation>

<operation id="4635" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4036  %icmp_ln1494_498 = icmp sgt i14 %conv_out_V_load_498, %select_ln29_497

]]></Node>
<StgValue><ssdm name="icmp_ln1494_498"/></StgValue>
</operation>

<operation id="4636" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4037  %select_ln29_498 = select i1 %icmp_ln1494_498, i14 %conv_out_V_load_498, i14 %select_ln29_497

]]></Node>
<StgValue><ssdm name="select_ln29_498"/></StgValue>
</operation>

<operation id="4637" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4038  %conv_out_V_load_499 = load i14* %conv_out_V_addr_499, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_499"/></StgValue>
</operation>

<operation id="4638" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4039  %icmp_ln1494_499 = icmp sgt i14 %conv_out_V_load_499, %select_ln29_498

]]></Node>
<StgValue><ssdm name="icmp_ln1494_499"/></StgValue>
</operation>

<operation id="4639" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4040  %select_ln29_499 = select i1 %icmp_ln1494_499, i14 %conv_out_V_load_499, i14 %select_ln29_498

]]></Node>
<StgValue><ssdm name="select_ln29_499"/></StgValue>
</operation>

<operation id="4640" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4041  store i14 %select_ln29_499, i14* %max_pool_out_V_addr_124, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4641" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4047  %conv_out_V_load_501 = load i14* %conv_out_V_addr_501, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_501"/></StgValue>
</operation>

<operation id="4642" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4050  %conv_out_V_load_502 = load i14* %conv_out_V_addr_502, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_502"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="4643" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1458  %add_ln1494_321 = add i12 -1030, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_321"/></StgValue>
</operation>

<operation id="4644" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1459  %zext_ln1494_388 = zext i12 %add_ln1494_321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_388"/></StgValue>
</operation>

<operation id="4645" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1460  %conv_out_V_addr_503 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_388

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_503"/></StgValue>
</operation>

<operation id="4646" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1464  %add_ln1494_323 = add i12 -1174, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_323"/></StgValue>
</operation>

<operation id="4647" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1465  %zext_ln1494_390 = zext i12 %add_ln1494_323 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_390"/></StgValue>
</operation>

<operation id="4648" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1466  %conv_out_V_addr_505 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_390

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_505"/></StgValue>
</operation>

<operation id="4649" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4046  %zext_ln29_126 = zext i13 %select_ln29_500 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_126"/></StgValue>
</operation>

<operation id="4650" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4047  %conv_out_V_load_501 = load i14* %conv_out_V_addr_501, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_501"/></StgValue>
</operation>

<operation id="4651" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4048  %icmp_ln1494_501 = icmp sgt i14 %conv_out_V_load_501, %zext_ln29_126

]]></Node>
<StgValue><ssdm name="icmp_ln1494_501"/></StgValue>
</operation>

<operation id="4652" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4049  %select_ln29_501 = select i1 %icmp_ln1494_501, i14 %conv_out_V_load_501, i14 %zext_ln29_126

]]></Node>
<StgValue><ssdm name="select_ln29_501"/></StgValue>
</operation>

<operation id="4653" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4050  %conv_out_V_load_502 = load i14* %conv_out_V_addr_502, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_502"/></StgValue>
</operation>

<operation id="4654" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4051  %icmp_ln1494_502 = icmp sgt i14 %conv_out_V_load_502, %select_ln29_501

]]></Node>
<StgValue><ssdm name="icmp_ln1494_502"/></StgValue>
</operation>

<operation id="4655" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4052  %select_ln29_502 = select i1 %icmp_ln1494_502, i14 %conv_out_V_load_502, i14 %select_ln29_501

]]></Node>
<StgValue><ssdm name="select_ln29_502"/></StgValue>
</operation>

<operation id="4656" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4053  %conv_out_V_load_503 = load i14* %conv_out_V_addr_503, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_503"/></StgValue>
</operation>

<operation id="4657" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4062  %conv_out_V_load_505 = load i14* %conv_out_V_addr_505, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_505"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="4658" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1467  %tmp_125 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 384, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="4659" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1468  %conv_out_V_addr_506 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_506"/></StgValue>
</operation>

<operation id="4660" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1469  %add_ln1494_324 = add i11 -1018, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_324"/></StgValue>
</operation>

<operation id="4661" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1470  %sext_ln1494_120 = sext i11 %add_ln1494_324 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_120"/></StgValue>
</operation>

<operation id="4662" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1471  %zext_ln1494_391 = zext i12 %sext_ln1494_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_391"/></StgValue>
</operation>

<operation id="4663" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1472  %conv_out_V_addr_507 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_391

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_507"/></StgValue>
</operation>

<operation id="4664" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2123  %max_pool_out_V_addr_125 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_119

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_125"/></StgValue>
</operation>

<operation id="4665" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4053  %conv_out_V_load_503 = load i14* %conv_out_V_addr_503, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_503"/></StgValue>
</operation>

<operation id="4666" st_id="276" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4054  %icmp_ln1494_503 = icmp sgt i14 %conv_out_V_load_503, %select_ln29_502

]]></Node>
<StgValue><ssdm name="icmp_ln1494_503"/></StgValue>
</operation>

<operation id="4667" st_id="276" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4055  %select_ln29_503 = select i1 %icmp_ln1494_503, i14 %conv_out_V_load_503, i14 %select_ln29_502

]]></Node>
<StgValue><ssdm name="select_ln29_503"/></StgValue>
</operation>

<operation id="4668" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4056  store i14 %select_ln29_503, i14* %max_pool_out_V_addr_125, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4669" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4061  %zext_ln29_127 = zext i13 %select_ln29_504 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_127"/></StgValue>
</operation>

<operation id="4670" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4062  %conv_out_V_load_505 = load i14* %conv_out_V_addr_505, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_505"/></StgValue>
</operation>

<operation id="4671" st_id="276" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4063  %icmp_ln1494_505 = icmp sgt i14 %conv_out_V_load_505, %zext_ln29_127

]]></Node>
<StgValue><ssdm name="icmp_ln1494_505"/></StgValue>
</operation>

<operation id="4672" st_id="276" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4064  %select_ln29_505 = select i1 %icmp_ln1494_505, i14 %conv_out_V_load_505, i14 %zext_ln29_127

]]></Node>
<StgValue><ssdm name="select_ln29_505"/></StgValue>
</operation>

<operation id="4673" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4065  %conv_out_V_load_506 = load i14* %conv_out_V_addr_506, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_506"/></StgValue>
</operation>

<operation id="4674" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4068  %conv_out_V_load_507 = load i14* %conv_out_V_addr_507, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_507"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="4675" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1475  %add_ln1494_325 = add i12 -1162, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_325"/></StgValue>
</operation>

<operation id="4676" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1476  %zext_ln1494_392 = zext i12 %add_ln1494_325 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_392"/></StgValue>
</operation>

<operation id="4677" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1477  %conv_out_V_addr_509 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_392

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_509"/></StgValue>
</operation>

<operation id="4678" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1478  %add_ln1494_326 = add i11 -1012, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_326"/></StgValue>
</operation>

<operation id="4679" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1479  %sext_ln1494_121 = sext i11 %add_ln1494_326 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_121"/></StgValue>
</operation>

<operation id="4680" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1480  %zext_ln1494_393 = zext i12 %sext_ln1494_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_393"/></StgValue>
</operation>

<operation id="4681" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1481  %conv_out_V_addr_510 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_393

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_510"/></StgValue>
</operation>

<operation id="4682" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2124  %max_pool_out_V_addr_126 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_122

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_126"/></StgValue>
</operation>

<operation id="4683" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4065  %conv_out_V_load_506 = load i14* %conv_out_V_addr_506, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_506"/></StgValue>
</operation>

<operation id="4684" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4066  %icmp_ln1494_506 = icmp sgt i14 %conv_out_V_load_506, %select_ln29_505

]]></Node>
<StgValue><ssdm name="icmp_ln1494_506"/></StgValue>
</operation>

<operation id="4685" st_id="277" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4067  %select_ln29_506 = select i1 %icmp_ln1494_506, i14 %conv_out_V_load_506, i14 %select_ln29_505

]]></Node>
<StgValue><ssdm name="select_ln29_506"/></StgValue>
</operation>

<operation id="4686" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4068  %conv_out_V_load_507 = load i14* %conv_out_V_addr_507, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_507"/></StgValue>
</operation>

<operation id="4687" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4069  %icmp_ln1494_507 = icmp sgt i14 %conv_out_V_load_507, %select_ln29_506

]]></Node>
<StgValue><ssdm name="icmp_ln1494_507"/></StgValue>
</operation>

<operation id="4688" st_id="277" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4070  %select_ln29_507 = select i1 %icmp_ln1494_507, i14 %conv_out_V_load_507, i14 %select_ln29_506

]]></Node>
<StgValue><ssdm name="select_ln29_507"/></StgValue>
</operation>

<operation id="4689" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4071  store i14 %select_ln29_507, i14* %max_pool_out_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4690" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4077  %conv_out_V_load_509 = load i14* %conv_out_V_addr_509, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_509"/></StgValue>
</operation>

<operation id="4691" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4080  %conv_out_V_load_510 = load i14* %conv_out_V_addr_510, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_510"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="4692" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1482  %add_ln1494_327 = add i11 -1006, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_327"/></StgValue>
</operation>

<operation id="4693" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1483  %sext_ln1494_122 = sext i11 %add_ln1494_327 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_122"/></StgValue>
</operation>

<operation id="4694" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1484  %zext_ln1494_394 = zext i12 %sext_ln1494_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_394"/></StgValue>
</operation>

<operation id="4695" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1485  %conv_out_V_addr_511 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_394

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_511"/></StgValue>
</operation>

<operation id="4696" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1489  %add_ln1494_329 = add i12 -1150, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_329"/></StgValue>
</operation>

<operation id="4697" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1490  %zext_ln1494_396 = zext i12 %add_ln1494_329 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_396"/></StgValue>
</operation>

<operation id="4698" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1491  %conv_out_V_addr_513 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_396

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_513"/></StgValue>
</operation>

<operation id="4699" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4076  %zext_ln29_128 = zext i13 %select_ln29_508 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_128"/></StgValue>
</operation>

<operation id="4700" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4077  %conv_out_V_load_509 = load i14* %conv_out_V_addr_509, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_509"/></StgValue>
</operation>

<operation id="4701" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4078  %icmp_ln1494_509 = icmp sgt i14 %conv_out_V_load_509, %zext_ln29_128

]]></Node>
<StgValue><ssdm name="icmp_ln1494_509"/></StgValue>
</operation>

<operation id="4702" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4079  %select_ln29_509 = select i1 %icmp_ln1494_509, i14 %conv_out_V_load_509, i14 %zext_ln29_128

]]></Node>
<StgValue><ssdm name="select_ln29_509"/></StgValue>
</operation>

<operation id="4703" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4080  %conv_out_V_load_510 = load i14* %conv_out_V_addr_510, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_510"/></StgValue>
</operation>

<operation id="4704" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4081  %icmp_ln1494_510 = icmp sgt i14 %conv_out_V_load_510, %select_ln29_509

]]></Node>
<StgValue><ssdm name="icmp_ln1494_510"/></StgValue>
</operation>

<operation id="4705" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4082  %select_ln29_510 = select i1 %icmp_ln1494_510, i14 %conv_out_V_load_510, i14 %select_ln29_509

]]></Node>
<StgValue><ssdm name="select_ln29_510"/></StgValue>
</operation>

<operation id="4706" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4083  %conv_out_V_load_511 = load i14* %conv_out_V_addr_511, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_511"/></StgValue>
</operation>

<operation id="4707" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4092  %conv_out_V_load_513 = load i14* %conv_out_V_addr_513, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_513"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="4708" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1492  %tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 387, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="4709" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1493  %conv_out_V_addr_514 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_514"/></StgValue>
</operation>

<operation id="4710" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1494  %add_ln1494_330 = add i11 -994, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_330"/></StgValue>
</operation>

<operation id="4711" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1495  %sext_ln1494_123 = sext i11 %add_ln1494_330 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_123"/></StgValue>
</operation>

<operation id="4712" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1496  %zext_ln1494_397 = zext i12 %sext_ln1494_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_397"/></StgValue>
</operation>

<operation id="4713" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1497  %conv_out_V_addr_515 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_397

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_515"/></StgValue>
</operation>

<operation id="4714" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2125  %max_pool_out_V_addr_127 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_123

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_127"/></StgValue>
</operation>

<operation id="4715" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4083  %conv_out_V_load_511 = load i14* %conv_out_V_addr_511, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_511"/></StgValue>
</operation>

<operation id="4716" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4084  %icmp_ln1494_511 = icmp sgt i14 %conv_out_V_load_511, %select_ln29_510

]]></Node>
<StgValue><ssdm name="icmp_ln1494_511"/></StgValue>
</operation>

<operation id="4717" st_id="279" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4085  %select_ln29_511 = select i1 %icmp_ln1494_511, i14 %conv_out_V_load_511, i14 %select_ln29_510

]]></Node>
<StgValue><ssdm name="select_ln29_511"/></StgValue>
</operation>

<operation id="4718" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4086  store i14 %select_ln29_511, i14* %max_pool_out_V_addr_127, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4719" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4091  %zext_ln29_129 = zext i13 %select_ln29_512 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_129"/></StgValue>
</operation>

<operation id="4720" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4092  %conv_out_V_load_513 = load i14* %conv_out_V_addr_513, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_513"/></StgValue>
</operation>

<operation id="4721" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4093  %icmp_ln1494_513 = icmp sgt i14 %conv_out_V_load_513, %zext_ln29_129

]]></Node>
<StgValue><ssdm name="icmp_ln1494_513"/></StgValue>
</operation>

<operation id="4722" st_id="279" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4094  %select_ln29_513 = select i1 %icmp_ln1494_513, i14 %conv_out_V_load_513, i14 %zext_ln29_129

]]></Node>
<StgValue><ssdm name="select_ln29_513"/></StgValue>
</operation>

<operation id="4723" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4095  %conv_out_V_load_514 = load i14* %conv_out_V_addr_514, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_514"/></StgValue>
</operation>

<operation id="4724" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4098  %conv_out_V_load_515 = load i14* %conv_out_V_addr_515, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_515"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="4725" st_id="280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter_Loop:1500  %add_ln1494_331 = add i12 -1138, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_331"/></StgValue>
</operation>

<operation id="4726" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1501  %zext_ln1494_398 = zext i12 %add_ln1494_331 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_398"/></StgValue>
</operation>

<operation id="4727" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1502  %conv_out_V_addr_517 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_398

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_517"/></StgValue>
</operation>

<operation id="4728" st_id="280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1503  %add_ln1494_332 = add i11 -988, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_332"/></StgValue>
</operation>

<operation id="4729" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1504  %sext_ln1494_124 = sext i11 %add_ln1494_332 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_124"/></StgValue>
</operation>

<operation id="4730" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1505  %zext_ln1494_399 = zext i12 %sext_ln1494_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_399"/></StgValue>
</operation>

<operation id="4731" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1506  %conv_out_V_addr_518 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_399

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_518"/></StgValue>
</operation>

<operation id="4732" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2126  %max_pool_out_V_addr_128 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_128"/></StgValue>
</operation>

<operation id="4733" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4095  %conv_out_V_load_514 = load i14* %conv_out_V_addr_514, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_514"/></StgValue>
</operation>

<operation id="4734" st_id="280" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4096  %icmp_ln1494_514 = icmp sgt i14 %conv_out_V_load_514, %select_ln29_513

]]></Node>
<StgValue><ssdm name="icmp_ln1494_514"/></StgValue>
</operation>

<operation id="4735" st_id="280" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4097  %select_ln29_514 = select i1 %icmp_ln1494_514, i14 %conv_out_V_load_514, i14 %select_ln29_513

]]></Node>
<StgValue><ssdm name="select_ln29_514"/></StgValue>
</operation>

<operation id="4736" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4098  %conv_out_V_load_515 = load i14* %conv_out_V_addr_515, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_515"/></StgValue>
</operation>

<operation id="4737" st_id="280" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4099  %icmp_ln1494_515 = icmp sgt i14 %conv_out_V_load_515, %select_ln29_514

]]></Node>
<StgValue><ssdm name="icmp_ln1494_515"/></StgValue>
</operation>

<operation id="4738" st_id="280" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4100  %select_ln29_515 = select i1 %icmp_ln1494_515, i14 %conv_out_V_load_515, i14 %select_ln29_514

]]></Node>
<StgValue><ssdm name="select_ln29_515"/></StgValue>
</operation>

<operation id="4739" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4101  store i14 %select_ln29_515, i14* %max_pool_out_V_addr_128, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4740" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4107  %conv_out_V_load_517 = load i14* %conv_out_V_addr_517, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_517"/></StgValue>
</operation>

<operation id="4741" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4110  %conv_out_V_load_518 = load i14* %conv_out_V_addr_518, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_518"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="4742" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1507  %add_ln1494_333 = add i11 -982, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_333"/></StgValue>
</operation>

<operation id="4743" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1508  %sext_ln1494_125 = sext i11 %add_ln1494_333 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_125"/></StgValue>
</operation>

<operation id="4744" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1509  %zext_ln1494_400 = zext i12 %sext_ln1494_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_400"/></StgValue>
</operation>

<operation id="4745" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1510  %conv_out_V_addr_519 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_400

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_519"/></StgValue>
</operation>

<operation id="4746" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1513  %add_ln1494_334 = add i11 -970, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_334"/></StgValue>
</operation>

<operation id="4747" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1514  %sext_ln1494_126 = sext i11 %add_ln1494_334 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_126"/></StgValue>
</operation>

<operation id="4748" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1515  %zext_ln1494_401 = zext i12 %sext_ln1494_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_401"/></StgValue>
</operation>

<operation id="4749" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1516  %conv_out_V_addr_521 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_401

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_521"/></StgValue>
</operation>

<operation id="4750" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4106  %zext_ln29_130 = zext i13 %select_ln29_516 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_130"/></StgValue>
</operation>

<operation id="4751" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4107  %conv_out_V_load_517 = load i14* %conv_out_V_addr_517, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_517"/></StgValue>
</operation>

<operation id="4752" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4108  %icmp_ln1494_517 = icmp sgt i14 %conv_out_V_load_517, %zext_ln29_130

]]></Node>
<StgValue><ssdm name="icmp_ln1494_517"/></StgValue>
</operation>

<operation id="4753" st_id="281" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4109  %select_ln29_517 = select i1 %icmp_ln1494_517, i14 %conv_out_V_load_517, i14 %zext_ln29_130

]]></Node>
<StgValue><ssdm name="select_ln29_517"/></StgValue>
</operation>

<operation id="4754" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4110  %conv_out_V_load_518 = load i14* %conv_out_V_addr_518, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_518"/></StgValue>
</operation>

<operation id="4755" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4111  %icmp_ln1494_518 = icmp sgt i14 %conv_out_V_load_518, %select_ln29_517

]]></Node>
<StgValue><ssdm name="icmp_ln1494_518"/></StgValue>
</operation>

<operation id="4756" st_id="281" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4112  %select_ln29_518 = select i1 %icmp_ln1494_518, i14 %conv_out_V_load_518, i14 %select_ln29_517

]]></Node>
<StgValue><ssdm name="select_ln29_518"/></StgValue>
</operation>

<operation id="4757" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4113  %conv_out_V_load_519 = load i14* %conv_out_V_addr_519, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_519"/></StgValue>
</operation>

<operation id="4758" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4122  %conv_out_V_load_521 = load i14* %conv_out_V_addr_521, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_521"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="4759" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1517  %add_ln1494_335 = add i11 -820, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_335"/></StgValue>
</operation>

<operation id="4760" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1518  %sext_ln1494_127 = sext i11 %add_ln1494_335 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_127"/></StgValue>
</operation>

<operation id="4761" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1519  %zext_ln1494_402 = zext i12 %sext_ln1494_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_402"/></StgValue>
</operation>

<operation id="4762" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1520  %conv_out_V_addr_522 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_402

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_522"/></StgValue>
</operation>

<operation id="4763" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1521  %add_ln1494_336 = add i11 -814, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_336"/></StgValue>
</operation>

<operation id="4764" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1522  %sext_ln1494_128 = sext i11 %add_ln1494_336 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_128"/></StgValue>
</operation>

<operation id="4765" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1523  %zext_ln1494_403 = zext i12 %sext_ln1494_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_403"/></StgValue>
</operation>

<operation id="4766" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1524  %conv_out_V_addr_523 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_403

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_523"/></StgValue>
</operation>

<operation id="4767" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2127  %max_pool_out_V_addr_129 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_125

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_129"/></StgValue>
</operation>

<operation id="4768" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4113  %conv_out_V_load_519 = load i14* %conv_out_V_addr_519, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_519"/></StgValue>
</operation>

<operation id="4769" st_id="282" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4114  %icmp_ln1494_519 = icmp sgt i14 %conv_out_V_load_519, %select_ln29_518

]]></Node>
<StgValue><ssdm name="icmp_ln1494_519"/></StgValue>
</operation>

<operation id="4770" st_id="282" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4115  %select_ln29_519 = select i1 %icmp_ln1494_519, i14 %conv_out_V_load_519, i14 %select_ln29_518

]]></Node>
<StgValue><ssdm name="select_ln29_519"/></StgValue>
</operation>

<operation id="4771" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4116  store i14 %select_ln29_519, i14* %max_pool_out_V_addr_129, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4772" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4121  %zext_ln29_131 = zext i13 %select_ln29_520 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_131"/></StgValue>
</operation>

<operation id="4773" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4122  %conv_out_V_load_521 = load i14* %conv_out_V_addr_521, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_521"/></StgValue>
</operation>

<operation id="4774" st_id="282" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4123  %icmp_ln1494_521 = icmp sgt i14 %conv_out_V_load_521, %zext_ln29_131

]]></Node>
<StgValue><ssdm name="icmp_ln1494_521"/></StgValue>
</operation>

<operation id="4775" st_id="282" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4124  %select_ln29_521 = select i1 %icmp_ln1494_521, i14 %conv_out_V_load_521, i14 %zext_ln29_131

]]></Node>
<StgValue><ssdm name="select_ln29_521"/></StgValue>
</operation>

<operation id="4776" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4125  %conv_out_V_load_522 = load i14* %conv_out_V_addr_522, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_522"/></StgValue>
</operation>

<operation id="4777" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4128  %conv_out_V_load_523 = load i14* %conv_out_V_addr_523, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_523"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="4778" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1529  %add_ln1494_338 = add i11 -958, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_338"/></StgValue>
</operation>

<operation id="4779" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1530  %sext_ln1494_130 = sext i11 %add_ln1494_338 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_130"/></StgValue>
</operation>

<operation id="4780" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1531  %zext_ln1494_405 = zext i12 %sext_ln1494_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_405"/></StgValue>
</operation>

<operation id="4781" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1532  %conv_out_V_addr_525 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_405

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_525"/></StgValue>
</operation>

<operation id="4782" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1533  %tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 411, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4783" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1534  %conv_out_V_addr_526 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_526"/></StgValue>
</operation>

<operation id="4784" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2128  %max_pool_out_V_addr_130 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_90

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_130"/></StgValue>
</operation>

<operation id="4785" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4125  %conv_out_V_load_522 = load i14* %conv_out_V_addr_522, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_522"/></StgValue>
</operation>

<operation id="4786" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4126  %icmp_ln1494_522 = icmp sgt i14 %conv_out_V_load_522, %select_ln29_521

]]></Node>
<StgValue><ssdm name="icmp_ln1494_522"/></StgValue>
</operation>

<operation id="4787" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4127  %select_ln29_522 = select i1 %icmp_ln1494_522, i14 %conv_out_V_load_522, i14 %select_ln29_521

]]></Node>
<StgValue><ssdm name="select_ln29_522"/></StgValue>
</operation>

<operation id="4788" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4128  %conv_out_V_load_523 = load i14* %conv_out_V_addr_523, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_523"/></StgValue>
</operation>

<operation id="4789" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4129  %icmp_ln1494_523 = icmp sgt i14 %conv_out_V_load_523, %select_ln29_522

]]></Node>
<StgValue><ssdm name="icmp_ln1494_523"/></StgValue>
</operation>

<operation id="4790" st_id="283" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4130  %select_ln29_523 = select i1 %icmp_ln1494_523, i14 %conv_out_V_load_523, i14 %select_ln29_522

]]></Node>
<StgValue><ssdm name="select_ln29_523"/></StgValue>
</operation>

<operation id="4791" st_id="283" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4131  store i14 %select_ln29_523, i14* %max_pool_out_V_addr_130, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4792" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4137  %conv_out_V_load_525 = load i14* %conv_out_V_addr_525, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_525"/></StgValue>
</operation>

<operation id="4793" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4140  %conv_out_V_load_526 = load i14* %conv_out_V_addr_526, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_526"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="4794" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1535  %add_ln1494_339 = add i11 -802, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_339"/></StgValue>
</operation>

<operation id="4795" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1536  %sext_ln1494_131 = sext i11 %add_ln1494_339 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_131"/></StgValue>
</operation>

<operation id="4796" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1537  %zext_ln1494_406 = zext i12 %sext_ln1494_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_406"/></StgValue>
</operation>

<operation id="4797" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1538  %conv_out_V_addr_527 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_406

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_527"/></StgValue>
</operation>

<operation id="4798" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1541  %add_ln1494_340 = add i11 -946, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_340"/></StgValue>
</operation>

<operation id="4799" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1542  %sext_ln1494_132 = sext i11 %add_ln1494_340 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_132"/></StgValue>
</operation>

<operation id="4800" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1543  %zext_ln1494_407 = zext i12 %sext_ln1494_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_407"/></StgValue>
</operation>

<operation id="4801" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1544  %conv_out_V_addr_529 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_407

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_529"/></StgValue>
</operation>

<operation id="4802" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4136  %zext_ln29_132 = zext i13 %select_ln29_524 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_132"/></StgValue>
</operation>

<operation id="4803" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4137  %conv_out_V_load_525 = load i14* %conv_out_V_addr_525, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_525"/></StgValue>
</operation>

<operation id="4804" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4138  %icmp_ln1494_525 = icmp sgt i14 %conv_out_V_load_525, %zext_ln29_132

]]></Node>
<StgValue><ssdm name="icmp_ln1494_525"/></StgValue>
</operation>

<operation id="4805" st_id="284" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4139  %select_ln29_525 = select i1 %icmp_ln1494_525, i14 %conv_out_V_load_525, i14 %zext_ln29_132

]]></Node>
<StgValue><ssdm name="select_ln29_525"/></StgValue>
</operation>

<operation id="4806" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4140  %conv_out_V_load_526 = load i14* %conv_out_V_addr_526, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_526"/></StgValue>
</operation>

<operation id="4807" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4141  %icmp_ln1494_526 = icmp sgt i14 %conv_out_V_load_526, %select_ln29_525

]]></Node>
<StgValue><ssdm name="icmp_ln1494_526"/></StgValue>
</operation>

<operation id="4808" st_id="284" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4142  %select_ln29_526 = select i1 %icmp_ln1494_526, i14 %conv_out_V_load_526, i14 %select_ln29_525

]]></Node>
<StgValue><ssdm name="select_ln29_526"/></StgValue>
</operation>

<operation id="4809" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4143  %conv_out_V_load_527 = load i14* %conv_out_V_addr_527, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_527"/></StgValue>
</operation>

<operation id="4810" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4152  %conv_out_V_load_529 = load i14* %conv_out_V_addr_529, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_529"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="4811" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1545  %add_ln1494_341 = add i11 -796, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_341"/></StgValue>
</operation>

<operation id="4812" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1546  %sext_ln1494_133 = sext i11 %add_ln1494_341 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_133"/></StgValue>
</operation>

<operation id="4813" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1547  %zext_ln1494_408 = zext i12 %sext_ln1494_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_408"/></StgValue>
</operation>

<operation id="4814" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1548  %conv_out_V_addr_530 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_408

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_530"/></StgValue>
</operation>

<operation id="4815" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1549  %add_ln1494_342 = add i11 -790, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_342"/></StgValue>
</operation>

<operation id="4816" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1550  %sext_ln1494_134 = sext i11 %add_ln1494_342 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_134"/></StgValue>
</operation>

<operation id="4817" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1551  %zext_ln1494_409 = zext i12 %sext_ln1494_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_409"/></StgValue>
</operation>

<operation id="4818" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1552  %conv_out_V_addr_531 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_409

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_531"/></StgValue>
</operation>

<operation id="4819" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2129  %max_pool_out_V_addr_131 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_91

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_131"/></StgValue>
</operation>

<operation id="4820" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4143  %conv_out_V_load_527 = load i14* %conv_out_V_addr_527, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_527"/></StgValue>
</operation>

<operation id="4821" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4144  %icmp_ln1494_527 = icmp sgt i14 %conv_out_V_load_527, %select_ln29_526

]]></Node>
<StgValue><ssdm name="icmp_ln1494_527"/></StgValue>
</operation>

<operation id="4822" st_id="285" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4145  %select_ln29_527 = select i1 %icmp_ln1494_527, i14 %conv_out_V_load_527, i14 %select_ln29_526

]]></Node>
<StgValue><ssdm name="select_ln29_527"/></StgValue>
</operation>

<operation id="4823" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4146  store i14 %select_ln29_527, i14* %max_pool_out_V_addr_131, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4824" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4151  %zext_ln29_133 = zext i13 %select_ln29_528 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_133"/></StgValue>
</operation>

<operation id="4825" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4152  %conv_out_V_load_529 = load i14* %conv_out_V_addr_529, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_529"/></StgValue>
</operation>

<operation id="4826" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4153  %icmp_ln1494_529 = icmp sgt i14 %conv_out_V_load_529, %zext_ln29_133

]]></Node>
<StgValue><ssdm name="icmp_ln1494_529"/></StgValue>
</operation>

<operation id="4827" st_id="285" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4154  %select_ln29_529 = select i1 %icmp_ln1494_529, i14 %conv_out_V_load_529, i14 %zext_ln29_133

]]></Node>
<StgValue><ssdm name="select_ln29_529"/></StgValue>
</operation>

<operation id="4828" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4155  %conv_out_V_load_530 = load i14* %conv_out_V_addr_530, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_530"/></StgValue>
</operation>

<operation id="4829" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4158  %conv_out_V_load_531 = load i14* %conv_out_V_addr_531, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_531"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="4830" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1557  %add_ln1494_344 = add i11 -934, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_344"/></StgValue>
</operation>

<operation id="4831" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1558  %sext_ln1494_136 = sext i11 %add_ln1494_344 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_136"/></StgValue>
</operation>

<operation id="4832" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1559  %zext_ln1494_411 = zext i12 %sext_ln1494_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_411"/></StgValue>
</operation>

<operation id="4833" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1560  %conv_out_V_addr_533 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_411

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_533"/></StgValue>
</operation>

<operation id="4834" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1561  %tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 414, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="4835" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1562  %conv_out_V_addr_534 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_534"/></StgValue>
</operation>

<operation id="4836" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2130  %max_pool_out_V_addr_132 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_132"/></StgValue>
</operation>

<operation id="4837" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4155  %conv_out_V_load_530 = load i14* %conv_out_V_addr_530, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_530"/></StgValue>
</operation>

<operation id="4838" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4156  %icmp_ln1494_530 = icmp sgt i14 %conv_out_V_load_530, %select_ln29_529

]]></Node>
<StgValue><ssdm name="icmp_ln1494_530"/></StgValue>
</operation>

<operation id="4839" st_id="286" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4157  %select_ln29_530 = select i1 %icmp_ln1494_530, i14 %conv_out_V_load_530, i14 %select_ln29_529

]]></Node>
<StgValue><ssdm name="select_ln29_530"/></StgValue>
</operation>

<operation id="4840" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4158  %conv_out_V_load_531 = load i14* %conv_out_V_addr_531, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_531"/></StgValue>
</operation>

<operation id="4841" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4159  %icmp_ln1494_531 = icmp sgt i14 %conv_out_V_load_531, %select_ln29_530

]]></Node>
<StgValue><ssdm name="icmp_ln1494_531"/></StgValue>
</operation>

<operation id="4842" st_id="286" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4160  %select_ln29_531 = select i1 %icmp_ln1494_531, i14 %conv_out_V_load_531, i14 %select_ln29_530

]]></Node>
<StgValue><ssdm name="select_ln29_531"/></StgValue>
</operation>

<operation id="4843" st_id="286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4161  store i14 %select_ln29_531, i14* %max_pool_out_V_addr_132, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4844" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4167  %conv_out_V_load_533 = load i14* %conv_out_V_addr_533, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_533"/></StgValue>
</operation>

<operation id="4845" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4170  %conv_out_V_load_534 = load i14* %conv_out_V_addr_534, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_534"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="4846" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1563  %add_ln1494_345 = add i11 -778, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_345"/></StgValue>
</operation>

<operation id="4847" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1564  %sext_ln1494_137 = sext i11 %add_ln1494_345 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_137"/></StgValue>
</operation>

<operation id="4848" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1565  %zext_ln1494_412 = zext i12 %sext_ln1494_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_412"/></StgValue>
</operation>

<operation id="4849" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1566  %conv_out_V_addr_535 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_412

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_535"/></StgValue>
</operation>

<operation id="4850" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1569  %add_ln1494_346 = add i11 -922, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_346"/></StgValue>
</operation>

<operation id="4851" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1570  %sext_ln1494_138 = sext i11 %add_ln1494_346 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_138"/></StgValue>
</operation>

<operation id="4852" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1571  %zext_ln1494_413 = zext i12 %sext_ln1494_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_413"/></StgValue>
</operation>

<operation id="4853" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1572  %conv_out_V_addr_537 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_413

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_537"/></StgValue>
</operation>

<operation id="4854" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4166  %zext_ln29_134 = zext i13 %select_ln29_532 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_134"/></StgValue>
</operation>

<operation id="4855" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4167  %conv_out_V_load_533 = load i14* %conv_out_V_addr_533, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_533"/></StgValue>
</operation>

<operation id="4856" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4168  %icmp_ln1494_533 = icmp sgt i14 %conv_out_V_load_533, %zext_ln29_134

]]></Node>
<StgValue><ssdm name="icmp_ln1494_533"/></StgValue>
</operation>

<operation id="4857" st_id="287" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4169  %select_ln29_533 = select i1 %icmp_ln1494_533, i14 %conv_out_V_load_533, i14 %zext_ln29_134

]]></Node>
<StgValue><ssdm name="select_ln29_533"/></StgValue>
</operation>

<operation id="4858" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4170  %conv_out_V_load_534 = load i14* %conv_out_V_addr_534, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_534"/></StgValue>
</operation>

<operation id="4859" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4171  %icmp_ln1494_534 = icmp sgt i14 %conv_out_V_load_534, %select_ln29_533

]]></Node>
<StgValue><ssdm name="icmp_ln1494_534"/></StgValue>
</operation>

<operation id="4860" st_id="287" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4172  %select_ln29_534 = select i1 %icmp_ln1494_534, i14 %conv_out_V_load_534, i14 %select_ln29_533

]]></Node>
<StgValue><ssdm name="select_ln29_534"/></StgValue>
</operation>

<operation id="4861" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4173  %conv_out_V_load_535 = load i14* %conv_out_V_addr_535, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_535"/></StgValue>
</operation>

<operation id="4862" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4182  %conv_out_V_load_537 = load i14* %conv_out_V_addr_537, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_537"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="4863" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1573  %add_ln1494_347 = add i11 -772, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_347"/></StgValue>
</operation>

<operation id="4864" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1574  %sext_ln1494_139 = sext i11 %add_ln1494_347 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_139"/></StgValue>
</operation>

<operation id="4865" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1575  %zext_ln1494_414 = zext i12 %sext_ln1494_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_414"/></StgValue>
</operation>

<operation id="4866" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1576  %conv_out_V_addr_538 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_414

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_538"/></StgValue>
</operation>

<operation id="4867" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1577  %add_ln1494_348 = add i11 -766, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_348"/></StgValue>
</operation>

<operation id="4868" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1578  %sext_ln1494_140 = sext i11 %add_ln1494_348 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_140"/></StgValue>
</operation>

<operation id="4869" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1579  %zext_ln1494_415 = zext i12 %sext_ln1494_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_415"/></StgValue>
</operation>

<operation id="4870" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1580  %conv_out_V_addr_539 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_415

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_539"/></StgValue>
</operation>

<operation id="4871" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2131  %max_pool_out_V_addr_133 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_94

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_133"/></StgValue>
</operation>

<operation id="4872" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4173  %conv_out_V_load_535 = load i14* %conv_out_V_addr_535, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_535"/></StgValue>
</operation>

<operation id="4873" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4174  %icmp_ln1494_535 = icmp sgt i14 %conv_out_V_load_535, %select_ln29_534

]]></Node>
<StgValue><ssdm name="icmp_ln1494_535"/></StgValue>
</operation>

<operation id="4874" st_id="288" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4175  %select_ln29_535 = select i1 %icmp_ln1494_535, i14 %conv_out_V_load_535, i14 %select_ln29_534

]]></Node>
<StgValue><ssdm name="select_ln29_535"/></StgValue>
</operation>

<operation id="4875" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4176  store i14 %select_ln29_535, i14* %max_pool_out_V_addr_133, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4876" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4181  %zext_ln29_135 = zext i13 %select_ln29_536 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_135"/></StgValue>
</operation>

<operation id="4877" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4182  %conv_out_V_load_537 = load i14* %conv_out_V_addr_537, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_537"/></StgValue>
</operation>

<operation id="4878" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4183  %icmp_ln1494_537 = icmp sgt i14 %conv_out_V_load_537, %zext_ln29_135

]]></Node>
<StgValue><ssdm name="icmp_ln1494_537"/></StgValue>
</operation>

<operation id="4879" st_id="288" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4184  %select_ln29_537 = select i1 %icmp_ln1494_537, i14 %conv_out_V_load_537, i14 %zext_ln29_135

]]></Node>
<StgValue><ssdm name="select_ln29_537"/></StgValue>
</operation>

<operation id="4880" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4185  %conv_out_V_load_538 = load i14* %conv_out_V_addr_538, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_538"/></StgValue>
</operation>

<operation id="4881" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4188  %conv_out_V_load_539 = load i14* %conv_out_V_addr_539, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_539"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="4882" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1585  %add_ln1494_350 = add i11 -910, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_350"/></StgValue>
</operation>

<operation id="4883" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1586  %sext_ln1494_142 = sext i11 %add_ln1494_350 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_142"/></StgValue>
</operation>

<operation id="4884" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1587  %zext_ln1494_417 = zext i12 %sext_ln1494_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_417"/></StgValue>
</operation>

<operation id="4885" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1588  %conv_out_V_addr_541 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_417

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_541"/></StgValue>
</operation>

<operation id="4886" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1589  %tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 417, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="4887" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1590  %conv_out_V_addr_542 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_542"/></StgValue>
</operation>

<operation id="4888" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2132  %max_pool_out_V_addr_134 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_96

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_134"/></StgValue>
</operation>

<operation id="4889" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4185  %conv_out_V_load_538 = load i14* %conv_out_V_addr_538, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_538"/></StgValue>
</operation>

<operation id="4890" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4186  %icmp_ln1494_538 = icmp sgt i14 %conv_out_V_load_538, %select_ln29_537

]]></Node>
<StgValue><ssdm name="icmp_ln1494_538"/></StgValue>
</operation>

<operation id="4891" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4187  %select_ln29_538 = select i1 %icmp_ln1494_538, i14 %conv_out_V_load_538, i14 %select_ln29_537

]]></Node>
<StgValue><ssdm name="select_ln29_538"/></StgValue>
</operation>

<operation id="4892" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4188  %conv_out_V_load_539 = load i14* %conv_out_V_addr_539, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_539"/></StgValue>
</operation>

<operation id="4893" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4189  %icmp_ln1494_539 = icmp sgt i14 %conv_out_V_load_539, %select_ln29_538

]]></Node>
<StgValue><ssdm name="icmp_ln1494_539"/></StgValue>
</operation>

<operation id="4894" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4190  %select_ln29_539 = select i1 %icmp_ln1494_539, i14 %conv_out_V_load_539, i14 %select_ln29_538

]]></Node>
<StgValue><ssdm name="select_ln29_539"/></StgValue>
</operation>

<operation id="4895" st_id="289" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4191  store i14 %select_ln29_539, i14* %max_pool_out_V_addr_134, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4896" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4197  %conv_out_V_load_541 = load i14* %conv_out_V_addr_541, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_541"/></StgValue>
</operation>

<operation id="4897" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4200  %conv_out_V_load_542 = load i14* %conv_out_V_addr_542, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_542"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="4898" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1591  %add_ln1494_351 = add i11 -754, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_351"/></StgValue>
</operation>

<operation id="4899" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1592  %sext_ln1494_143 = sext i11 %add_ln1494_351 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_143"/></StgValue>
</operation>

<operation id="4900" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1593  %zext_ln1494_418 = zext i12 %sext_ln1494_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_418"/></StgValue>
</operation>

<operation id="4901" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1594  %conv_out_V_addr_543 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_418

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_543"/></StgValue>
</operation>

<operation id="4902" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1597  %add_ln1494_352 = add i11 -898, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_352"/></StgValue>
</operation>

<operation id="4903" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1598  %sext_ln1494_144 = sext i11 %add_ln1494_352 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_144"/></StgValue>
</operation>

<operation id="4904" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1599  %zext_ln1494_419 = zext i12 %sext_ln1494_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_419"/></StgValue>
</operation>

<operation id="4905" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1600  %conv_out_V_addr_545 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_419

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_545"/></StgValue>
</operation>

<operation id="4906" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4196  %zext_ln29_136 = zext i13 %select_ln29_540 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_136"/></StgValue>
</operation>

<operation id="4907" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4197  %conv_out_V_load_541 = load i14* %conv_out_V_addr_541, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_541"/></StgValue>
</operation>

<operation id="4908" st_id="290" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4198  %icmp_ln1494_541 = icmp sgt i14 %conv_out_V_load_541, %zext_ln29_136

]]></Node>
<StgValue><ssdm name="icmp_ln1494_541"/></StgValue>
</operation>

<operation id="4909" st_id="290" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4199  %select_ln29_541 = select i1 %icmp_ln1494_541, i14 %conv_out_V_load_541, i14 %zext_ln29_136

]]></Node>
<StgValue><ssdm name="select_ln29_541"/></StgValue>
</operation>

<operation id="4910" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4200  %conv_out_V_load_542 = load i14* %conv_out_V_addr_542, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_542"/></StgValue>
</operation>

<operation id="4911" st_id="290" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4201  %icmp_ln1494_542 = icmp sgt i14 %conv_out_V_load_542, %select_ln29_541

]]></Node>
<StgValue><ssdm name="icmp_ln1494_542"/></StgValue>
</operation>

<operation id="4912" st_id="290" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4202  %select_ln29_542 = select i1 %icmp_ln1494_542, i14 %conv_out_V_load_542, i14 %select_ln29_541

]]></Node>
<StgValue><ssdm name="select_ln29_542"/></StgValue>
</operation>

<operation id="4913" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4203  %conv_out_V_load_543 = load i14* %conv_out_V_addr_543, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_543"/></StgValue>
</operation>

<operation id="4914" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4212  %conv_out_V_load_545 = load i14* %conv_out_V_addr_545, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_545"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="4915" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1601  %add_ln1494_353 = add i11 -748, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_353"/></StgValue>
</operation>

<operation id="4916" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1602  %sext_ln1494_145 = sext i11 %add_ln1494_353 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_145"/></StgValue>
</operation>

<operation id="4917" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1603  %zext_ln1494_420 = zext i12 %sext_ln1494_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_420"/></StgValue>
</operation>

<operation id="4918" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1604  %conv_out_V_addr_546 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_420

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_546"/></StgValue>
</operation>

<operation id="4919" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1605  %add_ln1494_354 = add i11 -742, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_354"/></StgValue>
</operation>

<operation id="4920" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1606  %sext_ln1494_146 = sext i11 %add_ln1494_354 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_146"/></StgValue>
</operation>

<operation id="4921" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1607  %zext_ln1494_421 = zext i12 %sext_ln1494_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_421"/></StgValue>
</operation>

<operation id="4922" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1608  %conv_out_V_addr_547 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_421

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_547"/></StgValue>
</operation>

<operation id="4923" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2133  %max_pool_out_V_addr_135 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_97

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_135"/></StgValue>
</operation>

<operation id="4924" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4203  %conv_out_V_load_543 = load i14* %conv_out_V_addr_543, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_543"/></StgValue>
</operation>

<operation id="4925" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4204  %icmp_ln1494_543 = icmp sgt i14 %conv_out_V_load_543, %select_ln29_542

]]></Node>
<StgValue><ssdm name="icmp_ln1494_543"/></StgValue>
</operation>

<operation id="4926" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4205  %select_ln29_543 = select i1 %icmp_ln1494_543, i14 %conv_out_V_load_543, i14 %select_ln29_542

]]></Node>
<StgValue><ssdm name="select_ln29_543"/></StgValue>
</operation>

<operation id="4927" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4206  store i14 %select_ln29_543, i14* %max_pool_out_V_addr_135, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4928" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4211  %zext_ln29_137 = zext i13 %select_ln29_544 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_137"/></StgValue>
</operation>

<operation id="4929" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4212  %conv_out_V_load_545 = load i14* %conv_out_V_addr_545, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_545"/></StgValue>
</operation>

<operation id="4930" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4213  %icmp_ln1494_545 = icmp sgt i14 %conv_out_V_load_545, %zext_ln29_137

]]></Node>
<StgValue><ssdm name="icmp_ln1494_545"/></StgValue>
</operation>

<operation id="4931" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4214  %select_ln29_545 = select i1 %icmp_ln1494_545, i14 %conv_out_V_load_545, i14 %zext_ln29_137

]]></Node>
<StgValue><ssdm name="select_ln29_545"/></StgValue>
</operation>

<operation id="4932" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4215  %conv_out_V_load_546 = load i14* %conv_out_V_addr_546, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_546"/></StgValue>
</operation>

<operation id="4933" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4218  %conv_out_V_load_547 = load i14* %conv_out_V_addr_547, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_547"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="4934" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1613  %add_ln1494_356 = add i11 -886, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_356"/></StgValue>
</operation>

<operation id="4935" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1614  %sext_ln1494_148 = sext i11 %add_ln1494_356 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_148"/></StgValue>
</operation>

<operation id="4936" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1615  %zext_ln1494_423 = zext i12 %sext_ln1494_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_423"/></StgValue>
</operation>

<operation id="4937" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1616  %conv_out_V_addr_549 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_423

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_549"/></StgValue>
</operation>

<operation id="4938" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1617  %tmp_136 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 420, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="4939" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1618  %conv_out_V_addr_550 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_550"/></StgValue>
</operation>

<operation id="4940" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2134  %max_pool_out_V_addr_136 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_136"/></StgValue>
</operation>

<operation id="4941" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4215  %conv_out_V_load_546 = load i14* %conv_out_V_addr_546, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_546"/></StgValue>
</operation>

<operation id="4942" st_id="292" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4216  %icmp_ln1494_546 = icmp sgt i14 %conv_out_V_load_546, %select_ln29_545

]]></Node>
<StgValue><ssdm name="icmp_ln1494_546"/></StgValue>
</operation>

<operation id="4943" st_id="292" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4217  %select_ln29_546 = select i1 %icmp_ln1494_546, i14 %conv_out_V_load_546, i14 %select_ln29_545

]]></Node>
<StgValue><ssdm name="select_ln29_546"/></StgValue>
</operation>

<operation id="4944" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4218  %conv_out_V_load_547 = load i14* %conv_out_V_addr_547, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_547"/></StgValue>
</operation>

<operation id="4945" st_id="292" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4219  %icmp_ln1494_547 = icmp sgt i14 %conv_out_V_load_547, %select_ln29_546

]]></Node>
<StgValue><ssdm name="icmp_ln1494_547"/></StgValue>
</operation>

<operation id="4946" st_id="292" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4220  %select_ln29_547 = select i1 %icmp_ln1494_547, i14 %conv_out_V_load_547, i14 %select_ln29_546

]]></Node>
<StgValue><ssdm name="select_ln29_547"/></StgValue>
</operation>

<operation id="4947" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4221  store i14 %select_ln29_547, i14* %max_pool_out_V_addr_136, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4948" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4227  %conv_out_V_load_549 = load i14* %conv_out_V_addr_549, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_549"/></StgValue>
</operation>

<operation id="4949" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4230  %conv_out_V_load_550 = load i14* %conv_out_V_addr_550, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_550"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="4950" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1619  %add_ln1494_357 = add i11 -730, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_357"/></StgValue>
</operation>

<operation id="4951" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1620  %sext_ln1494_149 = sext i11 %add_ln1494_357 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_149"/></StgValue>
</operation>

<operation id="4952" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1621  %zext_ln1494_424 = zext i12 %sext_ln1494_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_424"/></StgValue>
</operation>

<operation id="4953" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1622  %conv_out_V_addr_551 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_424

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_551"/></StgValue>
</operation>

<operation id="4954" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1625  %add_ln1494_358 = add i11 -874, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_358"/></StgValue>
</operation>

<operation id="4955" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1626  %sext_ln1494_150 = sext i11 %add_ln1494_358 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_150"/></StgValue>
</operation>

<operation id="4956" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1627  %zext_ln1494_425 = zext i12 %sext_ln1494_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_425"/></StgValue>
</operation>

<operation id="4957" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1628  %conv_out_V_addr_553 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_425

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_553"/></StgValue>
</operation>

<operation id="4958" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4226  %zext_ln29_138 = zext i13 %select_ln29_548 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_138"/></StgValue>
</operation>

<operation id="4959" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4227  %conv_out_V_load_549 = load i14* %conv_out_V_addr_549, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_549"/></StgValue>
</operation>

<operation id="4960" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4228  %icmp_ln1494_549 = icmp sgt i14 %conv_out_V_load_549, %zext_ln29_138

]]></Node>
<StgValue><ssdm name="icmp_ln1494_549"/></StgValue>
</operation>

<operation id="4961" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4229  %select_ln29_549 = select i1 %icmp_ln1494_549, i14 %conv_out_V_load_549, i14 %zext_ln29_138

]]></Node>
<StgValue><ssdm name="select_ln29_549"/></StgValue>
</operation>

<operation id="4962" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4230  %conv_out_V_load_550 = load i14* %conv_out_V_addr_550, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_550"/></StgValue>
</operation>

<operation id="4963" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4231  %icmp_ln1494_550 = icmp sgt i14 %conv_out_V_load_550, %select_ln29_549

]]></Node>
<StgValue><ssdm name="icmp_ln1494_550"/></StgValue>
</operation>

<operation id="4964" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4232  %select_ln29_550 = select i1 %icmp_ln1494_550, i14 %conv_out_V_load_550, i14 %select_ln29_549

]]></Node>
<StgValue><ssdm name="select_ln29_550"/></StgValue>
</operation>

<operation id="4965" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4233  %conv_out_V_load_551 = load i14* %conv_out_V_addr_551, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_551"/></StgValue>
</operation>

<operation id="4966" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4242  %conv_out_V_load_553 = load i14* %conv_out_V_addr_553, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_553"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="4967" st_id="294" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1629  %add_ln1494_359 = add i11 -724, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_359"/></StgValue>
</operation>

<operation id="4968" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1630  %sext_ln1494_151 = sext i11 %add_ln1494_359 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_151"/></StgValue>
</operation>

<operation id="4969" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1631  %zext_ln1494_426 = zext i12 %sext_ln1494_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_426"/></StgValue>
</operation>

<operation id="4970" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1632  %conv_out_V_addr_554 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_426

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_554"/></StgValue>
</operation>

<operation id="4971" st_id="294" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1633  %add_ln1494_360 = add i11 -718, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_360"/></StgValue>
</operation>

<operation id="4972" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1634  %sext_ln1494_152 = sext i11 %add_ln1494_360 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_152"/></StgValue>
</operation>

<operation id="4973" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1635  %zext_ln1494_427 = zext i12 %sext_ln1494_152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_427"/></StgValue>
</operation>

<operation id="4974" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1636  %conv_out_V_addr_555 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_427

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_555"/></StgValue>
</operation>

<operation id="4975" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2135  %max_pool_out_V_addr_137 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_100

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_137"/></StgValue>
</operation>

<operation id="4976" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4233  %conv_out_V_load_551 = load i14* %conv_out_V_addr_551, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_551"/></StgValue>
</operation>

<operation id="4977" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4234  %icmp_ln1494_551 = icmp sgt i14 %conv_out_V_load_551, %select_ln29_550

]]></Node>
<StgValue><ssdm name="icmp_ln1494_551"/></StgValue>
</operation>

<operation id="4978" st_id="294" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4235  %select_ln29_551 = select i1 %icmp_ln1494_551, i14 %conv_out_V_load_551, i14 %select_ln29_550

]]></Node>
<StgValue><ssdm name="select_ln29_551"/></StgValue>
</operation>

<operation id="4979" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4236  store i14 %select_ln29_551, i14* %max_pool_out_V_addr_137, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="4980" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4241  %zext_ln29_139 = zext i13 %select_ln29_552 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_139"/></StgValue>
</operation>

<operation id="4981" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4242  %conv_out_V_load_553 = load i14* %conv_out_V_addr_553, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_553"/></StgValue>
</operation>

<operation id="4982" st_id="294" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4243  %icmp_ln1494_553 = icmp sgt i14 %conv_out_V_load_553, %zext_ln29_139

]]></Node>
<StgValue><ssdm name="icmp_ln1494_553"/></StgValue>
</operation>

<operation id="4983" st_id="294" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4244  %select_ln29_553 = select i1 %icmp_ln1494_553, i14 %conv_out_V_load_553, i14 %zext_ln29_139

]]></Node>
<StgValue><ssdm name="select_ln29_553"/></StgValue>
</operation>

<operation id="4984" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4245  %conv_out_V_load_554 = load i14* %conv_out_V_addr_554, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_554"/></StgValue>
</operation>

<operation id="4985" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4248  %conv_out_V_load_555 = load i14* %conv_out_V_addr_555, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_555"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="4986" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1641  %add_ln1494_362 = add i11 -862, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_362"/></StgValue>
</operation>

<operation id="4987" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1642  %sext_ln1494_154 = sext i11 %add_ln1494_362 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_154"/></StgValue>
</operation>

<operation id="4988" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1643  %zext_ln1494_429 = zext i12 %sext_ln1494_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_429"/></StgValue>
</operation>

<operation id="4989" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1644  %conv_out_V_addr_557 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_429

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_557"/></StgValue>
</operation>

<operation id="4990" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1645  %tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 423, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="4991" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1646  %conv_out_V_addr_558 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_558"/></StgValue>
</operation>

<operation id="4992" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2136  %max_pool_out_V_addr_138 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_102

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_138"/></StgValue>
</operation>

<operation id="4993" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4245  %conv_out_V_load_554 = load i14* %conv_out_V_addr_554, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_554"/></StgValue>
</operation>

<operation id="4994" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4246  %icmp_ln1494_554 = icmp sgt i14 %conv_out_V_load_554, %select_ln29_553

]]></Node>
<StgValue><ssdm name="icmp_ln1494_554"/></StgValue>
</operation>

<operation id="4995" st_id="295" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4247  %select_ln29_554 = select i1 %icmp_ln1494_554, i14 %conv_out_V_load_554, i14 %select_ln29_553

]]></Node>
<StgValue><ssdm name="select_ln29_554"/></StgValue>
</operation>

<operation id="4996" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4248  %conv_out_V_load_555 = load i14* %conv_out_V_addr_555, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_555"/></StgValue>
</operation>

<operation id="4997" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4249  %icmp_ln1494_555 = icmp sgt i14 %conv_out_V_load_555, %select_ln29_554

]]></Node>
<StgValue><ssdm name="icmp_ln1494_555"/></StgValue>
</operation>

<operation id="4998" st_id="295" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4250  %select_ln29_555 = select i1 %icmp_ln1494_555, i14 %conv_out_V_load_555, i14 %select_ln29_554

]]></Node>
<StgValue><ssdm name="select_ln29_555"/></StgValue>
</operation>

<operation id="4999" st_id="295" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4251  store i14 %select_ln29_555, i14* %max_pool_out_V_addr_138, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5000" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4257  %conv_out_V_load_557 = load i14* %conv_out_V_addr_557, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_557"/></StgValue>
</operation>

<operation id="5001" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4260  %conv_out_V_load_558 = load i14* %conv_out_V_addr_558, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_558"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="5002" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1647  %add_ln1494_363 = add i11 -706, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_363"/></StgValue>
</operation>

<operation id="5003" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1648  %sext_ln1494_155 = sext i11 %add_ln1494_363 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_155"/></StgValue>
</operation>

<operation id="5004" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1649  %zext_ln1494_430 = zext i12 %sext_ln1494_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_430"/></StgValue>
</operation>

<operation id="5005" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1650  %conv_out_V_addr_559 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_430

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_559"/></StgValue>
</operation>

<operation id="5006" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1653  %add_ln1494_364 = add i11 -850, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_364"/></StgValue>
</operation>

<operation id="5007" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1654  %sext_ln1494_156 = sext i11 %add_ln1494_364 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_156"/></StgValue>
</operation>

<operation id="5008" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1655  %zext_ln1494_431 = zext i12 %sext_ln1494_156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_431"/></StgValue>
</operation>

<operation id="5009" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1656  %conv_out_V_addr_561 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_431

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_561"/></StgValue>
</operation>

<operation id="5010" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4256  %zext_ln29_140 = zext i13 %select_ln29_556 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_140"/></StgValue>
</operation>

<operation id="5011" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4257  %conv_out_V_load_557 = load i14* %conv_out_V_addr_557, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_557"/></StgValue>
</operation>

<operation id="5012" st_id="296" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4258  %icmp_ln1494_557 = icmp sgt i14 %conv_out_V_load_557, %zext_ln29_140

]]></Node>
<StgValue><ssdm name="icmp_ln1494_557"/></StgValue>
</operation>

<operation id="5013" st_id="296" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4259  %select_ln29_557 = select i1 %icmp_ln1494_557, i14 %conv_out_V_load_557, i14 %zext_ln29_140

]]></Node>
<StgValue><ssdm name="select_ln29_557"/></StgValue>
</operation>

<operation id="5014" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4260  %conv_out_V_load_558 = load i14* %conv_out_V_addr_558, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_558"/></StgValue>
</operation>

<operation id="5015" st_id="296" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4261  %icmp_ln1494_558 = icmp sgt i14 %conv_out_V_load_558, %select_ln29_557

]]></Node>
<StgValue><ssdm name="icmp_ln1494_558"/></StgValue>
</operation>

<operation id="5016" st_id="296" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4262  %select_ln29_558 = select i1 %icmp_ln1494_558, i14 %conv_out_V_load_558, i14 %select_ln29_557

]]></Node>
<StgValue><ssdm name="select_ln29_558"/></StgValue>
</operation>

<operation id="5017" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4263  %conv_out_V_load_559 = load i14* %conv_out_V_addr_559, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_559"/></StgValue>
</operation>

<operation id="5018" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4272  %conv_out_V_load_561 = load i14* %conv_out_V_addr_561, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_561"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="5019" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1657  %add_ln1494_365 = add i11 -700, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_365"/></StgValue>
</operation>

<operation id="5020" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1658  %sext_ln1494_157 = sext i11 %add_ln1494_365 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_157"/></StgValue>
</operation>

<operation id="5021" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1659  %zext_ln1494_432 = zext i12 %sext_ln1494_157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_432"/></StgValue>
</operation>

<operation id="5022" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1660  %conv_out_V_addr_562 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_432

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_562"/></StgValue>
</operation>

<operation id="5023" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1661  %add_ln1494_366 = add i11 -694, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_366"/></StgValue>
</operation>

<operation id="5024" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1662  %sext_ln1494_158 = sext i11 %add_ln1494_366 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_158"/></StgValue>
</operation>

<operation id="5025" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1663  %zext_ln1494_433 = zext i12 %sext_ln1494_158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_433"/></StgValue>
</operation>

<operation id="5026" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1664  %conv_out_V_addr_563 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_433

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_563"/></StgValue>
</operation>

<operation id="5027" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2137  %max_pool_out_V_addr_139 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_103

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_139"/></StgValue>
</operation>

<operation id="5028" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4263  %conv_out_V_load_559 = load i14* %conv_out_V_addr_559, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_559"/></StgValue>
</operation>

<operation id="5029" st_id="297" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4264  %icmp_ln1494_559 = icmp sgt i14 %conv_out_V_load_559, %select_ln29_558

]]></Node>
<StgValue><ssdm name="icmp_ln1494_559"/></StgValue>
</operation>

<operation id="5030" st_id="297" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4265  %select_ln29_559 = select i1 %icmp_ln1494_559, i14 %conv_out_V_load_559, i14 %select_ln29_558

]]></Node>
<StgValue><ssdm name="select_ln29_559"/></StgValue>
</operation>

<operation id="5031" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4266  store i14 %select_ln29_559, i14* %max_pool_out_V_addr_139, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5032" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4271  %zext_ln29_141 = zext i13 %select_ln29_560 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_141"/></StgValue>
</operation>

<operation id="5033" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4272  %conv_out_V_load_561 = load i14* %conv_out_V_addr_561, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_561"/></StgValue>
</operation>

<operation id="5034" st_id="297" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4273  %icmp_ln1494_561 = icmp sgt i14 %conv_out_V_load_561, %zext_ln29_141

]]></Node>
<StgValue><ssdm name="icmp_ln1494_561"/></StgValue>
</operation>

<operation id="5035" st_id="297" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4274  %select_ln29_561 = select i1 %icmp_ln1494_561, i14 %conv_out_V_load_561, i14 %zext_ln29_141

]]></Node>
<StgValue><ssdm name="select_ln29_561"/></StgValue>
</operation>

<operation id="5036" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4275  %conv_out_V_load_562 = load i14* %conv_out_V_addr_562, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_562"/></StgValue>
</operation>

<operation id="5037" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4278  %conv_out_V_load_563 = load i14* %conv_out_V_addr_563, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_563"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="5038" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1669  %add_ln1494_368 = add i11 -838, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_368"/></StgValue>
</operation>

<operation id="5039" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1670  %sext_ln1494_160 = sext i11 %add_ln1494_368 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_160"/></StgValue>
</operation>

<operation id="5040" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1671  %zext_ln1494_435 = zext i12 %sext_ln1494_160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_435"/></StgValue>
</operation>

<operation id="5041" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1672  %conv_out_V_addr_565 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_435

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_565"/></StgValue>
</operation>

<operation id="5042" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1673  %tmp_140 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 426, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="5043" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1674  %conv_out_V_addr_566 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_566"/></StgValue>
</operation>

<operation id="5044" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2138  %max_pool_out_V_addr_140 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_140"/></StgValue>
</operation>

<operation id="5045" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4275  %conv_out_V_load_562 = load i14* %conv_out_V_addr_562, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_562"/></StgValue>
</operation>

<operation id="5046" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4276  %icmp_ln1494_562 = icmp sgt i14 %conv_out_V_load_562, %select_ln29_561

]]></Node>
<StgValue><ssdm name="icmp_ln1494_562"/></StgValue>
</operation>

<operation id="5047" st_id="298" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4277  %select_ln29_562 = select i1 %icmp_ln1494_562, i14 %conv_out_V_load_562, i14 %select_ln29_561

]]></Node>
<StgValue><ssdm name="select_ln29_562"/></StgValue>
</operation>

<operation id="5048" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4278  %conv_out_V_load_563 = load i14* %conv_out_V_addr_563, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_563"/></StgValue>
</operation>

<operation id="5049" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4279  %icmp_ln1494_563 = icmp sgt i14 %conv_out_V_load_563, %select_ln29_562

]]></Node>
<StgValue><ssdm name="icmp_ln1494_563"/></StgValue>
</operation>

<operation id="5050" st_id="298" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4280  %select_ln29_563 = select i1 %icmp_ln1494_563, i14 %conv_out_V_load_563, i14 %select_ln29_562

]]></Node>
<StgValue><ssdm name="select_ln29_563"/></StgValue>
</operation>

<operation id="5051" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4281  store i14 %select_ln29_563, i14* %max_pool_out_V_addr_140, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5052" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4287  %conv_out_V_load_565 = load i14* %conv_out_V_addr_565, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_565"/></StgValue>
</operation>

<operation id="5053" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4290  %conv_out_V_load_566 = load i14* %conv_out_V_addr_566, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_566"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="5054" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1675  %add_ln1494_369 = add i11 -682, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_369"/></StgValue>
</operation>

<operation id="5055" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1676  %sext_ln1494_161 = sext i11 %add_ln1494_369 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_161"/></StgValue>
</operation>

<operation id="5056" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1677  %zext_ln1494_436 = zext i12 %sext_ln1494_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_436"/></StgValue>
</operation>

<operation id="5057" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1678  %conv_out_V_addr_567 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_436

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_567"/></StgValue>
</operation>

<operation id="5058" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1681  %add_ln1494_370 = add i11 -826, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_370"/></StgValue>
</operation>

<operation id="5059" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1682  %sext_ln1494_162 = sext i11 %add_ln1494_370 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_162"/></StgValue>
</operation>

<operation id="5060" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1683  %zext_ln1494_437 = zext i12 %sext_ln1494_162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_437"/></StgValue>
</operation>

<operation id="5061" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1684  %conv_out_V_addr_569 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_437

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_569"/></StgValue>
</operation>

<operation id="5062" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4286  %zext_ln29_142 = zext i13 %select_ln29_564 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_142"/></StgValue>
</operation>

<operation id="5063" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4287  %conv_out_V_load_565 = load i14* %conv_out_V_addr_565, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_565"/></StgValue>
</operation>

<operation id="5064" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4288  %icmp_ln1494_565 = icmp sgt i14 %conv_out_V_load_565, %zext_ln29_142

]]></Node>
<StgValue><ssdm name="icmp_ln1494_565"/></StgValue>
</operation>

<operation id="5065" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4289  %select_ln29_565 = select i1 %icmp_ln1494_565, i14 %conv_out_V_load_565, i14 %zext_ln29_142

]]></Node>
<StgValue><ssdm name="select_ln29_565"/></StgValue>
</operation>

<operation id="5066" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4290  %conv_out_V_load_566 = load i14* %conv_out_V_addr_566, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_566"/></StgValue>
</operation>

<operation id="5067" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4291  %icmp_ln1494_566 = icmp sgt i14 %conv_out_V_load_566, %select_ln29_565

]]></Node>
<StgValue><ssdm name="icmp_ln1494_566"/></StgValue>
</operation>

<operation id="5068" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4292  %select_ln29_566 = select i1 %icmp_ln1494_566, i14 %conv_out_V_load_566, i14 %select_ln29_565

]]></Node>
<StgValue><ssdm name="select_ln29_566"/></StgValue>
</operation>

<operation id="5069" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4293  %conv_out_V_load_567 = load i14* %conv_out_V_addr_567, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_567"/></StgValue>
</operation>

<operation id="5070" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4302  %conv_out_V_load_569 = load i14* %conv_out_V_addr_569, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_569"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="5071" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1685  %add_ln1494_371 = add i11 -676, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_371"/></StgValue>
</operation>

<operation id="5072" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1686  %sext_ln1494_163 = sext i11 %add_ln1494_371 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_163"/></StgValue>
</operation>

<operation id="5073" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1687  %zext_ln1494_438 = zext i12 %sext_ln1494_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_438"/></StgValue>
</operation>

<operation id="5074" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1688  %conv_out_V_addr_570 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_438

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_570"/></StgValue>
</operation>

<operation id="5075" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1689  %add_ln1494_372 = add i11 -670, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_372"/></StgValue>
</operation>

<operation id="5076" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1690  %sext_ln1494_164 = sext i11 %add_ln1494_372 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_164"/></StgValue>
</operation>

<operation id="5077" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1691  %zext_ln1494_439 = zext i12 %sext_ln1494_164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_439"/></StgValue>
</operation>

<operation id="5078" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1692  %conv_out_V_addr_571 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_439

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_571"/></StgValue>
</operation>

<operation id="5079" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2139  %max_pool_out_V_addr_141 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_106

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_141"/></StgValue>
</operation>

<operation id="5080" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4293  %conv_out_V_load_567 = load i14* %conv_out_V_addr_567, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_567"/></StgValue>
</operation>

<operation id="5081" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4294  %icmp_ln1494_567 = icmp sgt i14 %conv_out_V_load_567, %select_ln29_566

]]></Node>
<StgValue><ssdm name="icmp_ln1494_567"/></StgValue>
</operation>

<operation id="5082" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4295  %select_ln29_567 = select i1 %icmp_ln1494_567, i14 %conv_out_V_load_567, i14 %select_ln29_566

]]></Node>
<StgValue><ssdm name="select_ln29_567"/></StgValue>
</operation>

<operation id="5083" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4296  store i14 %select_ln29_567, i14* %max_pool_out_V_addr_141, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5084" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4301  %zext_ln29_143 = zext i13 %select_ln29_568 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_143"/></StgValue>
</operation>

<operation id="5085" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4302  %conv_out_V_load_569 = load i14* %conv_out_V_addr_569, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_569"/></StgValue>
</operation>

<operation id="5086" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4303  %icmp_ln1494_569 = icmp sgt i14 %conv_out_V_load_569, %zext_ln29_143

]]></Node>
<StgValue><ssdm name="icmp_ln1494_569"/></StgValue>
</operation>

<operation id="5087" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4304  %select_ln29_569 = select i1 %icmp_ln1494_569, i14 %conv_out_V_load_569, i14 %zext_ln29_143

]]></Node>
<StgValue><ssdm name="select_ln29_569"/></StgValue>
</operation>

<operation id="5088" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4305  %conv_out_V_load_570 = load i14* %conv_out_V_addr_570, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_570"/></StgValue>
</operation>

<operation id="5089" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4308  %conv_out_V_load_571 = load i14* %conv_out_V_addr_571, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_571"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="5090" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1695  %add_ln1494_373 = add i11 -658, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_373"/></StgValue>
</operation>

<operation id="5091" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1696  %sext_ln1494_165 = sext i11 %add_ln1494_373 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_165"/></StgValue>
</operation>

<operation id="5092" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1697  %zext_ln1494_440 = zext i12 %sext_ln1494_165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_440"/></StgValue>
</operation>

<operation id="5093" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1698  %conv_out_V_addr_573 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_440

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_573"/></StgValue>
</operation>

<operation id="5094" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1699  %sext_ln1494_166 = sext i10 %add_ln1494_44 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_166"/></StgValue>
</operation>

<operation id="5095" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1700  %zext_ln1494_441 = zext i12 %sext_ln1494_166 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_441"/></StgValue>
</operation>

<operation id="5096" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1701  %conv_out_V_addr_574 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_441

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_574"/></StgValue>
</operation>

<operation id="5097" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2140  %max_pool_out_V_addr_142 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_108

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_142"/></StgValue>
</operation>

<operation id="5098" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4305  %conv_out_V_load_570 = load i14* %conv_out_V_addr_570, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_570"/></StgValue>
</operation>

<operation id="5099" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4306  %icmp_ln1494_570 = icmp sgt i14 %conv_out_V_load_570, %select_ln29_569

]]></Node>
<StgValue><ssdm name="icmp_ln1494_570"/></StgValue>
</operation>

<operation id="5100" st_id="301" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4307  %select_ln29_570 = select i1 %icmp_ln1494_570, i14 %conv_out_V_load_570, i14 %select_ln29_569

]]></Node>
<StgValue><ssdm name="select_ln29_570"/></StgValue>
</operation>

<operation id="5101" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4308  %conv_out_V_load_571 = load i14* %conv_out_V_addr_571, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_571"/></StgValue>
</operation>

<operation id="5102" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4309  %icmp_ln1494_571 = icmp sgt i14 %conv_out_V_load_571, %select_ln29_570

]]></Node>
<StgValue><ssdm name="icmp_ln1494_571"/></StgValue>
</operation>

<operation id="5103" st_id="301" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4310  %select_ln29_571 = select i1 %icmp_ln1494_571, i14 %conv_out_V_load_571, i14 %select_ln29_570

]]></Node>
<StgValue><ssdm name="select_ln29_571"/></StgValue>
</operation>

<operation id="5104" st_id="301" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4311  store i14 %select_ln29_571, i14* %max_pool_out_V_addr_142, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5105" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4317  %conv_out_V_load_573 = load i14* %conv_out_V_addr_573, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_573"/></StgValue>
</operation>

<operation id="5106" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4320  %conv_out_V_load_574 = load i14* %conv_out_V_addr_574, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_574"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="5107" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1702  %sext_ln1494_167 = sext i10 %add_ln1494_45 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_167"/></StgValue>
</operation>

<operation id="5108" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1703  %zext_ln1494_442 = zext i12 %sext_ln1494_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_442"/></StgValue>
</operation>

<operation id="5109" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1704  %conv_out_V_addr_575 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_442

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_575"/></StgValue>
</operation>

<operation id="5110" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1709  %add_ln1494_375 = add i11 -646, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_375"/></StgValue>
</operation>

<operation id="5111" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1710  %sext_ln1494_169 = sext i11 %add_ln1494_375 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_169"/></StgValue>
</operation>

<operation id="5112" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1711  %zext_ln1494_444 = zext i12 %sext_ln1494_169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_444"/></StgValue>
</operation>

<operation id="5113" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1712  %conv_out_V_addr_577 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_444

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_577"/></StgValue>
</operation>

<operation id="5114" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4316  %zext_ln29_144 = zext i13 %select_ln29_572 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_144"/></StgValue>
</operation>

<operation id="5115" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4317  %conv_out_V_load_573 = load i14* %conv_out_V_addr_573, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_573"/></StgValue>
</operation>

<operation id="5116" st_id="302" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4318  %icmp_ln1494_573 = icmp sgt i14 %conv_out_V_load_573, %zext_ln29_144

]]></Node>
<StgValue><ssdm name="icmp_ln1494_573"/></StgValue>
</operation>

<operation id="5117" st_id="302" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4319  %select_ln29_573 = select i1 %icmp_ln1494_573, i14 %conv_out_V_load_573, i14 %zext_ln29_144

]]></Node>
<StgValue><ssdm name="select_ln29_573"/></StgValue>
</operation>

<operation id="5118" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4320  %conv_out_V_load_574 = load i14* %conv_out_V_addr_574, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_574"/></StgValue>
</operation>

<operation id="5119" st_id="302" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4321  %icmp_ln1494_574 = icmp sgt i14 %conv_out_V_load_574, %select_ln29_573

]]></Node>
<StgValue><ssdm name="icmp_ln1494_574"/></StgValue>
</operation>

<operation id="5120" st_id="302" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4322  %select_ln29_574 = select i1 %icmp_ln1494_574, i14 %conv_out_V_load_574, i14 %select_ln29_573

]]></Node>
<StgValue><ssdm name="select_ln29_574"/></StgValue>
</operation>

<operation id="5121" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4323  %conv_out_V_load_575 = load i14* %conv_out_V_addr_575, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_575"/></StgValue>
</operation>

<operation id="5122" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4332  %conv_out_V_load_577 = load i14* %conv_out_V_addr_577, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_577"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="5123" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1713  %tmp_143 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 450, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="5124" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1714  %conv_out_V_addr_578 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_578"/></StgValue>
</operation>

<operation id="5125" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1715  %sext_ln1494_170 = sext i10 %add_ln1494_48 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_170"/></StgValue>
</operation>

<operation id="5126" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1716  %zext_ln1494_445 = zext i12 %sext_ln1494_170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_445"/></StgValue>
</operation>

<operation id="5127" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1717  %conv_out_V_addr_579 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_445

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_579"/></StgValue>
</operation>

<operation id="5128" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2141  %max_pool_out_V_addr_143 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_109

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_143"/></StgValue>
</operation>

<operation id="5129" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4323  %conv_out_V_load_575 = load i14* %conv_out_V_addr_575, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_575"/></StgValue>
</operation>

<operation id="5130" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4324  %icmp_ln1494_575 = icmp sgt i14 %conv_out_V_load_575, %select_ln29_574

]]></Node>
<StgValue><ssdm name="icmp_ln1494_575"/></StgValue>
</operation>

<operation id="5131" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4325  %select_ln29_575 = select i1 %icmp_ln1494_575, i14 %conv_out_V_load_575, i14 %select_ln29_574

]]></Node>
<StgValue><ssdm name="select_ln29_575"/></StgValue>
</operation>

<operation id="5132" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4326  store i14 %select_ln29_575, i14* %max_pool_out_V_addr_143, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5133" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4331  %zext_ln29_145 = zext i13 %select_ln29_576 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_145"/></StgValue>
</operation>

<operation id="5134" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4332  %conv_out_V_load_577 = load i14* %conv_out_V_addr_577, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_577"/></StgValue>
</operation>

<operation id="5135" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4333  %icmp_ln1494_577 = icmp sgt i14 %conv_out_V_load_577, %zext_ln29_145

]]></Node>
<StgValue><ssdm name="icmp_ln1494_577"/></StgValue>
</operation>

<operation id="5136" st_id="303" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4334  %select_ln29_577 = select i1 %icmp_ln1494_577, i14 %conv_out_V_load_577, i14 %zext_ln29_145

]]></Node>
<StgValue><ssdm name="select_ln29_577"/></StgValue>
</operation>

<operation id="5137" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4335  %conv_out_V_load_578 = load i14* %conv_out_V_addr_578, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_578"/></StgValue>
</operation>

<operation id="5138" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4338  %conv_out_V_load_579 = load i14* %conv_out_V_addr_579, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_579"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="5139" st_id="304" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1720  %add_ln1494_376 = add i11 -634, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_376"/></StgValue>
</operation>

<operation id="5140" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1721  %sext_ln1494_171 = sext i11 %add_ln1494_376 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_171"/></StgValue>
</operation>

<operation id="5141" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1722  %zext_ln1494_446 = zext i12 %sext_ln1494_171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_446"/></StgValue>
</operation>

<operation id="5142" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1723  %conv_out_V_addr_581 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_446

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_581"/></StgValue>
</operation>

<operation id="5143" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1724  %sext_ln1494_172 = sext i10 %add_ln1494_50 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_172"/></StgValue>
</operation>

<operation id="5144" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1725  %zext_ln1494_447 = zext i12 %sext_ln1494_172 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_447"/></StgValue>
</operation>

<operation id="5145" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1726  %conv_out_V_addr_582 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_447

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_582"/></StgValue>
</operation>

<operation id="5146" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2142  %max_pool_out_V_addr_144 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_144"/></StgValue>
</operation>

<operation id="5147" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4335  %conv_out_V_load_578 = load i14* %conv_out_V_addr_578, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_578"/></StgValue>
</operation>

<operation id="5148" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4336  %icmp_ln1494_578 = icmp sgt i14 %conv_out_V_load_578, %select_ln29_577

]]></Node>
<StgValue><ssdm name="icmp_ln1494_578"/></StgValue>
</operation>

<operation id="5149" st_id="304" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4337  %select_ln29_578 = select i1 %icmp_ln1494_578, i14 %conv_out_V_load_578, i14 %select_ln29_577

]]></Node>
<StgValue><ssdm name="select_ln29_578"/></StgValue>
</operation>

<operation id="5150" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4338  %conv_out_V_load_579 = load i14* %conv_out_V_addr_579, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_579"/></StgValue>
</operation>

<operation id="5151" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4339  %icmp_ln1494_579 = icmp sgt i14 %conv_out_V_load_579, %select_ln29_578

]]></Node>
<StgValue><ssdm name="icmp_ln1494_579"/></StgValue>
</operation>

<operation id="5152" st_id="304" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4340  %select_ln29_579 = select i1 %icmp_ln1494_579, i14 %conv_out_V_load_579, i14 %select_ln29_578

]]></Node>
<StgValue><ssdm name="select_ln29_579"/></StgValue>
</operation>

<operation id="5153" st_id="304" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4341  store i14 %select_ln29_579, i14* %max_pool_out_V_addr_144, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5154" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4347  %conv_out_V_load_581 = load i14* %conv_out_V_addr_581, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_581"/></StgValue>
</operation>

<operation id="5155" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4350  %conv_out_V_load_582 = load i14* %conv_out_V_addr_582, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_582"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="5156" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1727  %sext_ln1494_173 = sext i10 %add_ln1494_51 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_173"/></StgValue>
</operation>

<operation id="5157" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1728  %zext_ln1494_448 = zext i12 %sext_ln1494_173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_448"/></StgValue>
</operation>

<operation id="5158" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1729  %conv_out_V_addr_583 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_448

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_583"/></StgValue>
</operation>

<operation id="5159" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1734  %add_ln1494_378 = add i11 -622, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_378"/></StgValue>
</operation>

<operation id="5160" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1735  %sext_ln1494_175 = sext i11 %add_ln1494_378 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_175"/></StgValue>
</operation>

<operation id="5161" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1736  %zext_ln1494_450 = zext i12 %sext_ln1494_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_450"/></StgValue>
</operation>

<operation id="5162" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1737  %conv_out_V_addr_585 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_450

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_585"/></StgValue>
</operation>

<operation id="5163" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4346  %zext_ln29_146 = zext i13 %select_ln29_580 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_146"/></StgValue>
</operation>

<operation id="5164" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4347  %conv_out_V_load_581 = load i14* %conv_out_V_addr_581, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_581"/></StgValue>
</operation>

<operation id="5165" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4348  %icmp_ln1494_581 = icmp sgt i14 %conv_out_V_load_581, %zext_ln29_146

]]></Node>
<StgValue><ssdm name="icmp_ln1494_581"/></StgValue>
</operation>

<operation id="5166" st_id="305" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4349  %select_ln29_581 = select i1 %icmp_ln1494_581, i14 %conv_out_V_load_581, i14 %zext_ln29_146

]]></Node>
<StgValue><ssdm name="select_ln29_581"/></StgValue>
</operation>

<operation id="5167" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4350  %conv_out_V_load_582 = load i14* %conv_out_V_addr_582, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_582"/></StgValue>
</operation>

<operation id="5168" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4351  %icmp_ln1494_582 = icmp sgt i14 %conv_out_V_load_582, %select_ln29_581

]]></Node>
<StgValue><ssdm name="icmp_ln1494_582"/></StgValue>
</operation>

<operation id="5169" st_id="305" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4352  %select_ln29_582 = select i1 %icmp_ln1494_582, i14 %conv_out_V_load_582, i14 %select_ln29_581

]]></Node>
<StgValue><ssdm name="select_ln29_582"/></StgValue>
</operation>

<operation id="5170" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4353  %conv_out_V_load_583 = load i14* %conv_out_V_addr_583, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_583"/></StgValue>
</operation>

<operation id="5171" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4362  %conv_out_V_load_585 = load i14* %conv_out_V_addr_585, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_585"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="5172" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1738  %tmp_145 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 453, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="5173" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1739  %conv_out_V_addr_586 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_145

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_586"/></StgValue>
</operation>

<operation id="5174" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1740  %sext_ln1494_176 = sext i10 %add_ln1494_54 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_176"/></StgValue>
</operation>

<operation id="5175" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1741  %zext_ln1494_451 = zext i12 %sext_ln1494_176 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_451"/></StgValue>
</operation>

<operation id="5176" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1742  %conv_out_V_addr_587 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_451

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_587"/></StgValue>
</operation>

<operation id="5177" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2143  %max_pool_out_V_addr_145 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_112

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_145"/></StgValue>
</operation>

<operation id="5178" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4353  %conv_out_V_load_583 = load i14* %conv_out_V_addr_583, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_583"/></StgValue>
</operation>

<operation id="5179" st_id="306" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4354  %icmp_ln1494_583 = icmp sgt i14 %conv_out_V_load_583, %select_ln29_582

]]></Node>
<StgValue><ssdm name="icmp_ln1494_583"/></StgValue>
</operation>

<operation id="5180" st_id="306" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4355  %select_ln29_583 = select i1 %icmp_ln1494_583, i14 %conv_out_V_load_583, i14 %select_ln29_582

]]></Node>
<StgValue><ssdm name="select_ln29_583"/></StgValue>
</operation>

<operation id="5181" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4356  store i14 %select_ln29_583, i14* %max_pool_out_V_addr_145, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5182" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4361  %zext_ln29_147 = zext i13 %select_ln29_584 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_147"/></StgValue>
</operation>

<operation id="5183" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4362  %conv_out_V_load_585 = load i14* %conv_out_V_addr_585, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_585"/></StgValue>
</operation>

<operation id="5184" st_id="306" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4363  %icmp_ln1494_585 = icmp sgt i14 %conv_out_V_load_585, %zext_ln29_147

]]></Node>
<StgValue><ssdm name="icmp_ln1494_585"/></StgValue>
</operation>

<operation id="5185" st_id="306" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4364  %select_ln29_585 = select i1 %icmp_ln1494_585, i14 %conv_out_V_load_585, i14 %zext_ln29_147

]]></Node>
<StgValue><ssdm name="select_ln29_585"/></StgValue>
</operation>

<operation id="5186" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4365  %conv_out_V_load_586 = load i14* %conv_out_V_addr_586, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_586"/></StgValue>
</operation>

<operation id="5187" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4368  %conv_out_V_load_587 = load i14* %conv_out_V_addr_587, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_587"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="5188" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1745  %add_ln1494_379 = add i11 -610, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_379"/></StgValue>
</operation>

<operation id="5189" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1746  %sext_ln1494_177 = sext i11 %add_ln1494_379 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_177"/></StgValue>
</operation>

<operation id="5190" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1747  %zext_ln1494_452 = zext i12 %sext_ln1494_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_452"/></StgValue>
</operation>

<operation id="5191" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1748  %conv_out_V_addr_589 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_452

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_589"/></StgValue>
</operation>

<operation id="5192" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1749  %sext_ln1494_178 = sext i10 %add_ln1494_56 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_178"/></StgValue>
</operation>

<operation id="5193" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1750  %zext_ln1494_453 = zext i12 %sext_ln1494_178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_453"/></StgValue>
</operation>

<operation id="5194" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1751  %conv_out_V_addr_590 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_453

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_590"/></StgValue>
</operation>

<operation id="5195" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2144  %max_pool_out_V_addr_146 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_114

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_146"/></StgValue>
</operation>

<operation id="5196" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4365  %conv_out_V_load_586 = load i14* %conv_out_V_addr_586, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_586"/></StgValue>
</operation>

<operation id="5197" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4366  %icmp_ln1494_586 = icmp sgt i14 %conv_out_V_load_586, %select_ln29_585

]]></Node>
<StgValue><ssdm name="icmp_ln1494_586"/></StgValue>
</operation>

<operation id="5198" st_id="307" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4367  %select_ln29_586 = select i1 %icmp_ln1494_586, i14 %conv_out_V_load_586, i14 %select_ln29_585

]]></Node>
<StgValue><ssdm name="select_ln29_586"/></StgValue>
</operation>

<operation id="5199" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4368  %conv_out_V_load_587 = load i14* %conv_out_V_addr_587, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_587"/></StgValue>
</operation>

<operation id="5200" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4369  %icmp_ln1494_587 = icmp sgt i14 %conv_out_V_load_587, %select_ln29_586

]]></Node>
<StgValue><ssdm name="icmp_ln1494_587"/></StgValue>
</operation>

<operation id="5201" st_id="307" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4370  %select_ln29_587 = select i1 %icmp_ln1494_587, i14 %conv_out_V_load_587, i14 %select_ln29_586

]]></Node>
<StgValue><ssdm name="select_ln29_587"/></StgValue>
</operation>

<operation id="5202" st_id="307" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4371  store i14 %select_ln29_587, i14* %max_pool_out_V_addr_146, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5203" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4377  %conv_out_V_load_589 = load i14* %conv_out_V_addr_589, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_589"/></StgValue>
</operation>

<operation id="5204" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4380  %conv_out_V_load_590 = load i14* %conv_out_V_addr_590, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_590"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="5205" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1752  %sext_ln1494_179 = sext i10 %add_ln1494_57 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_179"/></StgValue>
</operation>

<operation id="5206" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1753  %zext_ln1494_454 = zext i12 %sext_ln1494_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_454"/></StgValue>
</operation>

<operation id="5207" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1754  %conv_out_V_addr_591 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_454

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_591"/></StgValue>
</operation>

<operation id="5208" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1759  %add_ln1494_381 = add i11 -598, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_381"/></StgValue>
</operation>

<operation id="5209" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1760  %sext_ln1494_181 = sext i11 %add_ln1494_381 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_181"/></StgValue>
</operation>

<operation id="5210" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1761  %zext_ln1494_456 = zext i12 %sext_ln1494_181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_456"/></StgValue>
</operation>

<operation id="5211" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1762  %conv_out_V_addr_593 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_456

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_593"/></StgValue>
</operation>

<operation id="5212" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4376  %zext_ln29_148 = zext i13 %select_ln29_588 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_148"/></StgValue>
</operation>

<operation id="5213" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4377  %conv_out_V_load_589 = load i14* %conv_out_V_addr_589, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_589"/></StgValue>
</operation>

<operation id="5214" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4378  %icmp_ln1494_589 = icmp sgt i14 %conv_out_V_load_589, %zext_ln29_148

]]></Node>
<StgValue><ssdm name="icmp_ln1494_589"/></StgValue>
</operation>

<operation id="5215" st_id="308" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4379  %select_ln29_589 = select i1 %icmp_ln1494_589, i14 %conv_out_V_load_589, i14 %zext_ln29_148

]]></Node>
<StgValue><ssdm name="select_ln29_589"/></StgValue>
</operation>

<operation id="5216" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4380  %conv_out_V_load_590 = load i14* %conv_out_V_addr_590, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_590"/></StgValue>
</operation>

<operation id="5217" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4381  %icmp_ln1494_590 = icmp sgt i14 %conv_out_V_load_590, %select_ln29_589

]]></Node>
<StgValue><ssdm name="icmp_ln1494_590"/></StgValue>
</operation>

<operation id="5218" st_id="308" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4382  %select_ln29_590 = select i1 %icmp_ln1494_590, i14 %conv_out_V_load_590, i14 %select_ln29_589

]]></Node>
<StgValue><ssdm name="select_ln29_590"/></StgValue>
</operation>

<operation id="5219" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4383  %conv_out_V_load_591 = load i14* %conv_out_V_addr_591, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_591"/></StgValue>
</operation>

<operation id="5220" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4392  %conv_out_V_load_593 = load i14* %conv_out_V_addr_593, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_593"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="5221" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1763  %tmp_147 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 456, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="5222" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1764  %conv_out_V_addr_594 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_594"/></StgValue>
</operation>

<operation id="5223" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1765  %sext_ln1494_182 = sext i10 %add_ln1494_60 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_182"/></StgValue>
</operation>

<operation id="5224" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1766  %zext_ln1494_457 = zext i12 %sext_ln1494_182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_457"/></StgValue>
</operation>

<operation id="5225" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1767  %conv_out_V_addr_595 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_457

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_595"/></StgValue>
</operation>

<operation id="5226" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2145  %max_pool_out_V_addr_147 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_115

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_147"/></StgValue>
</operation>

<operation id="5227" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4383  %conv_out_V_load_591 = load i14* %conv_out_V_addr_591, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_591"/></StgValue>
</operation>

<operation id="5228" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4384  %icmp_ln1494_591 = icmp sgt i14 %conv_out_V_load_591, %select_ln29_590

]]></Node>
<StgValue><ssdm name="icmp_ln1494_591"/></StgValue>
</operation>

<operation id="5229" st_id="309" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4385  %select_ln29_591 = select i1 %icmp_ln1494_591, i14 %conv_out_V_load_591, i14 %select_ln29_590

]]></Node>
<StgValue><ssdm name="select_ln29_591"/></StgValue>
</operation>

<operation id="5230" st_id="309" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4386  store i14 %select_ln29_591, i14* %max_pool_out_V_addr_147, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5231" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4391  %zext_ln29_149 = zext i13 %select_ln29_592 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_149"/></StgValue>
</operation>

<operation id="5232" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4392  %conv_out_V_load_593 = load i14* %conv_out_V_addr_593, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_593"/></StgValue>
</operation>

<operation id="5233" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4393  %icmp_ln1494_593 = icmp sgt i14 %conv_out_V_load_593, %zext_ln29_149

]]></Node>
<StgValue><ssdm name="icmp_ln1494_593"/></StgValue>
</operation>

<operation id="5234" st_id="309" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4394  %select_ln29_593 = select i1 %icmp_ln1494_593, i14 %conv_out_V_load_593, i14 %zext_ln29_149

]]></Node>
<StgValue><ssdm name="select_ln29_593"/></StgValue>
</operation>

<operation id="5235" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4395  %conv_out_V_load_594 = load i14* %conv_out_V_addr_594, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_594"/></StgValue>
</operation>

<operation id="5236" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4398  %conv_out_V_load_595 = load i14* %conv_out_V_addr_595, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_595"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="5237" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1770  %add_ln1494_382 = add i11 -586, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_382"/></StgValue>
</operation>

<operation id="5238" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1771  %sext_ln1494_183 = sext i11 %add_ln1494_382 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_183"/></StgValue>
</operation>

<operation id="5239" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1772  %zext_ln1494_458 = zext i12 %sext_ln1494_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_458"/></StgValue>
</operation>

<operation id="5240" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1773  %conv_out_V_addr_597 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_458

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_597"/></StgValue>
</operation>

<operation id="5241" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1774  %sext_ln1494_184 = sext i10 %add_ln1494_62 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_184"/></StgValue>
</operation>

<operation id="5242" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1775  %zext_ln1494_459 = zext i12 %sext_ln1494_184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_459"/></StgValue>
</operation>

<operation id="5243" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1776  %conv_out_V_addr_598 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_459

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_598"/></StgValue>
</operation>

<operation id="5244" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2146  %max_pool_out_V_addr_148 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_148"/></StgValue>
</operation>

<operation id="5245" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4395  %conv_out_V_load_594 = load i14* %conv_out_V_addr_594, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_594"/></StgValue>
</operation>

<operation id="5246" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4396  %icmp_ln1494_594 = icmp sgt i14 %conv_out_V_load_594, %select_ln29_593

]]></Node>
<StgValue><ssdm name="icmp_ln1494_594"/></StgValue>
</operation>

<operation id="5247" st_id="310" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4397  %select_ln29_594 = select i1 %icmp_ln1494_594, i14 %conv_out_V_load_594, i14 %select_ln29_593

]]></Node>
<StgValue><ssdm name="select_ln29_594"/></StgValue>
</operation>

<operation id="5248" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4398  %conv_out_V_load_595 = load i14* %conv_out_V_addr_595, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_595"/></StgValue>
</operation>

<operation id="5249" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4399  %icmp_ln1494_595 = icmp sgt i14 %conv_out_V_load_595, %select_ln29_594

]]></Node>
<StgValue><ssdm name="icmp_ln1494_595"/></StgValue>
</operation>

<operation id="5250" st_id="310" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4400  %select_ln29_595 = select i1 %icmp_ln1494_595, i14 %conv_out_V_load_595, i14 %select_ln29_594

]]></Node>
<StgValue><ssdm name="select_ln29_595"/></StgValue>
</operation>

<operation id="5251" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4401  store i14 %select_ln29_595, i14* %max_pool_out_V_addr_148, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5252" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4407  %conv_out_V_load_597 = load i14* %conv_out_V_addr_597, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_597"/></StgValue>
</operation>

<operation id="5253" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4410  %conv_out_V_load_598 = load i14* %conv_out_V_addr_598, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_598"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="5254" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1777  %sext_ln1494_185 = sext i10 %add_ln1494_63 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_185"/></StgValue>
</operation>

<operation id="5255" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1778  %zext_ln1494_460 = zext i12 %sext_ln1494_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_460"/></StgValue>
</operation>

<operation id="5256" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1779  %conv_out_V_addr_599 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_460

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_599"/></StgValue>
</operation>

<operation id="5257" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1784  %add_ln1494_384 = add i11 -574, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_384"/></StgValue>
</operation>

<operation id="5258" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1785  %sext_ln1494_187 = sext i11 %add_ln1494_384 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_187"/></StgValue>
</operation>

<operation id="5259" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1786  %zext_ln1494_462 = zext i12 %sext_ln1494_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_462"/></StgValue>
</operation>

<operation id="5260" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1787  %conv_out_V_addr_601 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_462

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_601"/></StgValue>
</operation>

<operation id="5261" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4406  %zext_ln29_150 = zext i13 %select_ln29_596 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_150"/></StgValue>
</operation>

<operation id="5262" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4407  %conv_out_V_load_597 = load i14* %conv_out_V_addr_597, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_597"/></StgValue>
</operation>

<operation id="5263" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4408  %icmp_ln1494_597 = icmp sgt i14 %conv_out_V_load_597, %zext_ln29_150

]]></Node>
<StgValue><ssdm name="icmp_ln1494_597"/></StgValue>
</operation>

<operation id="5264" st_id="311" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4409  %select_ln29_597 = select i1 %icmp_ln1494_597, i14 %conv_out_V_load_597, i14 %zext_ln29_150

]]></Node>
<StgValue><ssdm name="select_ln29_597"/></StgValue>
</operation>

<operation id="5265" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4410  %conv_out_V_load_598 = load i14* %conv_out_V_addr_598, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_598"/></StgValue>
</operation>

<operation id="5266" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4411  %icmp_ln1494_598 = icmp sgt i14 %conv_out_V_load_598, %select_ln29_597

]]></Node>
<StgValue><ssdm name="icmp_ln1494_598"/></StgValue>
</operation>

<operation id="5267" st_id="311" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4412  %select_ln29_598 = select i1 %icmp_ln1494_598, i14 %conv_out_V_load_598, i14 %select_ln29_597

]]></Node>
<StgValue><ssdm name="select_ln29_598"/></StgValue>
</operation>

<operation id="5268" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4413  %conv_out_V_load_599 = load i14* %conv_out_V_addr_599, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_599"/></StgValue>
</operation>

<operation id="5269" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4422  %conv_out_V_load_601 = load i14* %conv_out_V_addr_601, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_601"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="5270" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1788  %tmp_149 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 459, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="5271" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1789  %conv_out_V_addr_602 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_602"/></StgValue>
</operation>

<operation id="5272" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1790  %sext_ln1494_188 = sext i10 %add_ln1494_65 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_188"/></StgValue>
</operation>

<operation id="5273" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1791  %zext_ln1494_463 = zext i12 %sext_ln1494_188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_463"/></StgValue>
</operation>

<operation id="5274" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1792  %conv_out_V_addr_603 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_463

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_603"/></StgValue>
</operation>

<operation id="5275" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2147  %max_pool_out_V_addr_149 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_118

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_149"/></StgValue>
</operation>

<operation id="5276" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4413  %conv_out_V_load_599 = load i14* %conv_out_V_addr_599, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_599"/></StgValue>
</operation>

<operation id="5277" st_id="312" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4414  %icmp_ln1494_599 = icmp sgt i14 %conv_out_V_load_599, %select_ln29_598

]]></Node>
<StgValue><ssdm name="icmp_ln1494_599"/></StgValue>
</operation>

<operation id="5278" st_id="312" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4415  %select_ln29_599 = select i1 %icmp_ln1494_599, i14 %conv_out_V_load_599, i14 %select_ln29_598

]]></Node>
<StgValue><ssdm name="select_ln29_599"/></StgValue>
</operation>

<operation id="5279" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4416  store i14 %select_ln29_599, i14* %max_pool_out_V_addr_149, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5280" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4421  %zext_ln29_151 = zext i13 %select_ln29_600 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_151"/></StgValue>
</operation>

<operation id="5281" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4422  %conv_out_V_load_601 = load i14* %conv_out_V_addr_601, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_601"/></StgValue>
</operation>

<operation id="5282" st_id="312" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4423  %icmp_ln1494_601 = icmp sgt i14 %conv_out_V_load_601, %zext_ln29_151

]]></Node>
<StgValue><ssdm name="icmp_ln1494_601"/></StgValue>
</operation>

<operation id="5283" st_id="312" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4424  %select_ln29_601 = select i1 %icmp_ln1494_601, i14 %conv_out_V_load_601, i14 %zext_ln29_151

]]></Node>
<StgValue><ssdm name="select_ln29_601"/></StgValue>
</operation>

<operation id="5284" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4425  %conv_out_V_load_602 = load i14* %conv_out_V_addr_602, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_602"/></StgValue>
</operation>

<operation id="5285" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4428  %conv_out_V_load_603 = load i14* %conv_out_V_addr_603, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_603"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="5286" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1795  %add_ln1494_385 = add i11 -562, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_385"/></StgValue>
</operation>

<operation id="5287" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1796  %sext_ln1494_189 = sext i11 %add_ln1494_385 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_189"/></StgValue>
</operation>

<operation id="5288" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1797  %zext_ln1494_464 = zext i12 %sext_ln1494_189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_464"/></StgValue>
</operation>

<operation id="5289" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1798  %conv_out_V_addr_605 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_464

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_605"/></StgValue>
</operation>

<operation id="5290" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1799  %sext_ln1494_190 = sext i10 %add_ln1494_66 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_190"/></StgValue>
</operation>

<operation id="5291" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1800  %zext_ln1494_465 = zext i12 %sext_ln1494_190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_465"/></StgValue>
</operation>

<operation id="5292" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1801  %conv_out_V_addr_606 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_465

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_606"/></StgValue>
</operation>

<operation id="5293" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2148  %max_pool_out_V_addr_150 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_120

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_150"/></StgValue>
</operation>

<operation id="5294" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4425  %conv_out_V_load_602 = load i14* %conv_out_V_addr_602, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_602"/></StgValue>
</operation>

<operation id="5295" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4426  %icmp_ln1494_602 = icmp sgt i14 %conv_out_V_load_602, %select_ln29_601

]]></Node>
<StgValue><ssdm name="icmp_ln1494_602"/></StgValue>
</operation>

<operation id="5296" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4427  %select_ln29_602 = select i1 %icmp_ln1494_602, i14 %conv_out_V_load_602, i14 %select_ln29_601

]]></Node>
<StgValue><ssdm name="select_ln29_602"/></StgValue>
</operation>

<operation id="5297" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4428  %conv_out_V_load_603 = load i14* %conv_out_V_addr_603, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_603"/></StgValue>
</operation>

<operation id="5298" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4429  %icmp_ln1494_603 = icmp sgt i14 %conv_out_V_load_603, %select_ln29_602

]]></Node>
<StgValue><ssdm name="icmp_ln1494_603"/></StgValue>
</operation>

<operation id="5299" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4430  %select_ln29_603 = select i1 %icmp_ln1494_603, i14 %conv_out_V_load_603, i14 %select_ln29_602

]]></Node>
<StgValue><ssdm name="select_ln29_603"/></StgValue>
</operation>

<operation id="5300" st_id="313" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4431  store i14 %select_ln29_603, i14* %max_pool_out_V_addr_150, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5301" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4437  %conv_out_V_load_605 = load i14* %conv_out_V_addr_605, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_605"/></StgValue>
</operation>

<operation id="5302" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4440  %conv_out_V_load_606 = load i14* %conv_out_V_addr_606, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_606"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="5303" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1802  %sext_ln1494_191 = sext i10 %add_ln1494_67 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_191"/></StgValue>
</operation>

<operation id="5304" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1803  %zext_ln1494_466 = zext i12 %sext_ln1494_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_466"/></StgValue>
</operation>

<operation id="5305" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1804  %conv_out_V_addr_607 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_466

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_607"/></StgValue>
</operation>

<operation id="5306" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1809  %add_ln1494_387 = add i11 -550, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_387"/></StgValue>
</operation>

<operation id="5307" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1810  %sext_ln1494_193 = sext i11 %add_ln1494_387 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_193"/></StgValue>
</operation>

<operation id="5308" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1811  %zext_ln1494_468 = zext i12 %sext_ln1494_193 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_468"/></StgValue>
</operation>

<operation id="5309" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1812  %conv_out_V_addr_609 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_468

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_609"/></StgValue>
</operation>

<operation id="5310" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4436  %zext_ln29_152 = zext i13 %select_ln29_604 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_152"/></StgValue>
</operation>

<operation id="5311" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4437  %conv_out_V_load_605 = load i14* %conv_out_V_addr_605, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_605"/></StgValue>
</operation>

<operation id="5312" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4438  %icmp_ln1494_605 = icmp sgt i14 %conv_out_V_load_605, %zext_ln29_152

]]></Node>
<StgValue><ssdm name="icmp_ln1494_605"/></StgValue>
</operation>

<operation id="5313" st_id="314" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4439  %select_ln29_605 = select i1 %icmp_ln1494_605, i14 %conv_out_V_load_605, i14 %zext_ln29_152

]]></Node>
<StgValue><ssdm name="select_ln29_605"/></StgValue>
</operation>

<operation id="5314" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4440  %conv_out_V_load_606 = load i14* %conv_out_V_addr_606, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_606"/></StgValue>
</operation>

<operation id="5315" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4441  %icmp_ln1494_606 = icmp sgt i14 %conv_out_V_load_606, %select_ln29_605

]]></Node>
<StgValue><ssdm name="icmp_ln1494_606"/></StgValue>
</operation>

<operation id="5316" st_id="314" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4442  %select_ln29_606 = select i1 %icmp_ln1494_606, i14 %conv_out_V_load_606, i14 %select_ln29_605

]]></Node>
<StgValue><ssdm name="select_ln29_606"/></StgValue>
</operation>

<operation id="5317" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4443  %conv_out_V_load_607 = load i14* %conv_out_V_addr_607, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_607"/></StgValue>
</operation>

<operation id="5318" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4452  %conv_out_V_load_609 = load i14* %conv_out_V_addr_609, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_609"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="5319" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1813  %tmp_151 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 462, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="5320" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1814  %conv_out_V_addr_610 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_610"/></StgValue>
</operation>

<operation id="5321" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1815  %sext_ln1494_194 = sext i10 %add_ln1494_68 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_194"/></StgValue>
</operation>

<operation id="5322" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1816  %zext_ln1494_469 = zext i12 %sext_ln1494_194 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_469"/></StgValue>
</operation>

<operation id="5323" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1817  %conv_out_V_addr_611 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_469

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_611"/></StgValue>
</operation>

<operation id="5324" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2149  %max_pool_out_V_addr_151 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_121

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_151"/></StgValue>
</operation>

<operation id="5325" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4443  %conv_out_V_load_607 = load i14* %conv_out_V_addr_607, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_607"/></StgValue>
</operation>

<operation id="5326" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4444  %icmp_ln1494_607 = icmp sgt i14 %conv_out_V_load_607, %select_ln29_606

]]></Node>
<StgValue><ssdm name="icmp_ln1494_607"/></StgValue>
</operation>

<operation id="5327" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4445  %select_ln29_607 = select i1 %icmp_ln1494_607, i14 %conv_out_V_load_607, i14 %select_ln29_606

]]></Node>
<StgValue><ssdm name="select_ln29_607"/></StgValue>
</operation>

<operation id="5328" st_id="315" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4446  store i14 %select_ln29_607, i14* %max_pool_out_V_addr_151, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5329" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4451  %zext_ln29_153 = zext i13 %select_ln29_608 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_153"/></StgValue>
</operation>

<operation id="5330" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4452  %conv_out_V_load_609 = load i14* %conv_out_V_addr_609, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_609"/></StgValue>
</operation>

<operation id="5331" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4453  %icmp_ln1494_609 = icmp sgt i14 %conv_out_V_load_609, %zext_ln29_153

]]></Node>
<StgValue><ssdm name="icmp_ln1494_609"/></StgValue>
</operation>

<operation id="5332" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4454  %select_ln29_609 = select i1 %icmp_ln1494_609, i14 %conv_out_V_load_609, i14 %zext_ln29_153

]]></Node>
<StgValue><ssdm name="select_ln29_609"/></StgValue>
</operation>

<operation id="5333" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4455  %conv_out_V_load_610 = load i14* %conv_out_V_addr_610, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_610"/></StgValue>
</operation>

<operation id="5334" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4458  %conv_out_V_load_611 = load i14* %conv_out_V_addr_611, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_611"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="5335" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1820  %add_ln1494_388 = add i11 -538, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_388"/></StgValue>
</operation>

<operation id="5336" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1821  %sext_ln1494_195 = sext i11 %add_ln1494_388 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_195"/></StgValue>
</operation>

<operation id="5337" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1822  %zext_ln1494_470 = zext i12 %sext_ln1494_195 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_470"/></StgValue>
</operation>

<operation id="5338" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1823  %conv_out_V_addr_613 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_470

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_613"/></StgValue>
</operation>

<operation id="5339" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1824  %sext_ln1494_196 = sext i10 %add_ln1494_71 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_196"/></StgValue>
</operation>

<operation id="5340" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1825  %zext_ln1494_471 = zext i12 %sext_ln1494_196 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_471"/></StgValue>
</operation>

<operation id="5341" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1826  %conv_out_V_addr_614 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_471

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_614"/></StgValue>
</operation>

<operation id="5342" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2150  %max_pool_out_V_addr_152 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_152"/></StgValue>
</operation>

<operation id="5343" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4455  %conv_out_V_load_610 = load i14* %conv_out_V_addr_610, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_610"/></StgValue>
</operation>

<operation id="5344" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4456  %icmp_ln1494_610 = icmp sgt i14 %conv_out_V_load_610, %select_ln29_609

]]></Node>
<StgValue><ssdm name="icmp_ln1494_610"/></StgValue>
</operation>

<operation id="5345" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4457  %select_ln29_610 = select i1 %icmp_ln1494_610, i14 %conv_out_V_load_610, i14 %select_ln29_609

]]></Node>
<StgValue><ssdm name="select_ln29_610"/></StgValue>
</operation>

<operation id="5346" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4458  %conv_out_V_load_611 = load i14* %conv_out_V_addr_611, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_611"/></StgValue>
</operation>

<operation id="5347" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4459  %icmp_ln1494_611 = icmp sgt i14 %conv_out_V_load_611, %select_ln29_610

]]></Node>
<StgValue><ssdm name="icmp_ln1494_611"/></StgValue>
</operation>

<operation id="5348" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4460  %select_ln29_611 = select i1 %icmp_ln1494_611, i14 %conv_out_V_load_611, i14 %select_ln29_610

]]></Node>
<StgValue><ssdm name="select_ln29_611"/></StgValue>
</operation>

<operation id="5349" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4461  store i14 %select_ln29_611, i14* %max_pool_out_V_addr_152, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5350" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4467  %conv_out_V_load_613 = load i14* %conv_out_V_addr_613, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_613"/></StgValue>
</operation>

<operation id="5351" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4470  %conv_out_V_load_614 = load i14* %conv_out_V_addr_614, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_614"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="5352" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1827  %sext_ln1494_197 = sext i10 %add_ln1494_72 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_197"/></StgValue>
</operation>

<operation id="5353" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1828  %zext_ln1494_472 = zext i12 %sext_ln1494_197 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_472"/></StgValue>
</operation>

<operation id="5354" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1829  %conv_out_V_addr_615 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_472

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_615"/></StgValue>
</operation>

<operation id="5355" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1834  %add_ln1494_390 = add i11 -526, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_390"/></StgValue>
</operation>

<operation id="5356" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1835  %sext_ln1494_199 = sext i11 %add_ln1494_390 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_199"/></StgValue>
</operation>

<operation id="5357" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1836  %zext_ln1494_474 = zext i12 %sext_ln1494_199 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_474"/></StgValue>
</operation>

<operation id="5358" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1837  %conv_out_V_addr_617 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_474

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_617"/></StgValue>
</operation>

<operation id="5359" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4466  %zext_ln29_154 = zext i13 %select_ln29_612 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_154"/></StgValue>
</operation>

<operation id="5360" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4467  %conv_out_V_load_613 = load i14* %conv_out_V_addr_613, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_613"/></StgValue>
</operation>

<operation id="5361" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4468  %icmp_ln1494_613 = icmp sgt i14 %conv_out_V_load_613, %zext_ln29_154

]]></Node>
<StgValue><ssdm name="icmp_ln1494_613"/></StgValue>
</operation>

<operation id="5362" st_id="317" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4469  %select_ln29_613 = select i1 %icmp_ln1494_613, i14 %conv_out_V_load_613, i14 %zext_ln29_154

]]></Node>
<StgValue><ssdm name="select_ln29_613"/></StgValue>
</operation>

<operation id="5363" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4470  %conv_out_V_load_614 = load i14* %conv_out_V_addr_614, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_614"/></StgValue>
</operation>

<operation id="5364" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4471  %icmp_ln1494_614 = icmp sgt i14 %conv_out_V_load_614, %select_ln29_613

]]></Node>
<StgValue><ssdm name="icmp_ln1494_614"/></StgValue>
</operation>

<operation id="5365" st_id="317" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4472  %select_ln29_614 = select i1 %icmp_ln1494_614, i14 %conv_out_V_load_614, i14 %select_ln29_613

]]></Node>
<StgValue><ssdm name="select_ln29_614"/></StgValue>
</operation>

<operation id="5366" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4473  %conv_out_V_load_615 = load i14* %conv_out_V_addr_615, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_615"/></StgValue>
</operation>

<operation id="5367" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4482  %conv_out_V_load_617 = load i14* %conv_out_V_addr_617, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_617"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="5368" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1838  %tmp_153 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 465, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="5369" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1839  %conv_out_V_addr_618 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_618"/></StgValue>
</operation>

<operation id="5370" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1840  %sext_ln1494_200 = sext i10 %add_ln1494_74 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_200"/></StgValue>
</operation>

<operation id="5371" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1841  %zext_ln1494_475 = zext i12 %sext_ln1494_200 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_475"/></StgValue>
</operation>

<operation id="5372" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1842  %conv_out_V_addr_619 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_475

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_619"/></StgValue>
</operation>

<operation id="5373" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2151  %max_pool_out_V_addr_153 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_124

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_153"/></StgValue>
</operation>

<operation id="5374" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4473  %conv_out_V_load_615 = load i14* %conv_out_V_addr_615, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_615"/></StgValue>
</operation>

<operation id="5375" st_id="318" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4474  %icmp_ln1494_615 = icmp sgt i14 %conv_out_V_load_615, %select_ln29_614

]]></Node>
<StgValue><ssdm name="icmp_ln1494_615"/></StgValue>
</operation>

<operation id="5376" st_id="318" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4475  %select_ln29_615 = select i1 %icmp_ln1494_615, i14 %conv_out_V_load_615, i14 %select_ln29_614

]]></Node>
<StgValue><ssdm name="select_ln29_615"/></StgValue>
</operation>

<operation id="5377" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4476  store i14 %select_ln29_615, i14* %max_pool_out_V_addr_153, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5378" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4481  %zext_ln29_155 = zext i13 %select_ln29_616 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_155"/></StgValue>
</operation>

<operation id="5379" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4482  %conv_out_V_load_617 = load i14* %conv_out_V_addr_617, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_617"/></StgValue>
</operation>

<operation id="5380" st_id="318" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4483  %icmp_ln1494_617 = icmp sgt i14 %conv_out_V_load_617, %zext_ln29_155

]]></Node>
<StgValue><ssdm name="icmp_ln1494_617"/></StgValue>
</operation>

<operation id="5381" st_id="318" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4484  %select_ln29_617 = select i1 %icmp_ln1494_617, i14 %conv_out_V_load_617, i14 %zext_ln29_155

]]></Node>
<StgValue><ssdm name="select_ln29_617"/></StgValue>
</operation>

<operation id="5382" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4485  %conv_out_V_load_618 = load i14* %conv_out_V_addr_618, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_618"/></StgValue>
</operation>

<operation id="5383" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4488  %conv_out_V_load_619 = load i14* %conv_out_V_addr_619, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_619"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="5384" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filter_Loop:1845  %add_ln1494_391 = add i11 -514, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="add_ln1494_391"/></StgValue>
</operation>

<operation id="5385" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="11">
<![CDATA[
Filter_Loop:1846  %sext_ln1494_201 = sext i11 %add_ln1494_391 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_201"/></StgValue>
</operation>

<operation id="5386" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1847  %zext_ln1494_476 = zext i12 %sext_ln1494_201 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_476"/></StgValue>
</operation>

<operation id="5387" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1848  %conv_out_V_addr_621 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_476

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_621"/></StgValue>
</operation>

<operation id="5388" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1849  %sext_ln1494_202 = sext i10 %add_ln1494_77 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_202"/></StgValue>
</operation>

<operation id="5389" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1850  %zext_ln1494_477 = zext i12 %sext_ln1494_202 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_477"/></StgValue>
</operation>

<operation id="5390" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1851  %conv_out_V_addr_622 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_477

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_622"/></StgValue>
</operation>

<operation id="5391" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2152  %max_pool_out_V_addr_154 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_126

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_154"/></StgValue>
</operation>

<operation id="5392" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4485  %conv_out_V_load_618 = load i14* %conv_out_V_addr_618, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_618"/></StgValue>
</operation>

<operation id="5393" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4486  %icmp_ln1494_618 = icmp sgt i14 %conv_out_V_load_618, %select_ln29_617

]]></Node>
<StgValue><ssdm name="icmp_ln1494_618"/></StgValue>
</operation>

<operation id="5394" st_id="319" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4487  %select_ln29_618 = select i1 %icmp_ln1494_618, i14 %conv_out_V_load_618, i14 %select_ln29_617

]]></Node>
<StgValue><ssdm name="select_ln29_618"/></StgValue>
</operation>

<operation id="5395" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4488  %conv_out_V_load_619 = load i14* %conv_out_V_addr_619, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_619"/></StgValue>
</operation>

<operation id="5396" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4489  %icmp_ln1494_619 = icmp sgt i14 %conv_out_V_load_619, %select_ln29_618

]]></Node>
<StgValue><ssdm name="icmp_ln1494_619"/></StgValue>
</operation>

<operation id="5397" st_id="319" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4490  %select_ln29_619 = select i1 %icmp_ln1494_619, i14 %conv_out_V_load_619, i14 %select_ln29_618

]]></Node>
<StgValue><ssdm name="select_ln29_619"/></StgValue>
</operation>

<operation id="5398" st_id="319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4491  store i14 %select_ln29_619, i14* %max_pool_out_V_addr_154, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5399" st_id="319" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4497  %conv_out_V_load_621 = load i14* %conv_out_V_addr_621, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_621"/></StgValue>
</operation>

<operation id="5400" st_id="319" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4500  %conv_out_V_load_622 = load i14* %conv_out_V_addr_622, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_622"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="5401" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1852  %sext_ln1494_203 = sext i10 %add_ln1494_78 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_203"/></StgValue>
</operation>

<operation id="5402" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1853  %zext_ln1494_478 = zext i12 %sext_ln1494_203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_478"/></StgValue>
</operation>

<operation id="5403" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1854  %conv_out_V_addr_623 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_478

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_623"/></StgValue>
</operation>

<operation id="5404" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1857  %sext_ln1494_204 = sext i10 %add_ln1494_80 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_204"/></StgValue>
</operation>

<operation id="5405" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1858  %zext_ln1494_479 = zext i12 %sext_ln1494_204 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_479"/></StgValue>
</operation>

<operation id="5406" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1859  %conv_out_V_addr_625 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_479

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_625"/></StgValue>
</operation>

<operation id="5407" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4496  %zext_ln29_156 = zext i13 %select_ln29_620 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_156"/></StgValue>
</operation>

<operation id="5408" st_id="320" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4497  %conv_out_V_load_621 = load i14* %conv_out_V_addr_621, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_621"/></StgValue>
</operation>

<operation id="5409" st_id="320" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4498  %icmp_ln1494_621 = icmp sgt i14 %conv_out_V_load_621, %zext_ln29_156

]]></Node>
<StgValue><ssdm name="icmp_ln1494_621"/></StgValue>
</operation>

<operation id="5410" st_id="320" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4499  %select_ln29_621 = select i1 %icmp_ln1494_621, i14 %conv_out_V_load_621, i14 %zext_ln29_156

]]></Node>
<StgValue><ssdm name="select_ln29_621"/></StgValue>
</operation>

<operation id="5411" st_id="320" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4500  %conv_out_V_load_622 = load i14* %conv_out_V_addr_622, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_622"/></StgValue>
</operation>

<operation id="5412" st_id="320" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4501  %icmp_ln1494_622 = icmp sgt i14 %conv_out_V_load_622, %select_ln29_621

]]></Node>
<StgValue><ssdm name="icmp_ln1494_622"/></StgValue>
</operation>

<operation id="5413" st_id="320" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4502  %select_ln29_622 = select i1 %icmp_ln1494_622, i14 %conv_out_V_load_622, i14 %select_ln29_621

]]></Node>
<StgValue><ssdm name="select_ln29_622"/></StgValue>
</operation>

<operation id="5414" st_id="320" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4503  %conv_out_V_load_623 = load i14* %conv_out_V_addr_623, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_623"/></StgValue>
</operation>

<operation id="5415" st_id="320" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4512  %conv_out_V_load_625 = load i14* %conv_out_V_addr_625, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_625"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="5416" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1860  %sext_ln1494_205 = sext i9 %add_ln1494_81 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_205"/></StgValue>
</operation>

<operation id="5417" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1861  %zext_ln1494_480 = zext i12 %sext_ln1494_205 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_480"/></StgValue>
</operation>

<operation id="5418" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1862  %conv_out_V_addr_626 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_480

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_626"/></StgValue>
</operation>

<operation id="5419" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1863  %sext_ln1494_206 = sext i9 %add_ln1494_82 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_206"/></StgValue>
</operation>

<operation id="5420" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1864  %zext_ln1494_481 = zext i12 %sext_ln1494_206 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_481"/></StgValue>
</operation>

<operation id="5421" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1865  %conv_out_V_addr_627 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_481

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_627"/></StgValue>
</operation>

<operation id="5422" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2153  %max_pool_out_V_addr_155 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_127

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_155"/></StgValue>
</operation>

<operation id="5423" st_id="321" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4503  %conv_out_V_load_623 = load i14* %conv_out_V_addr_623, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_623"/></StgValue>
</operation>

<operation id="5424" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4504  %icmp_ln1494_623 = icmp sgt i14 %conv_out_V_load_623, %select_ln29_622

]]></Node>
<StgValue><ssdm name="icmp_ln1494_623"/></StgValue>
</operation>

<operation id="5425" st_id="321" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4505  %select_ln29_623 = select i1 %icmp_ln1494_623, i14 %conv_out_V_load_623, i14 %select_ln29_622

]]></Node>
<StgValue><ssdm name="select_ln29_623"/></StgValue>
</operation>

<operation id="5426" st_id="321" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4506  store i14 %select_ln29_623, i14* %max_pool_out_V_addr_155, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5427" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4511  %zext_ln29_157 = zext i13 %select_ln29_624 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_157"/></StgValue>
</operation>

<operation id="5428" st_id="321" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4512  %conv_out_V_load_625 = load i14* %conv_out_V_addr_625, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_625"/></StgValue>
</operation>

<operation id="5429" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4513  %icmp_ln1494_625 = icmp sgt i14 %conv_out_V_load_625, %zext_ln29_157

]]></Node>
<StgValue><ssdm name="icmp_ln1494_625"/></StgValue>
</operation>

<operation id="5430" st_id="321" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4514  %select_ln29_625 = select i1 %icmp_ln1494_625, i14 %conv_out_V_load_625, i14 %zext_ln29_157

]]></Node>
<StgValue><ssdm name="select_ln29_625"/></StgValue>
</operation>

<operation id="5431" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4515  %conv_out_V_load_626 = load i14* %conv_out_V_addr_626, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_626"/></StgValue>
</operation>

<operation id="5432" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4518  %conv_out_V_load_627 = load i14* %conv_out_V_addr_627, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_627"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="5433" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1869  %sext_ln1494_208 = sext i10 %add_ln1494_84 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_208"/></StgValue>
</operation>

<operation id="5434" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1870  %zext_ln1494_483 = zext i12 %sext_ln1494_208 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_483"/></StgValue>
</operation>

<operation id="5435" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1871  %conv_out_V_addr_629 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_483

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_629"/></StgValue>
</operation>

<operation id="5436" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1872  %tmp_156 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 489, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="5437" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1873  %conv_out_V_addr_630 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_630"/></StgValue>
</operation>

<operation id="5438" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2154  %max_pool_out_V_addr_156 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_156"/></StgValue>
</operation>

<operation id="5439" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4515  %conv_out_V_load_626 = load i14* %conv_out_V_addr_626, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_626"/></StgValue>
</operation>

<operation id="5440" st_id="322" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4516  %icmp_ln1494_626 = icmp sgt i14 %conv_out_V_load_626, %select_ln29_625

]]></Node>
<StgValue><ssdm name="icmp_ln1494_626"/></StgValue>
</operation>

<operation id="5441" st_id="322" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4517  %select_ln29_626 = select i1 %icmp_ln1494_626, i14 %conv_out_V_load_626, i14 %select_ln29_625

]]></Node>
<StgValue><ssdm name="select_ln29_626"/></StgValue>
</operation>

<operation id="5442" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4518  %conv_out_V_load_627 = load i14* %conv_out_V_addr_627, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_627"/></StgValue>
</operation>

<operation id="5443" st_id="322" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4519  %icmp_ln1494_627 = icmp sgt i14 %conv_out_V_load_627, %select_ln29_626

]]></Node>
<StgValue><ssdm name="icmp_ln1494_627"/></StgValue>
</operation>

<operation id="5444" st_id="322" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4520  %select_ln29_627 = select i1 %icmp_ln1494_627, i14 %conv_out_V_load_627, i14 %select_ln29_626

]]></Node>
<StgValue><ssdm name="select_ln29_627"/></StgValue>
</operation>

<operation id="5445" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4521  store i14 %select_ln29_627, i14* %max_pool_out_V_addr_156, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5446" st_id="322" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4527  %conv_out_V_load_629 = load i14* %conv_out_V_addr_629, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_629"/></StgValue>
</operation>

<operation id="5447" st_id="322" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4530  %conv_out_V_load_630 = load i14* %conv_out_V_addr_630, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_630"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="5448" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1874  %sext_ln1494_209 = sext i9 %add_ln1494_85 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_209"/></StgValue>
</operation>

<operation id="5449" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1875  %zext_ln1494_484 = zext i12 %sext_ln1494_209 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_484"/></StgValue>
</operation>

<operation id="5450" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1876  %conv_out_V_addr_631 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_484

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_631"/></StgValue>
</operation>

<operation id="5451" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1879  %sext_ln1494_210 = sext i10 %add_ln1494_86 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_210"/></StgValue>
</operation>

<operation id="5452" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1880  %zext_ln1494_485 = zext i12 %sext_ln1494_210 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_485"/></StgValue>
</operation>

<operation id="5453" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1881  %conv_out_V_addr_633 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_485

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_633"/></StgValue>
</operation>

<operation id="5454" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4526  %zext_ln29_158 = zext i13 %select_ln29_628 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_158"/></StgValue>
</operation>

<operation id="5455" st_id="323" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4527  %conv_out_V_load_629 = load i14* %conv_out_V_addr_629, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_629"/></StgValue>
</operation>

<operation id="5456" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4528  %icmp_ln1494_629 = icmp sgt i14 %conv_out_V_load_629, %zext_ln29_158

]]></Node>
<StgValue><ssdm name="icmp_ln1494_629"/></StgValue>
</operation>

<operation id="5457" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4529  %select_ln29_629 = select i1 %icmp_ln1494_629, i14 %conv_out_V_load_629, i14 %zext_ln29_158

]]></Node>
<StgValue><ssdm name="select_ln29_629"/></StgValue>
</operation>

<operation id="5458" st_id="323" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4530  %conv_out_V_load_630 = load i14* %conv_out_V_addr_630, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_630"/></StgValue>
</operation>

<operation id="5459" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4531  %icmp_ln1494_630 = icmp sgt i14 %conv_out_V_load_630, %select_ln29_629

]]></Node>
<StgValue><ssdm name="icmp_ln1494_630"/></StgValue>
</operation>

<operation id="5460" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4532  %select_ln29_630 = select i1 %icmp_ln1494_630, i14 %conv_out_V_load_630, i14 %select_ln29_629

]]></Node>
<StgValue><ssdm name="select_ln29_630"/></StgValue>
</operation>

<operation id="5461" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4533  %conv_out_V_load_631 = load i14* %conv_out_V_addr_631, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_631"/></StgValue>
</operation>

<operation id="5462" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4542  %conv_out_V_load_633 = load i14* %conv_out_V_addr_633, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_633"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="5463" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1882  %sext_ln1494_211 = sext i9 %add_ln1494_87 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_211"/></StgValue>
</operation>

<operation id="5464" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1883  %zext_ln1494_486 = zext i12 %sext_ln1494_211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_486"/></StgValue>
</operation>

<operation id="5465" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1884  %conv_out_V_addr_634 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_486

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_634"/></StgValue>
</operation>

<operation id="5466" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1885  %sext_ln1494_212 = sext i9 %add_ln1494_88 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_212"/></StgValue>
</operation>

<operation id="5467" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1886  %zext_ln1494_487 = zext i12 %sext_ln1494_212 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_487"/></StgValue>
</operation>

<operation id="5468" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1887  %conv_out_V_addr_635 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_487

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_635"/></StgValue>
</operation>

<operation id="5469" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2155  %max_pool_out_V_addr_157 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_128

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_157"/></StgValue>
</operation>

<operation id="5470" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4533  %conv_out_V_load_631 = load i14* %conv_out_V_addr_631, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_631"/></StgValue>
</operation>

<operation id="5471" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4534  %icmp_ln1494_631 = icmp sgt i14 %conv_out_V_load_631, %select_ln29_630

]]></Node>
<StgValue><ssdm name="icmp_ln1494_631"/></StgValue>
</operation>

<operation id="5472" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4535  %select_ln29_631 = select i1 %icmp_ln1494_631, i14 %conv_out_V_load_631, i14 %select_ln29_630

]]></Node>
<StgValue><ssdm name="select_ln29_631"/></StgValue>
</operation>

<operation id="5473" st_id="324" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4536  store i14 %select_ln29_631, i14* %max_pool_out_V_addr_157, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5474" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4541  %zext_ln29_159 = zext i13 %select_ln29_632 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_159"/></StgValue>
</operation>

<operation id="5475" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4542  %conv_out_V_load_633 = load i14* %conv_out_V_addr_633, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_633"/></StgValue>
</operation>

<operation id="5476" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4543  %icmp_ln1494_633 = icmp sgt i14 %conv_out_V_load_633, %zext_ln29_159

]]></Node>
<StgValue><ssdm name="icmp_ln1494_633"/></StgValue>
</operation>

<operation id="5477" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4544  %select_ln29_633 = select i1 %icmp_ln1494_633, i14 %conv_out_V_load_633, i14 %zext_ln29_159

]]></Node>
<StgValue><ssdm name="select_ln29_633"/></StgValue>
</operation>

<operation id="5478" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4545  %conv_out_V_load_634 = load i14* %conv_out_V_addr_634, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_634"/></StgValue>
</operation>

<operation id="5479" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4548  %conv_out_V_load_635 = load i14* %conv_out_V_addr_635, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_635"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="5480" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1891  %sext_ln1494_214 = sext i10 %add_ln1494_90 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_214"/></StgValue>
</operation>

<operation id="5481" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1892  %zext_ln1494_489 = zext i12 %sext_ln1494_214 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_489"/></StgValue>
</operation>

<operation id="5482" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1893  %conv_out_V_addr_637 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_489

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_637"/></StgValue>
</operation>

<operation id="5483" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1894  %tmp_158 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 492, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="5484" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1895  %conv_out_V_addr_638 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_638"/></StgValue>
</operation>

<operation id="5485" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2156  %max_pool_out_V_addr_158 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_131

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_158"/></StgValue>
</operation>

<operation id="5486" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4545  %conv_out_V_load_634 = load i14* %conv_out_V_addr_634, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_634"/></StgValue>
</operation>

<operation id="5487" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4546  %icmp_ln1494_634 = icmp sgt i14 %conv_out_V_load_634, %select_ln29_633

]]></Node>
<StgValue><ssdm name="icmp_ln1494_634"/></StgValue>
</operation>

<operation id="5488" st_id="325" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4547  %select_ln29_634 = select i1 %icmp_ln1494_634, i14 %conv_out_V_load_634, i14 %select_ln29_633

]]></Node>
<StgValue><ssdm name="select_ln29_634"/></StgValue>
</operation>

<operation id="5489" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4548  %conv_out_V_load_635 = load i14* %conv_out_V_addr_635, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_635"/></StgValue>
</operation>

<operation id="5490" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4549  %icmp_ln1494_635 = icmp sgt i14 %conv_out_V_load_635, %select_ln29_634

]]></Node>
<StgValue><ssdm name="icmp_ln1494_635"/></StgValue>
</operation>

<operation id="5491" st_id="325" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4550  %select_ln29_635 = select i1 %icmp_ln1494_635, i14 %conv_out_V_load_635, i14 %select_ln29_634

]]></Node>
<StgValue><ssdm name="select_ln29_635"/></StgValue>
</operation>

<operation id="5492" st_id="325" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4551  store i14 %select_ln29_635, i14* %max_pool_out_V_addr_158, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5493" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4557  %conv_out_V_load_637 = load i14* %conv_out_V_addr_637, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_637"/></StgValue>
</operation>

<operation id="5494" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4560  %conv_out_V_load_638 = load i14* %conv_out_V_addr_638, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_638"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="5495" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1896  %sext_ln1494_215 = sext i9 %add_ln1494_91 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_215"/></StgValue>
</operation>

<operation id="5496" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1897  %zext_ln1494_490 = zext i12 %sext_ln1494_215 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_490"/></StgValue>
</operation>

<operation id="5497" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1898  %conv_out_V_addr_639 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_490

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_639"/></StgValue>
</operation>

<operation id="5498" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1901  %sext_ln1494_216 = sext i10 %add_ln1494_92 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_216"/></StgValue>
</operation>

<operation id="5499" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1902  %zext_ln1494_491 = zext i12 %sext_ln1494_216 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_491"/></StgValue>
</operation>

<operation id="5500" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1903  %conv_out_V_addr_641 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_491

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_641"/></StgValue>
</operation>

<operation id="5501" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4556  %zext_ln29_160 = zext i13 %select_ln29_636 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_160"/></StgValue>
</operation>

<operation id="5502" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4557  %conv_out_V_load_637 = load i14* %conv_out_V_addr_637, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_637"/></StgValue>
</operation>

<operation id="5503" st_id="326" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4558  %icmp_ln1494_637 = icmp sgt i14 %conv_out_V_load_637, %zext_ln29_160

]]></Node>
<StgValue><ssdm name="icmp_ln1494_637"/></StgValue>
</operation>

<operation id="5504" st_id="326" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4559  %select_ln29_637 = select i1 %icmp_ln1494_637, i14 %conv_out_V_load_637, i14 %zext_ln29_160

]]></Node>
<StgValue><ssdm name="select_ln29_637"/></StgValue>
</operation>

<operation id="5505" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4560  %conv_out_V_load_638 = load i14* %conv_out_V_addr_638, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_638"/></StgValue>
</operation>

<operation id="5506" st_id="326" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4561  %icmp_ln1494_638 = icmp sgt i14 %conv_out_V_load_638, %select_ln29_637

]]></Node>
<StgValue><ssdm name="icmp_ln1494_638"/></StgValue>
</operation>

<operation id="5507" st_id="326" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4562  %select_ln29_638 = select i1 %icmp_ln1494_638, i14 %conv_out_V_load_638, i14 %select_ln29_637

]]></Node>
<StgValue><ssdm name="select_ln29_638"/></StgValue>
</operation>

<operation id="5508" st_id="326" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4563  %conv_out_V_load_639 = load i14* %conv_out_V_addr_639, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_639"/></StgValue>
</operation>

<operation id="5509" st_id="326" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4572  %conv_out_V_load_641 = load i14* %conv_out_V_addr_641, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_641"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="5510" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1904  %sext_ln1494_217 = sext i9 %add_ln1494_93 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_217"/></StgValue>
</operation>

<operation id="5511" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1905  %zext_ln1494_492 = zext i12 %sext_ln1494_217 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_492"/></StgValue>
</operation>

<operation id="5512" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1906  %conv_out_V_addr_642 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_492

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_642"/></StgValue>
</operation>

<operation id="5513" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1907  %sext_ln1494_218 = sext i9 %add_ln1494_94 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_218"/></StgValue>
</operation>

<operation id="5514" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1908  %zext_ln1494_493 = zext i12 %sext_ln1494_218 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_493"/></StgValue>
</operation>

<operation id="5515" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1909  %conv_out_V_addr_643 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_493

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_643"/></StgValue>
</operation>

<operation id="5516" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2157  %max_pool_out_V_addr_159 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_132

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_159"/></StgValue>
</operation>

<operation id="5517" st_id="327" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4563  %conv_out_V_load_639 = load i14* %conv_out_V_addr_639, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_639"/></StgValue>
</operation>

<operation id="5518" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4564  %icmp_ln1494_639 = icmp sgt i14 %conv_out_V_load_639, %select_ln29_638

]]></Node>
<StgValue><ssdm name="icmp_ln1494_639"/></StgValue>
</operation>

<operation id="5519" st_id="327" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4565  %select_ln29_639 = select i1 %icmp_ln1494_639, i14 %conv_out_V_load_639, i14 %select_ln29_638

]]></Node>
<StgValue><ssdm name="select_ln29_639"/></StgValue>
</operation>

<operation id="5520" st_id="327" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4566  store i14 %select_ln29_639, i14* %max_pool_out_V_addr_159, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5521" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4571  %zext_ln29_161 = zext i13 %select_ln29_640 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_161"/></StgValue>
</operation>

<operation id="5522" st_id="327" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4572  %conv_out_V_load_641 = load i14* %conv_out_V_addr_641, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_641"/></StgValue>
</operation>

<operation id="5523" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4573  %icmp_ln1494_641 = icmp sgt i14 %conv_out_V_load_641, %zext_ln29_161

]]></Node>
<StgValue><ssdm name="icmp_ln1494_641"/></StgValue>
</operation>

<operation id="5524" st_id="327" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4574  %select_ln29_641 = select i1 %icmp_ln1494_641, i14 %conv_out_V_load_641, i14 %zext_ln29_161

]]></Node>
<StgValue><ssdm name="select_ln29_641"/></StgValue>
</operation>

<operation id="5525" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4575  %conv_out_V_load_642 = load i14* %conv_out_V_addr_642, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_642"/></StgValue>
</operation>

<operation id="5526" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4578  %conv_out_V_load_643 = load i14* %conv_out_V_addr_643, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_643"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="5527" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1913  %sext_ln1494_220 = sext i10 %add_ln1494_96 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_220"/></StgValue>
</operation>

<operation id="5528" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1914  %zext_ln1494_495 = zext i12 %sext_ln1494_220 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_495"/></StgValue>
</operation>

<operation id="5529" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1915  %conv_out_V_addr_645 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_495

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_645"/></StgValue>
</operation>

<operation id="5530" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1916  %tmp_160 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 495, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="5531" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1917  %conv_out_V_addr_646 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_646"/></StgValue>
</operation>

<operation id="5532" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2158  %max_pool_out_V_addr_160 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_160"/></StgValue>
</operation>

<operation id="5533" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4575  %conv_out_V_load_642 = load i14* %conv_out_V_addr_642, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_642"/></StgValue>
</operation>

<operation id="5534" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4576  %icmp_ln1494_642 = icmp sgt i14 %conv_out_V_load_642, %select_ln29_641

]]></Node>
<StgValue><ssdm name="icmp_ln1494_642"/></StgValue>
</operation>

<operation id="5535" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4577  %select_ln29_642 = select i1 %icmp_ln1494_642, i14 %conv_out_V_load_642, i14 %select_ln29_641

]]></Node>
<StgValue><ssdm name="select_ln29_642"/></StgValue>
</operation>

<operation id="5536" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4578  %conv_out_V_load_643 = load i14* %conv_out_V_addr_643, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_643"/></StgValue>
</operation>

<operation id="5537" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4579  %icmp_ln1494_643 = icmp sgt i14 %conv_out_V_load_643, %select_ln29_642

]]></Node>
<StgValue><ssdm name="icmp_ln1494_643"/></StgValue>
</operation>

<operation id="5538" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4580  %select_ln29_643 = select i1 %icmp_ln1494_643, i14 %conv_out_V_load_643, i14 %select_ln29_642

]]></Node>
<StgValue><ssdm name="select_ln29_643"/></StgValue>
</operation>

<operation id="5539" st_id="328" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4581  store i14 %select_ln29_643, i14* %max_pool_out_V_addr_160, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5540" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4587  %conv_out_V_load_645 = load i14* %conv_out_V_addr_645, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_645"/></StgValue>
</operation>

<operation id="5541" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4590  %conv_out_V_load_646 = load i14* %conv_out_V_addr_646, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_646"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="5542" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1918  %sext_ln1494_221 = sext i9 %add_ln1494_97 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_221"/></StgValue>
</operation>

<operation id="5543" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1919  %zext_ln1494_496 = zext i12 %sext_ln1494_221 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_496"/></StgValue>
</operation>

<operation id="5544" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1920  %conv_out_V_addr_647 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_496

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_647"/></StgValue>
</operation>

<operation id="5545" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1923  %sext_ln1494_222 = sext i10 %add_ln1494_98 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_222"/></StgValue>
</operation>

<operation id="5546" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1924  %zext_ln1494_497 = zext i12 %sext_ln1494_222 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_497"/></StgValue>
</operation>

<operation id="5547" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1925  %conv_out_V_addr_649 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_497

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_649"/></StgValue>
</operation>

<operation id="5548" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4586  %zext_ln29_162 = zext i13 %select_ln29_644 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_162"/></StgValue>
</operation>

<operation id="5549" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4587  %conv_out_V_load_645 = load i14* %conv_out_V_addr_645, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_645"/></StgValue>
</operation>

<operation id="5550" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4588  %icmp_ln1494_645 = icmp sgt i14 %conv_out_V_load_645, %zext_ln29_162

]]></Node>
<StgValue><ssdm name="icmp_ln1494_645"/></StgValue>
</operation>

<operation id="5551" st_id="329" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4589  %select_ln29_645 = select i1 %icmp_ln1494_645, i14 %conv_out_V_load_645, i14 %zext_ln29_162

]]></Node>
<StgValue><ssdm name="select_ln29_645"/></StgValue>
</operation>

<operation id="5552" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4590  %conv_out_V_load_646 = load i14* %conv_out_V_addr_646, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_646"/></StgValue>
</operation>

<operation id="5553" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4591  %icmp_ln1494_646 = icmp sgt i14 %conv_out_V_load_646, %select_ln29_645

]]></Node>
<StgValue><ssdm name="icmp_ln1494_646"/></StgValue>
</operation>

<operation id="5554" st_id="329" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4592  %select_ln29_646 = select i1 %icmp_ln1494_646, i14 %conv_out_V_load_646, i14 %select_ln29_645

]]></Node>
<StgValue><ssdm name="select_ln29_646"/></StgValue>
</operation>

<operation id="5555" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4593  %conv_out_V_load_647 = load i14* %conv_out_V_addr_647, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_647"/></StgValue>
</operation>

<operation id="5556" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4602  %conv_out_V_load_649 = load i14* %conv_out_V_addr_649, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_649"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="5557" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="12" op_0_bw="8">
<![CDATA[
Filter_Loop:1926  %sext_ln1494_223 = sext i8 %add_ln1494_30 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_223"/></StgValue>
</operation>

<operation id="5558" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1927  %zext_ln1494_498 = zext i12 %sext_ln1494_223 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_498"/></StgValue>
</operation>

<operation id="5559" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1928  %conv_out_V_addr_650 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_498

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_650"/></StgValue>
</operation>

<operation id="5560" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="12" op_0_bw="8">
<![CDATA[
Filter_Loop:1929  %sext_ln1494_224 = sext i8 %add_ln1494_31 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_224"/></StgValue>
</operation>

<operation id="5561" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1930  %zext_ln1494_499 = zext i12 %sext_ln1494_224 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_499"/></StgValue>
</operation>

<operation id="5562" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1931  %conv_out_V_addr_651 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_499

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_651"/></StgValue>
</operation>

<operation id="5563" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2159  %max_pool_out_V_addr_161 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_134

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_161"/></StgValue>
</operation>

<operation id="5564" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4593  %conv_out_V_load_647 = load i14* %conv_out_V_addr_647, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_647"/></StgValue>
</operation>

<operation id="5565" st_id="330" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4594  %icmp_ln1494_647 = icmp sgt i14 %conv_out_V_load_647, %select_ln29_646

]]></Node>
<StgValue><ssdm name="icmp_ln1494_647"/></StgValue>
</operation>

<operation id="5566" st_id="330" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4595  %select_ln29_647 = select i1 %icmp_ln1494_647, i14 %conv_out_V_load_647, i14 %select_ln29_646

]]></Node>
<StgValue><ssdm name="select_ln29_647"/></StgValue>
</operation>

<operation id="5567" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4596  store i14 %select_ln29_647, i14* %max_pool_out_V_addr_161, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5568" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4601  %zext_ln29_163 = zext i13 %select_ln29_648 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_163"/></StgValue>
</operation>

<operation id="5569" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4602  %conv_out_V_load_649 = load i14* %conv_out_V_addr_649, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_649"/></StgValue>
</operation>

<operation id="5570" st_id="330" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4603  %icmp_ln1494_649 = icmp sgt i14 %conv_out_V_load_649, %zext_ln29_163

]]></Node>
<StgValue><ssdm name="icmp_ln1494_649"/></StgValue>
</operation>

<operation id="5571" st_id="330" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4604  %select_ln29_649 = select i1 %icmp_ln1494_649, i14 %conv_out_V_load_649, i14 %zext_ln29_163

]]></Node>
<StgValue><ssdm name="select_ln29_649"/></StgValue>
</operation>

<operation id="5572" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4605  %conv_out_V_load_650 = load i14* %conv_out_V_addr_650, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_650"/></StgValue>
</operation>

<operation id="5573" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4608  %conv_out_V_load_651 = load i14* %conv_out_V_addr_651, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_651"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="5574" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="12" op_0_bw="10">
<![CDATA[
Filter_Loop:1935  %sext_ln1494_226 = sext i10 %add_ln1494_100 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_226"/></StgValue>
</operation>

<operation id="5575" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1936  %zext_ln1494_501 = zext i12 %sext_ln1494_226 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_501"/></StgValue>
</operation>

<operation id="5576" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1937  %conv_out_V_addr_653 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_501

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_653"/></StgValue>
</operation>

<operation id="5577" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1938  %tmp_162 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 498, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="5578" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1939  %conv_out_V_addr_654 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_654"/></StgValue>
</operation>

<operation id="5579" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2160  %max_pool_out_V_addr_162 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_137

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_162"/></StgValue>
</operation>

<operation id="5580" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4605  %conv_out_V_load_650 = load i14* %conv_out_V_addr_650, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_650"/></StgValue>
</operation>

<operation id="5581" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4606  %icmp_ln1494_650 = icmp sgt i14 %conv_out_V_load_650, %select_ln29_649

]]></Node>
<StgValue><ssdm name="icmp_ln1494_650"/></StgValue>
</operation>

<operation id="5582" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4607  %select_ln29_650 = select i1 %icmp_ln1494_650, i14 %conv_out_V_load_650, i14 %select_ln29_649

]]></Node>
<StgValue><ssdm name="select_ln29_650"/></StgValue>
</operation>

<operation id="5583" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4608  %conv_out_V_load_651 = load i14* %conv_out_V_addr_651, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_651"/></StgValue>
</operation>

<operation id="5584" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4609  %icmp_ln1494_651 = icmp sgt i14 %conv_out_V_load_651, %select_ln29_650

]]></Node>
<StgValue><ssdm name="icmp_ln1494_651"/></StgValue>
</operation>

<operation id="5585" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4610  %select_ln29_651 = select i1 %icmp_ln1494_651, i14 %conv_out_V_load_651, i14 %select_ln29_650

]]></Node>
<StgValue><ssdm name="select_ln29_651"/></StgValue>
</operation>

<operation id="5586" st_id="331" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4611  store i14 %select_ln29_651, i14* %max_pool_out_V_addr_162, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5587" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4617  %conv_out_V_load_653 = load i14* %conv_out_V_addr_653, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_653"/></StgValue>
</operation>

<operation id="5588" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4620  %conv_out_V_load_654 = load i14* %conv_out_V_addr_654, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_654"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="5589" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="12" op_0_bw="8">
<![CDATA[
Filter_Loop:1940  %sext_ln1494_227 = sext i8 %add_ln1494_33 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_227"/></StgValue>
</operation>

<operation id="5590" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1941  %zext_ln1494_502 = zext i12 %sext_ln1494_227 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_502"/></StgValue>
</operation>

<operation id="5591" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1942  %conv_out_V_addr_655 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_502

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_655"/></StgValue>
</operation>

<operation id="5592" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1945  %sext_ln1494_228 = sext i9 %add_ln1494_101 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_228"/></StgValue>
</operation>

<operation id="5593" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1946  %zext_ln1494_503 = zext i12 %sext_ln1494_228 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_503"/></StgValue>
</operation>

<operation id="5594" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1947  %conv_out_V_addr_657 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_503

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_657"/></StgValue>
</operation>

<operation id="5595" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4616  %zext_ln29_164 = zext i13 %select_ln29_652 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_164"/></StgValue>
</operation>

<operation id="5596" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4617  %conv_out_V_load_653 = load i14* %conv_out_V_addr_653, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_653"/></StgValue>
</operation>

<operation id="5597" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4618  %icmp_ln1494_653 = icmp sgt i14 %conv_out_V_load_653, %zext_ln29_164

]]></Node>
<StgValue><ssdm name="icmp_ln1494_653"/></StgValue>
</operation>

<operation id="5598" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4619  %select_ln29_653 = select i1 %icmp_ln1494_653, i14 %conv_out_V_load_653, i14 %zext_ln29_164

]]></Node>
<StgValue><ssdm name="select_ln29_653"/></StgValue>
</operation>

<operation id="5599" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4620  %conv_out_V_load_654 = load i14* %conv_out_V_addr_654, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_654"/></StgValue>
</operation>

<operation id="5600" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4621  %icmp_ln1494_654 = icmp sgt i14 %conv_out_V_load_654, %select_ln29_653

]]></Node>
<StgValue><ssdm name="icmp_ln1494_654"/></StgValue>
</operation>

<operation id="5601" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4622  %select_ln29_654 = select i1 %icmp_ln1494_654, i14 %conv_out_V_load_654, i14 %select_ln29_653

]]></Node>
<StgValue><ssdm name="select_ln29_654"/></StgValue>
</operation>

<operation id="5602" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4623  %conv_out_V_load_655 = load i14* %conv_out_V_addr_655, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_655"/></StgValue>
</operation>

<operation id="5603" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4632  %conv_out_V_load_657 = load i14* %conv_out_V_addr_657, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_657"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="5604" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="8">
<![CDATA[
Filter_Loop:1948  %sext_ln1494_229 = sext i8 %add_ln1494_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_229"/></StgValue>
</operation>

<operation id="5605" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1949  %zext_ln1494_504 = zext i12 %sext_ln1494_229 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_504"/></StgValue>
</operation>

<operation id="5606" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1950  %conv_out_V_addr_658 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_504

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_658"/></StgValue>
</operation>

<operation id="5607" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="12" op_0_bw="8">
<![CDATA[
Filter_Loop:1951  %sext_ln1494_230 = sext i8 %add_ln1494_3 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_230"/></StgValue>
</operation>

<operation id="5608" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1952  %zext_ln1494_505 = zext i12 %sext_ln1494_230 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_505"/></StgValue>
</operation>

<operation id="5609" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1953  %conv_out_V_addr_659 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_505

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_659"/></StgValue>
</operation>

<operation id="5610" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2161  %max_pool_out_V_addr_163 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_138

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_163"/></StgValue>
</operation>

<operation id="5611" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4623  %conv_out_V_load_655 = load i14* %conv_out_V_addr_655, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_655"/></StgValue>
</operation>

<operation id="5612" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4624  %icmp_ln1494_655 = icmp sgt i14 %conv_out_V_load_655, %select_ln29_654

]]></Node>
<StgValue><ssdm name="icmp_ln1494_655"/></StgValue>
</operation>

<operation id="5613" st_id="333" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4625  %select_ln29_655 = select i1 %icmp_ln1494_655, i14 %conv_out_V_load_655, i14 %select_ln29_654

]]></Node>
<StgValue><ssdm name="select_ln29_655"/></StgValue>
</operation>

<operation id="5614" st_id="333" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4626  store i14 %select_ln29_655, i14* %max_pool_out_V_addr_163, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5615" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4631  %zext_ln29_165 = zext i13 %select_ln29_656 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_165"/></StgValue>
</operation>

<operation id="5616" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4632  %conv_out_V_load_657 = load i14* %conv_out_V_addr_657, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_657"/></StgValue>
</operation>

<operation id="5617" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4633  %icmp_ln1494_657 = icmp sgt i14 %conv_out_V_load_657, %zext_ln29_165

]]></Node>
<StgValue><ssdm name="icmp_ln1494_657"/></StgValue>
</operation>

<operation id="5618" st_id="333" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4634  %select_ln29_657 = select i1 %icmp_ln1494_657, i14 %conv_out_V_load_657, i14 %zext_ln29_165

]]></Node>
<StgValue><ssdm name="select_ln29_657"/></StgValue>
</operation>

<operation id="5619" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4635  %conv_out_V_load_658 = load i14* %conv_out_V_addr_658, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_658"/></StgValue>
</operation>

<operation id="5620" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4638  %conv_out_V_load_659 = load i14* %conv_out_V_addr_659, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_659"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="5621" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1957  %sext_ln1494_232 = sext i9 %add_ln1494_70 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_232"/></StgValue>
</operation>

<operation id="5622" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1958  %zext_ln1494_507 = zext i12 %sext_ln1494_232 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_507"/></StgValue>
</operation>

<operation id="5623" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1959  %conv_out_V_addr_661 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_507

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_661"/></StgValue>
</operation>

<operation id="5624" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1960  %tmp_164 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 501, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="5625" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1961  %conv_out_V_addr_662 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_164

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_662"/></StgValue>
</operation>

<operation id="5626" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2162  %max_pool_out_V_addr_164 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_164"/></StgValue>
</operation>

<operation id="5627" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4635  %conv_out_V_load_658 = load i14* %conv_out_V_addr_658, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_658"/></StgValue>
</operation>

<operation id="5628" st_id="334" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4636  %icmp_ln1494_658 = icmp sgt i14 %conv_out_V_load_658, %select_ln29_657

]]></Node>
<StgValue><ssdm name="icmp_ln1494_658"/></StgValue>
</operation>

<operation id="5629" st_id="334" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4637  %select_ln29_658 = select i1 %icmp_ln1494_658, i14 %conv_out_V_load_658, i14 %select_ln29_657

]]></Node>
<StgValue><ssdm name="select_ln29_658"/></StgValue>
</operation>

<operation id="5630" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4638  %conv_out_V_load_659 = load i14* %conv_out_V_addr_659, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_659"/></StgValue>
</operation>

<operation id="5631" st_id="334" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4639  %icmp_ln1494_659 = icmp sgt i14 %conv_out_V_load_659, %select_ln29_658

]]></Node>
<StgValue><ssdm name="icmp_ln1494_659"/></StgValue>
</operation>

<operation id="5632" st_id="334" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4640  %select_ln29_659 = select i1 %icmp_ln1494_659, i14 %conv_out_V_load_659, i14 %select_ln29_658

]]></Node>
<StgValue><ssdm name="select_ln29_659"/></StgValue>
</operation>

<operation id="5633" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4641  store i14 %select_ln29_659, i14* %max_pool_out_V_addr_164, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5634" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4647  %conv_out_V_load_661 = load i14* %conv_out_V_addr_661, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_661"/></StgValue>
</operation>

<operation id="5635" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4650  %conv_out_V_load_662 = load i14* %conv_out_V_addr_662, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_662"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="5636" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="12" op_0_bw="8">
<![CDATA[
Filter_Loop:1962  %sext_ln1494_233 = sext i8 %add_ln1494_6 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_233"/></StgValue>
</operation>

<operation id="5637" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1963  %zext_ln1494_508 = zext i12 %sext_ln1494_233 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_508"/></StgValue>
</operation>

<operation id="5638" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1964  %conv_out_V_addr_663 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_508

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_663"/></StgValue>
</operation>

<operation id="5639" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1967  %sext_ln1494_234 = sext i9 %add_ln1494_73 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_234"/></StgValue>
</operation>

<operation id="5640" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1968  %zext_ln1494_509 = zext i12 %sext_ln1494_234 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_509"/></StgValue>
</operation>

<operation id="5641" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1969  %conv_out_V_addr_665 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_509

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_665"/></StgValue>
</operation>

<operation id="5642" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4646  %zext_ln29_166 = zext i13 %select_ln29_660 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_166"/></StgValue>
</operation>

<operation id="5643" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4647  %conv_out_V_load_661 = load i14* %conv_out_V_addr_661, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_661"/></StgValue>
</operation>

<operation id="5644" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4648  %icmp_ln1494_661 = icmp sgt i14 %conv_out_V_load_661, %zext_ln29_166

]]></Node>
<StgValue><ssdm name="icmp_ln1494_661"/></StgValue>
</operation>

<operation id="5645" st_id="335" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4649  %select_ln29_661 = select i1 %icmp_ln1494_661, i14 %conv_out_V_load_661, i14 %zext_ln29_166

]]></Node>
<StgValue><ssdm name="select_ln29_661"/></StgValue>
</operation>

<operation id="5646" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4650  %conv_out_V_load_662 = load i14* %conv_out_V_addr_662, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_662"/></StgValue>
</operation>

<operation id="5647" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4651  %icmp_ln1494_662 = icmp sgt i14 %conv_out_V_load_662, %select_ln29_661

]]></Node>
<StgValue><ssdm name="icmp_ln1494_662"/></StgValue>
</operation>

<operation id="5648" st_id="335" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4652  %select_ln29_662 = select i1 %icmp_ln1494_662, i14 %conv_out_V_load_662, i14 %select_ln29_661

]]></Node>
<StgValue><ssdm name="select_ln29_662"/></StgValue>
</operation>

<operation id="5649" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4653  %conv_out_V_load_663 = load i14* %conv_out_V_addr_663, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_663"/></StgValue>
</operation>

<operation id="5650" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4662  %conv_out_V_load_665 = load i14* %conv_out_V_addr_665, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_665"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="5651" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="12" op_0_bw="8">
<![CDATA[
Filter_Loop:1970  %sext_ln1494_235 = sext i8 %add_ln1494_8 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_235"/></StgValue>
</operation>

<operation id="5652" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1971  %zext_ln1494_510 = zext i12 %sext_ln1494_235 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_510"/></StgValue>
</operation>

<operation id="5653" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1972  %conv_out_V_addr_666 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_510

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_666"/></StgValue>
</operation>

<operation id="5654" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="12" op_0_bw="8">
<![CDATA[
Filter_Loop:1973  %sext_ln1494_236 = sext i8 %add_ln1494_9 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_236"/></StgValue>
</operation>

<operation id="5655" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1974  %zext_ln1494_511 = zext i12 %sext_ln1494_236 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_511"/></StgValue>
</operation>

<operation id="5656" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1975  %conv_out_V_addr_667 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_511

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_667"/></StgValue>
</operation>

<operation id="5657" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2163  %max_pool_out_V_addr_165 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_140

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_165"/></StgValue>
</operation>

<operation id="5658" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4653  %conv_out_V_load_663 = load i14* %conv_out_V_addr_663, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_663"/></StgValue>
</operation>

<operation id="5659" st_id="336" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4654  %icmp_ln1494_663 = icmp sgt i14 %conv_out_V_load_663, %select_ln29_662

]]></Node>
<StgValue><ssdm name="icmp_ln1494_663"/></StgValue>
</operation>

<operation id="5660" st_id="336" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4655  %select_ln29_663 = select i1 %icmp_ln1494_663, i14 %conv_out_V_load_663, i14 %select_ln29_662

]]></Node>
<StgValue><ssdm name="select_ln29_663"/></StgValue>
</operation>

<operation id="5661" st_id="336" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4656  store i14 %select_ln29_663, i14* %max_pool_out_V_addr_165, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5662" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4661  %zext_ln29_167 = zext i13 %select_ln29_664 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_167"/></StgValue>
</operation>

<operation id="5663" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4662  %conv_out_V_load_665 = load i14* %conv_out_V_addr_665, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_665"/></StgValue>
</operation>

<operation id="5664" st_id="336" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4663  %icmp_ln1494_665 = icmp sgt i14 %conv_out_V_load_665, %zext_ln29_167

]]></Node>
<StgValue><ssdm name="icmp_ln1494_665"/></StgValue>
</operation>

<operation id="5665" st_id="336" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4664  %select_ln29_665 = select i1 %icmp_ln1494_665, i14 %conv_out_V_load_665, i14 %zext_ln29_167

]]></Node>
<StgValue><ssdm name="select_ln29_665"/></StgValue>
</operation>

<operation id="5666" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4665  %conv_out_V_load_666 = load i14* %conv_out_V_addr_666, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_666"/></StgValue>
</operation>

<operation id="5667" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4668  %conv_out_V_load_667 = load i14* %conv_out_V_addr_667, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_667"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="5668" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1979  %sext_ln1494_238 = sext i9 %add_ln1494_76 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_238"/></StgValue>
</operation>

<operation id="5669" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1980  %zext_ln1494_513 = zext i12 %sext_ln1494_238 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_513"/></StgValue>
</operation>

<operation id="5670" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1981  %conv_out_V_addr_669 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_513

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_669"/></StgValue>
</operation>

<operation id="5671" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter_Loop:1982  %tmp_166 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 504, i3 %f_0)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="5672" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1983  %conv_out_V_addr_670 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %tmp_166

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_670"/></StgValue>
</operation>

<operation id="5673" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2164  %max_pool_out_V_addr_166 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_143

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_166"/></StgValue>
</operation>

<operation id="5674" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4665  %conv_out_V_load_666 = load i14* %conv_out_V_addr_666, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_666"/></StgValue>
</operation>

<operation id="5675" st_id="337" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4666  %icmp_ln1494_666 = icmp sgt i14 %conv_out_V_load_666, %select_ln29_665

]]></Node>
<StgValue><ssdm name="icmp_ln1494_666"/></StgValue>
</operation>

<operation id="5676" st_id="337" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4667  %select_ln29_666 = select i1 %icmp_ln1494_666, i14 %conv_out_V_load_666, i14 %select_ln29_665

]]></Node>
<StgValue><ssdm name="select_ln29_666"/></StgValue>
</operation>

<operation id="5677" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4668  %conv_out_V_load_667 = load i14* %conv_out_V_addr_667, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_667"/></StgValue>
</operation>

<operation id="5678" st_id="337" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4669  %icmp_ln1494_667 = icmp sgt i14 %conv_out_V_load_667, %select_ln29_666

]]></Node>
<StgValue><ssdm name="icmp_ln1494_667"/></StgValue>
</operation>

<operation id="5679" st_id="337" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4670  %select_ln29_667 = select i1 %icmp_ln1494_667, i14 %conv_out_V_load_667, i14 %select_ln29_666

]]></Node>
<StgValue><ssdm name="select_ln29_667"/></StgValue>
</operation>

<operation id="5680" st_id="337" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4671  store i14 %select_ln29_667, i14* %max_pool_out_V_addr_166, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5681" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4677  %conv_out_V_load_669 = load i14* %conv_out_V_addr_669, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_669"/></StgValue>
</operation>

<operation id="5682" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4680  %conv_out_V_load_670 = load i14* %conv_out_V_addr_670, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_670"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="5683" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="12" op_0_bw="7">
<![CDATA[
Filter_Loop:1984  %sext_ln1494_239 = sext i7 %add_ln1494_12 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_239"/></StgValue>
</operation>

<operation id="5684" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1985  %zext_ln1494_514 = zext i12 %sext_ln1494_239 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_514"/></StgValue>
</operation>

<operation id="5685" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1986  %conv_out_V_addr_671 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_514

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_671"/></StgValue>
</operation>

<operation id="5686" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="12" op_0_bw="9">
<![CDATA[
Filter_Loop:1989  %sext_ln1494_240 = sext i9 %add_ln1494_79 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_240"/></StgValue>
</operation>

<operation id="5687" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1990  %zext_ln1494_515 = zext i12 %sext_ln1494_240 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_515"/></StgValue>
</operation>

<operation id="5688" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1991  %conv_out_V_addr_673 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_515

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_673"/></StgValue>
</operation>

<operation id="5689" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4676  %zext_ln29_168 = zext i13 %select_ln29_668 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_168"/></StgValue>
</operation>

<operation id="5690" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4677  %conv_out_V_load_669 = load i14* %conv_out_V_addr_669, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_669"/></StgValue>
</operation>

<operation id="5691" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4678  %icmp_ln1494_669 = icmp sgt i14 %conv_out_V_load_669, %zext_ln29_168

]]></Node>
<StgValue><ssdm name="icmp_ln1494_669"/></StgValue>
</operation>

<operation id="5692" st_id="338" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4679  %select_ln29_669 = select i1 %icmp_ln1494_669, i14 %conv_out_V_load_669, i14 %zext_ln29_168

]]></Node>
<StgValue><ssdm name="select_ln29_669"/></StgValue>
</operation>

<operation id="5693" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4680  %conv_out_V_load_670 = load i14* %conv_out_V_addr_670, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_670"/></StgValue>
</operation>

<operation id="5694" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4681  %icmp_ln1494_670 = icmp sgt i14 %conv_out_V_load_670, %select_ln29_669

]]></Node>
<StgValue><ssdm name="icmp_ln1494_670"/></StgValue>
</operation>

<operation id="5695" st_id="338" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4682  %select_ln29_670 = select i1 %icmp_ln1494_670, i14 %conv_out_V_load_670, i14 %select_ln29_669

]]></Node>
<StgValue><ssdm name="select_ln29_670"/></StgValue>
</operation>

<operation id="5696" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4683  %conv_out_V_load_671 = load i14* %conv_out_V_addr_671, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_671"/></StgValue>
</operation>

<operation id="5697" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4692  %conv_out_V_load_673 = load i14* %conv_out_V_addr_673, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_673"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="5698" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="12" op_0_bw="7">
<![CDATA[
Filter_Loop:1992  %sext_ln1494_241 = sext i7 %add_ln1494_14 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_241"/></StgValue>
</operation>

<operation id="5699" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1993  %zext_ln1494_516 = zext i12 %sext_ln1494_241 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_516"/></StgValue>
</operation>

<operation id="5700" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1994  %conv_out_V_addr_674 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_516

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_674"/></StgValue>
</operation>

<operation id="5701" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="12" op_0_bw="7">
<![CDATA[
Filter_Loop:1995  %sext_ln1494_242 = sext i7 %add_ln1494_15 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494_242"/></StgValue>
</operation>

<operation id="5702" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="12">
<![CDATA[
Filter_Loop:1996  %zext_ln1494_517 = zext i12 %sext_ln1494_242 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_517"/></StgValue>
</operation>

<operation id="5703" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:1997  %conv_out_V_addr_675 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_517

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_675"/></StgValue>
</operation>

<operation id="5704" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2165  %max_pool_out_V_addr_167 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln1494_144

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_167"/></StgValue>
</operation>

<operation id="5705" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4683  %conv_out_V_load_671 = load i14* %conv_out_V_addr_671, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_671"/></StgValue>
</operation>

<operation id="5706" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4684  %icmp_ln1494_671 = icmp sgt i14 %conv_out_V_load_671, %select_ln29_670

]]></Node>
<StgValue><ssdm name="icmp_ln1494_671"/></StgValue>
</operation>

<operation id="5707" st_id="339" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4685  %select_ln29_671 = select i1 %icmp_ln1494_671, i14 %conv_out_V_load_671, i14 %select_ln29_670

]]></Node>
<StgValue><ssdm name="select_ln29_671"/></StgValue>
</operation>

<operation id="5708" st_id="339" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4686  store i14 %select_ln29_671, i14* %max_pool_out_V_addr_167, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5709" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="14" op_0_bw="13">
<![CDATA[
Filter_Loop:4691  %zext_ln29_169 = zext i13 %select_ln29_672 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_169"/></StgValue>
</operation>

<operation id="5710" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4692  %conv_out_V_load_673 = load i14* %conv_out_V_addr_673, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_673"/></StgValue>
</operation>

<operation id="5711" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4693  %icmp_ln1494_673 = icmp sgt i14 %conv_out_V_load_673, %zext_ln29_169

]]></Node>
<StgValue><ssdm name="icmp_ln1494_673"/></StgValue>
</operation>

<operation id="5712" st_id="339" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4694  %select_ln29_673 = select i1 %icmp_ln1494_673, i14 %conv_out_V_load_673, i14 %zext_ln29_169

]]></Node>
<StgValue><ssdm name="select_ln29_673"/></StgValue>
</operation>

<operation id="5713" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4695  %conv_out_V_load_674 = load i14* %conv_out_V_addr_674, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_674"/></StgValue>
</operation>

<operation id="5714" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4698  %conv_out_V_load_675 = load i14* %conv_out_V_addr_675, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_675"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="5715" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter_Loop:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="5716" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter_Loop:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5717" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter_Loop:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="5718" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter_Loop:2166  %max_pool_out_V_addr_168 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr_168"/></StgValue>
</operation>

<operation id="5719" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4695  %conv_out_V_load_674 = load i14* %conv_out_V_addr_674, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_674"/></StgValue>
</operation>

<operation id="5720" st_id="340" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4696  %icmp_ln1494_674 = icmp sgt i14 %conv_out_V_load_674, %select_ln29_673

]]></Node>
<StgValue><ssdm name="icmp_ln1494_674"/></StgValue>
</operation>

<operation id="5721" st_id="340" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4697  %select_ln29_674 = select i1 %icmp_ln1494_674, i14 %conv_out_V_load_674, i14 %select_ln29_673

]]></Node>
<StgValue><ssdm name="select_ln29_674"/></StgValue>
</operation>

<operation id="5722" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="14" op_0_bw="12">
<![CDATA[
Filter_Loop:4698  %conv_out_V_load_675 = load i14* %conv_out_V_addr_675, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_675"/></StgValue>
</operation>

<operation id="5723" st_id="340" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter_Loop:4699  %icmp_ln1494_675 = icmp sgt i14 %conv_out_V_load_675, %select_ln29_674

]]></Node>
<StgValue><ssdm name="icmp_ln1494_675"/></StgValue>
</operation>

<operation id="5724" st_id="340" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter_Loop:4700  %select_ln29_675 = select i1 %icmp_ln1494_675, i14 %conv_out_V_load_675, i14 %select_ln29_674

]]></Node>
<StgValue><ssdm name="select_ln29_675"/></StgValue>
</operation>

<operation id="5725" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
Filter_Loop:4701  store i14 %select_ln29_675, i14* %max_pool_out_V_addr_168, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="5726" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter_Loop:4702  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="5727" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="0" op_0_bw="0">
<![CDATA[
Filter_Loop:4703  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
