/* Automatically generated board config: don't edit */
#define ENABLE_URANUS4 0
#define ENABLE_KRONUS 0
#define ENABLE_KAISERIN 0
#define ENABLE_KAISER 0
#define ENABLE_KAPPA 0
#define ENABLE_KELTIC 0
#define ENABLE_KRITI 0
#define ENABLE_KERES 0
#define ENABLE_KRIS 1
#define ENABLE_BD_FPGA 0
#define ENABLE_BD_MST098A_D01A_S 0
#define ENABLE_BD_MST098B_D01A_S 0
#define ENABLE_BD_MST098B_D01A 0
#define ENABLE_BD_MST098C_D01A_S 0
#define ENABLE_BD_MST098D_D01A_S 0
#define ENABLE_BD_MST098E_D01A 0
#define ENABLE_BD_MST098E_D01B 0
#define ENABLE_BD_MST098F_D01A 0
#define ENABLE_BD_MST098F_D01B 0
#define ENABLE_BD_MST128A_D01A 0
#define ENABLE_BD_ZDT300_V01 0
#define ENABLE_BD_CUS75_MBQ213A 0
#define ENABLE_BD_MST124A_D01A_S 0
#define ENABLE_BD_MST124A_D02A_S 0
#define ENABLE_BD_MST124B_D01A_S 0
#define ENABLE_BD_MST124B_D02A 0
#define ENABLE_BD_MST124B_D02A_S 0
#define ENABLE_BD_MST124C_D01A_S 0
#define ENABLE_BD_MST124D_D01A 0
#define ENABLE_BD_MST124D_D02A_S 0
#define ENABLE_BD_MST124E_D01A_S 
#define ENABLE_BD_MST124E_D01A_SZ 0
#define ENABLE_BD_MST124SZ 0
#define ENABLE_BD_MST124G_D01A 0
#define ENABLE_BD_MST124G_D01A_S 0
#define ENABLE_BD_MST140A_D01A 0
#define ENABLE_BD_MST140A_D01A_S 0
#define ENABLE_BD_MST163A_D01A_S 0
#define ENABLE_BD_MST124F_D01A_S 0
#define ENABLE_BD_MST124F_D02A0
#define ENABLE_BD_MST124I_D01A_S0
#define ENABLE_BD_MST124H_D01A0
#define ENABLE_BD_MST124K_D01A_S0
#define ENABLE_BD_MST124K_D01A0
#define ENABLE_BD_SS2000_DT0A 0
#define ENABLE_BD_MST138A_D01A_S 0
#define ENABLE_BD_MST138B_D01A_S 0
#define ENABLE_BD_MST138B_D01A 0
#define ENABLE_BD_MST138B_D01D 0
#define ENABLE_BD_MST178A_D01A_S 0
#define ENABLE_BD_MST178A_D01A 0
#define ENABLE_BD_KAISER_FPGA 0
#define ENABLE_BD_MST170A_D01A_S 0
#define ENABLE_BD_MST170A_D01A 0
#define ENABLE_BD_MST170B_D01A_S 0
#define ENABLE_BD_MST170A_D02A 0
#define ENABLE_BD_D3C_L4D_V01 0
#define ENABLE_BD_D3B_L2S_V01 0
#define ENABLE_BD_MST187A_D01A 0
#define ENABLE_BD_MST187C_D01A 0
#define ENABLE_BD_MST187C_D01A_S 0
#define ENABLE_BD_MST187D_D01A_S 0
#define ENABLE_BD_MST187D_D01A 0
#define ENABLE_BD_MST173A_D01A_S 0
#define ENABLE_BD_MST173A_D01A 0
#define ENABLE_BD_MST173A_D02A 0
#define ENABLE_BD_MST173B_D01A_S 0
#define ENABLE_BD_MST173B_D01A 0
#define ENABLE_BD_MST173C_D01A_S 0
#define ENABLE_BD_MST173C_D01A 0
#define ENABLE_BD_KRITI_FPGA 0
#define ENABLE_KELTIC_FPGA 0
#define ENABLE_BD_MST183A_D01A_S 0
#define ENABLE_BD_MST183A_D01A 0
#define ENABLE_BD_MST183B_D01A_S 0
#define ENABLE_BD_MST183B_D01A 0
#define ENABLE_KERES_FPGA 0
#define ENABLE_KRIS_FPGA 1
#define CONFIG_SYS_TEXT_BASE 0x871F0180
#define CPU_CLOCK 648000000UL
