<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Asic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="asic2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="asic2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="asic2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="asic2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="asic2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="asic2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="asic2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="asic2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="asic2_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="asic2_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="asic2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="asic2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="asic2_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="asic2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_block_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="control_block_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="main_block.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_block_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_block_tb3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="output_buffer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1649074725" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1649074725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074725" xil_pn:in_ck="-5604406672241609548" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1649074725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../source/func_Ma.v"/>
      <outfile xil_pn:name="../source/func_ch.v"/>
      <outfile xil_pn:name="../source/func_sigma0.v"/>
      <outfile xil_pn:name="../source/func_sigma1.v"/>
      <outfile xil_pn:name="../source/func_t1.v"/>
      <outfile xil_pn:name="../source/func_t2.v"/>
      <outfile xil_pn:name="../source/k_generator.v"/>
      <outfile xil_pn:name="../source/logic_module.v"/>
      <outfile xil_pn:name="../source/right_cyclic_shift.v"/>
      <outfile xil_pn:name="../testbench/asic_core_tb.v"/>
      <outfile xil_pn:name="../testbench/func_Ma_tb.v"/>
      <outfile xil_pn:name="../testbench/func_ch_tb.v"/>
      <outfile xil_pn:name="../testbench/func_sigma0_tb.v"/>
      <outfile xil_pn:name="../testbench/func_sigma1_tb.v"/>
      <outfile xil_pn:name="../testbench/func_t1_tb.v"/>
      <outfile xil_pn:name="../testbench/func_t2_tb.v"/>
      <outfile xil_pn:name="../testbench/k_generator_tb.v"/>
      <outfile xil_pn:name="../testbench/logic_module_tb.v"/>
      <outfile xil_pn:name="../testbench/memory_switch_tb.v"/>
      <outfile xil_pn:name="../testbench/right_cyclic_shift_tb.v"/>
      <outfile xil_pn:name="asic2.v"/>
      <outfile xil_pn:name="asic2_tb.v"/>
      <outfile xil_pn:name="control_block.v"/>
      <outfile xil_pn:name="control_block_tb.v"/>
      <outfile xil_pn:name="main_block.v"/>
      <outfile xil_pn:name="main_block_tb2.v"/>
      <outfile xil_pn:name="main_block_tb3.v"/>
      <outfile xil_pn:name="mem_controller.v"/>
      <outfile xil_pn:name="mem_controller_tb.v"/>
      <outfile xil_pn:name="output_buffer.v"/>
      <outfile xil_pn:name="output_buffer_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1649074725" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5604864937639098398" xil_pn:start_ts="1649074725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074725" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1697266408605622468" xil_pn:start_ts="1649074725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074725" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7578502719441037521" xil_pn:start_ts="1649074725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074725" xil_pn:in_ck="-5604406672241609548" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1649074725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../source/func_Ma.v"/>
      <outfile xil_pn:name="../source/func_ch.v"/>
      <outfile xil_pn:name="../source/func_sigma0.v"/>
      <outfile xil_pn:name="../source/func_sigma1.v"/>
      <outfile xil_pn:name="../source/func_t1.v"/>
      <outfile xil_pn:name="../source/func_t2.v"/>
      <outfile xil_pn:name="../source/k_generator.v"/>
      <outfile xil_pn:name="../source/logic_module.v"/>
      <outfile xil_pn:name="../source/right_cyclic_shift.v"/>
      <outfile xil_pn:name="../testbench/asic_core_tb.v"/>
      <outfile xil_pn:name="../testbench/func_Ma_tb.v"/>
      <outfile xil_pn:name="../testbench/func_ch_tb.v"/>
      <outfile xil_pn:name="../testbench/func_sigma0_tb.v"/>
      <outfile xil_pn:name="../testbench/func_sigma1_tb.v"/>
      <outfile xil_pn:name="../testbench/func_t1_tb.v"/>
      <outfile xil_pn:name="../testbench/func_t2_tb.v"/>
      <outfile xil_pn:name="../testbench/k_generator_tb.v"/>
      <outfile xil_pn:name="../testbench/logic_module_tb.v"/>
      <outfile xil_pn:name="../testbench/memory_switch_tb.v"/>
      <outfile xil_pn:name="../testbench/right_cyclic_shift_tb.v"/>
      <outfile xil_pn:name="asic2.v"/>
      <outfile xil_pn:name="asic2_tb.v"/>
      <outfile xil_pn:name="control_block.v"/>
      <outfile xil_pn:name="control_block_tb.v"/>
      <outfile xil_pn:name="main_block.v"/>
      <outfile xil_pn:name="main_block_tb2.v"/>
      <outfile xil_pn:name="main_block_tb3.v"/>
      <outfile xil_pn:name="mem_controller.v"/>
      <outfile xil_pn:name="mem_controller_tb.v"/>
      <outfile xil_pn:name="output_buffer.v"/>
      <outfile xil_pn:name="output_buffer_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1649074728" xil_pn:in_ck="-5604406672241609548" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6257644614110539819" xil_pn:start_ts="1649074725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="asic2_tb_beh.prj"/>
      <outfile xil_pn:name="asic2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1649074728" xil_pn:in_ck="2867450749093963755" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3378693022454730098" xil_pn:start_ts="1649074728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="asic2_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1649074174" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1649074174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074174" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6575359173053562297" xil_pn:start_ts="1649074174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074174" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7578502719441037521" xil_pn:start_ts="1649074174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074174" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1649074174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074174" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1457197969354093481" xil_pn:start_ts="1649074174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074174" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1649074174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074174" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6772461816280652295" xil_pn:start_ts="1649074174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649074200" xil_pn:in_ck="4877220191434566897" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6773520128053654004" xil_pn:start_ts="1649074174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="asic2.lso"/>
      <outfile xil_pn:name="asic2.ngc"/>
      <outfile xil_pn:name="asic2.ngr"/>
      <outfile xil_pn:name="asic2.prj"/>
      <outfile xil_pn:name="asic2.stx"/>
      <outfile xil_pn:name="asic2.syr"/>
      <outfile xil_pn:name="asic2.xst"/>
      <outfile xil_pn:name="asic2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
