# Logic-Design-Laboratory

These are all implemented using Verilog for my Logic Design Laboratory Class （邏輯設計實驗）, and I am using a Basys3 FPGA Board.
