{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597734762021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597734762023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 11:42:41 2020 " "Processing started: Tue Aug 18 11:42:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597734762023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597734762023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Regulator -c Regulator " "Command: quartus_sta Regulator -c Regulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597734762024 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1597734762218 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597734762449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1597734762449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1597734762500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1597734762500 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1597734762672 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Regulator.sdc " "Synopsys Design Constraints File file not found: 'Regulator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1597734762901 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1597734762901 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_clk FPGA_clk " "create_clock -period 1.000 -name FPGA_clk FPGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1597734762903 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ld_counter ld_counter " "create_clock -period 1.000 -name ld_counter ld_counter" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1597734762903 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyRegulator:inst2\|prev_psi FrequencyRegulator:inst2\|prev_psi " "create_clock -period 1.000 -name FrequencyRegulator:inst2\|prev_psi FrequencyRegulator:inst2\|prev_psi" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1597734762903 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oscillator_clk oscillator_clk " "create_clock -period 1.000 -name oscillator_clk oscillator_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1597734762903 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1597734762903 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|27\|combout " "Node \"inst1\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "AND_ld\|4\|datab " "Node \"AND_ld\|4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "AND_ld\|4\|combout " "Node \"AND_ld\|4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|datab " "Node \"inst1\|23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|combout " "Node \"inst1\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|27\|dataa " "Node \"inst1\|27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|datab " "Node \"inst1\|24~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|combout " "Node \"inst1\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datac " "Node \"inst1\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|combout " "Node \"inst1\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|27\|datac " "Node \"inst1\|27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|datab " "Node \"inst1\|25~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|combout " "Node \"inst1\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|dataa " "Node \"inst1\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|dataa " "Node \"inst1\|26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|combout " "Node \"inst1\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datab " "Node \"inst1\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|23~2\|dataa " "Node \"inst\|23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|23~2\|combout " "Node \"inst\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|dataa " "Node \"inst\|27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|combout " "Node \"inst\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datad " "Node \"inst1\|21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|24~2\|dataa " "Node \"inst\|24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|24~2\|combout " "Node \"inst\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|datac " "Node \"inst\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|combout " "Node \"inst\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|27\|datad " "Node \"inst\|27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|25~2\|dataa " "Node \"inst\|25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|25~2\|combout " "Node \"inst\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|datab " "Node \"inst\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|26~2\|dataa " "Node \"inst\|26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|26~2\|combout " "Node \"inst\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""} { "Warning" "WSTA_SCC_NODE" "inst\|21\|dataa " "Node \"inst\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734762908 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 960 584 648 1064 "27" "" } } } } { "7408.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1597734762908 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AND_ld\|4\|datad  to: inst\|26~2\|combout " "From: AND_ld\|4\|datad  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21\|datad  to: inst\|26~2\|combout " "From: inst\|21\|datad  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763050 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1597734763050 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1597734763051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763052 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1597734763054 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1597734763072 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1597734763118 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1597734763118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.843 " "Worst-case setup slack is -13.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.843      -111.199 oscillator_clk  " "  -13.843      -111.199 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.042      -245.316 FPGA_clk  " "  -10.042      -245.316 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.702       -75.298 ld_counter  " "   -9.702       -75.298 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.475        -4.917 FrequencyRegulator:inst2\|prev_psi  " "   -2.475        -4.917 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734763130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.655 " "Worst-case hold slack is -6.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.655       -41.196 ld_counter  " "   -6.655       -41.196 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.475       -19.916 oscillator_clk  " "   -4.475       -19.916 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169         0.000 FPGA_clk  " "    0.169         0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397         0.000 FrequencyRegulator:inst2\|prev_psi  " "    0.397         0.000 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734763147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -14.501 " "Worst-case recovery slack is -14.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.501      -106.091 oscillator_clk  " "  -14.501      -106.091 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.950       -65.499 ld_counter  " "   -9.950       -65.499 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734763162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.614 " "Worst-case removal slack is -4.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.614       -23.039 ld_counter  " "   -4.614       -23.039 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640        -8.861 oscillator_clk  " "   -2.640        -8.861 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734763176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -40.175 FPGA_clk  " "   -3.000       -40.175 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.397 oscillator_clk  " "   -3.000       -24.397 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.622 ld_counter  " "   -3.000       -21.622 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 FrequencyRegulator:inst2\|prev_psi  " "    0.454         0.000 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734763190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734763190 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1597734763567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1597734763583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1597734763904 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AND_ld\|4\|datad  to: inst\|26~2\|combout " "From: AND_ld\|4\|datad  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21\|datad  to: inst\|26~2\|combout " "From: inst\|21\|datad  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1597734764060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764068 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1597734764091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1597734764091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.902 " "Worst-case setup slack is -11.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.902       -94.978 oscillator_clk  " "  -11.902       -94.978 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.619       -69.755 ld_counter  " "   -8.619       -69.755 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.357      -203.934 FPGA_clk  " "   -8.357      -203.934 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158        -4.289 FrequencyRegulator:inst2\|prev_psi  " "   -2.158        -4.289 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734764107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.578 " "Worst-case hold slack is -5.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.578       -33.590 ld_counter  " "   -5.578       -33.590 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.839       -18.603 oscillator_clk  " "   -3.839       -18.603 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228         0.000 FPGA_clk  " "    0.228         0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529         0.000 FrequencyRegulator:inst2\|prev_psi  " "    0.529         0.000 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734764126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.419 " "Worst-case recovery slack is -12.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.419       -90.172 oscillator_clk  " "  -12.419       -90.172 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.812       -57.977 ld_counter  " "   -8.812       -57.977 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734764144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.075 " "Worst-case removal slack is -4.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.075       -20.476 ld_counter  " "   -4.075       -20.476 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.719        -9.376 oscillator_clk  " "   -2.719        -9.376 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734764162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -35.125 FPGA_clk  " "   -3.000       -35.125 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.676 oscillator_clk  " "   -3.000       -20.676 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -18.122 ld_counter  " "   -3.000       -18.122 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336         0.000 FrequencyRegulator:inst2\|prev_psi  " "    0.336         0.000 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734764177 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1597734764706 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AND_ld\|4\|datad  to: inst\|26~2\|combout " "From: AND_ld\|4\|datad  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|21\|datad  to: inst\|26~2\|combout " "From: inst\|21\|datad  to: inst\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1597734764936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1597734764940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1597734764940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.493 " "Worst-case setup slack is -6.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.493       -51.076 oscillator_clk  " "   -6.493       -51.076 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.438       -31.214 ld_counter  " "   -4.438       -31.214 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.126      -101.208 FPGA_clk  " "   -4.126      -101.208 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704        -1.408 FrequencyRegulator:inst2\|prev_psi  " "   -0.704        -1.408 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734764958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.114 " "Worst-case hold slack is -3.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.114       -19.054 ld_counter  " "   -3.114       -19.054 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047        -8.703 oscillator_clk  " "   -2.047        -8.703 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079        -0.079 FPGA_clk  " "   -0.079        -0.079 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329         0.000 FrequencyRegulator:inst2\|prev_psi  " "    0.329         0.000 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734764982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.766 " "Worst-case recovery slack is -6.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.766       -49.878 oscillator_clk  " "   -6.766       -49.878 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.615       -28.969 ld_counter  " "   -4.615       -28.969 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734764999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734764999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.135 " "Worst-case removal slack is -2.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.135       -10.648 ld_counter  " "   -2.135       -10.648 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.118        -3.786 oscillator_clk  " "   -1.118        -3.786 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734765018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.037 FPGA_clk  " "   -3.000       -29.037 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.049 oscillator_clk  " "   -3.000       -19.049 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.820 ld_counter  " "   -3.000       -16.820 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348         0.000 FrequencyRegulator:inst2\|prev_psi  " "    0.348         0.000 FrequencyRegulator:inst2\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597734765036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597734765036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1597734766226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1597734766226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597734766595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 18 11:42:46 2020 " "Processing ended: Tue Aug 18 11:42:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597734766595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597734766595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597734766595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597734766595 ""}
