$date
	Sat Oct 22 18:52:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#555140
b110 !
1"
#555142
b110 &
b110 %
1$
#555143
0"
#555146
b11 &
b11 %
#555150
b1010 &
b1010 %
#555154
b101 &
b101 %
#555158
b10000 &
b10000 %
#555162
b1000 &
b1000 %
#555166
b100 &
b100 %
#555170
b10 &
b10 %
#555174
b1 &
1#
b1 %
#555178
b0 &
b0 %
0#
0$
#1501079
b1101 !
1"
#1501082
b1101 &
b1101 %
1$
#1501083
0"
#1501086
b101000 &
b101000 %
#1501090
b10100 &
b10100 %
#1501094
b1010 &
b1010 %
#1501098
b101 &
b101 %
#1501102
b10000 &
b10000 %
#1501106
b1000 &
b1000 %
#1501110
b100 &
b100 %
#1501114
b10 &
b10 %
#1501118
b1 &
1#
b1 %
#1501122
b0 &
b0 %
0#
0$
#2505380
b10101 !
1"
#2505382
b10101 &
b10101 %
1$
#2505383
0"
#2505386
b1000000 &
b1000000 %
#2505390
b100000 &
b100000 %
#2505394
b10000 &
b10000 %
#2505398
b1000 &
b1000 %
#2505402
b100 &
b100 %
#2505406
b10 &
b10 %
#2505410
b1 &
b1 %
1#
#2505414
b0 &
0#
b0 %
0$
#4500012
