// Autogenerated testbench for dut
module testbench();
    wire [7:0] out;
    reg [15:0] arg_0;
    dut t (.out(out),.arg_0(arg_0));
    initial begin
        arg_0 = 16'b0001000000000000;
        #0;
        if (8'b00000001 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 0", 8'b00000001, out);
            $finish;
        end
        arg_0 = 16'b0010000000000001;
        #0;
        if (8'b00000001 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 1", 8'b00000001, out);
            $finish;
        end
        arg_0 = 16'b0010000000000010;
        #0;
        if (8'b00000010 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 2", 8'b00000010, out);
            $finish;
        end
        arg_0 = 16'b0010000000000011;
        #0;
        if (8'b00000011 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 3", 8'b00000011, out);
            $finish;
        end
        arg_0 = 16'b0011000000100001;
        #0;
        if (8'b00000010 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 4", 8'b00000010, out);
            $finish;
        end
        arg_0 = 16'b0011000010010001;
        #0;
        if (8'b00001001 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 5", 8'b00001001, out);
            $finish;
        end
        arg_0 = 16'b1110000000000000;
        #0;
        if (8'b00000111 !== out) begin
            $display("ASSERTION FAILED 0x%0h !== 0x%0h CASE 6", 8'b00000111, out);
            $finish;
        end
        $display("TESTBENCH OK", );
        $finish;
    end
endmodule
//
module dut(input wire [15:0] arg_0, output reg [7:0] out);
    reg [0:0] r4;
    reg [0:0] r5;
    reg [0:0] r6;
    reg [0:0] r7;
    reg [0:0] r8;
    reg [0:0] r9;
    reg [0:0] r10;
    reg [0:0] r11;
    reg [0:0] r12;
    reg [0:0] r13;
    reg [0:0] r14;
    reg [0:0] r15;
    reg [0:0] r16;
    reg [0:0] r17;
    reg [0:0] r18;
    reg [0:0] r19;
    reg [0:0] r48;
    reg [0:0] r49;
    reg [0:0] r50;
    reg [0:0] r51;
    reg [0:0] r52;
    reg [0:0] r53;
    reg [0:0] r54;
    reg [0:0] r55;
    always @(*) begin
        r4 = arg_0[0];
        r5 = arg_0[1];
        r6 = arg_0[2];
        r7 = arg_0[3];
        r8 = arg_0[4];
        r9 = arg_0[5];
        r10 = arg_0[6];
        r11 = arg_0[7];
        r12 = arg_0[8];
        r13 = arg_0[9];
        r14 = arg_0[10];
        r15 = arg_0[11];
        r16 = arg_0[12];
        r17 = arg_0[13];
        r18 = arg_0[14];
        r19 = arg_0[15];
        // let x = state.val();
        //
        // signal(match x {
        //    const SimpleEnum::Init => bits(1),
        //    SimpleEnum::Run(x, )#2_s4 => x,
        //    SimpleEnum::Point {x: _, y: y,}#3_s4 => y,
        //    const SimpleEnum::Boom => bits(7),
        //    _ => bits(8),
        // })
        //
        case ({ r19, r18, r17, r16 })
            4'sb0001: r48 = 1'b1;
            4'sb0010: r48 = r4;
            4'sb0011: r48 = r8;
            4'sb1110: r48 = 1'b1;
            default: r48 = 1'b0;
        endcase
        case ({ r19, r18, r17, r16 })
            4'sb0001: r49 = 1'b0;
            4'sb0010: r49 = r5;
            4'sb0011: r49 = r9;
            4'sb1110: r49 = 1'b1;
            default: r49 = 1'b0;
        endcase
        case ({ r19, r18, r17, r16 })
            4'sb0001: r50 = 1'b0;
            4'sb0010: r50 = r6;
            4'sb0011: r50 = r10;
            4'sb1110: r50 = 1'b1;
            default: r50 = 1'b0;
        endcase
        case ({ r19, r18, r17, r16 })
            4'sb0001: r51 = 1'b0;
            4'sb0010: r51 = r7;
            4'sb0011: r51 = r11;
            4'sb1110: r51 = 1'b0;
            default: r51 = 1'b1;
        endcase
        case ({ r19, r18, r17, r16 })
            4'sb0001: r52 = 1'b0;
            4'sb0010: r52 = r8;
            4'sb0011: r52 = r12;
            4'sb1110: r52 = 1'b0;
            default: r52 = 1'b0;
        endcase
        case ({ r19, r18, r17, r16 })
            4'sb0001: r53 = 1'b0;
            4'sb0010: r53 = r9;
            4'sb0011: r53 = r13;
            4'sb1110: r53 = 1'b0;
            default: r53 = 1'b0;
        endcase
        case ({ r19, r18, r17, r16 })
            4'sb0001: r54 = 1'b0;
            4'sb0010: r54 = r10;
            4'sb0011: r54 = r14;
            4'sb1110: r54 = 1'b0;
            default: r54 = 1'b0;
        endcase
        case ({ r19, r18, r17, r16 })
            4'sb0001: r55 = 1'b0;
            4'sb0010: r55 = r11;
            4'sb0011: r55 = r15;
            4'sb1110: r55 = 1'b0;
            default: r55 = 1'b0;
        endcase
        out = { r55, r54, r53, r52, r51, r50, r49, r48 };
    end
endmodule
