{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[9588,10682,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"matrix_multiply","total_kernel_resources":[15948,21198,88,6],"type":"function","total_percent":[22.8956,14.5548,9.67309,17.1206,5.35714],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[257,185,3,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[373,555,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]},{"count":3,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[64,64,0,0]}],"type":"resource","data":[508,622,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":6}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:6","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"name":"Double-precision Floating-point Add","data":[2859,2517,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"name":"Double-precision Floating-point Multiply","data":[3366,3278,0,4],"type":"resource"},{"count":2,"debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"name":"Load","data":[3488,6365,56,0],"type":"resource"}],"data":[9812,12160,56,6],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":5}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:5","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[42.33333,1.666667,0,0]}],"data":[75.3333,1.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":7}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:7","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[3.66667,0.333333,0,0]}],"data":[3.66667,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":4}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:4","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[35,1,0,0]}],"data":[35,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":8}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:8","children":[{"count":1,"name":"Double-precision Floating-point Add","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[2859,2517,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[470,2034,13,0]},{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[354,2172,16,0]}],"data":[3683,6723,29,0],"type":"resource"}],"data":[15947.99997,21198,88,6],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[27695.99997,33788,108,6],"total_percent":[38.2428,25.2765,15.4182,21.0117,5.35714],"total":[27696,33788,108,6],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}