INFO: [VRFC 10-2263] Analyzing Verilog file "/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.srcs/sources_1/ip/Lab2_mem/sim/Lab2_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.srcs/sources_1/new/Lab2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.srcs/sim_1/new/Lab2_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 2/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
