Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 11 23:46:18 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mb_design_wrapper_timing_summary_routed.rpt -pb mb_design_wrapper_timing_summary_routed.pb -rpx mb_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 76 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.750    -2156.019                    907                25536        0.020        0.000                      0                25536        3.000        0.000                       0                 10171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                        ------------       ----------      --------------
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                    {0.000 5.000}      10.000          100.000         
  clk_out1_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.521        0.000                      0                  238        0.120        0.000                      0                  238       15.686        0.000                       0                   246  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.616        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_mb_design_clk_wiz_1_0                                 -33.750    -2156.019                    907                25251        0.020        0.000                      0                25251        3.750        0.000                       0                  9880  
  clkfbout_mb_design_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.766ns (25.981%)  route 2.182ns (74.019%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 20.175 - 16.667 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.804     3.836    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X8Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     4.354 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.331     5.684    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[6]
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.124     5.808 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.286     6.095    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.565     6.784    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.756    20.175    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.367    20.542    
                         clock uncertainty           -0.035    20.507    
    SLICE_X7Y30          FDRE (Setup_fdre_C_CE)      -0.202    20.305    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.305    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             14.116ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.429ns  (logic 0.707ns (29.103%)  route 1.722ns (70.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.563    21.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    21.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.159    22.887    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.124    23.011 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.011    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X13Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.031    37.127    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.127    
                         arrival time                         -23.011    
  -------------------------------------------------------------------
                         slack                                 14.116    

Slack (MET) :             14.165ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.424ns  (logic 0.702ns (28.957%)  route 1.722ns (71.043%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.563    21.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    21.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.159    22.887    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.119    23.006 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.006    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X13Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.075    37.171    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -23.006    
  -------------------------------------------------------------------
                         slack                                 14.165    

Slack (MET) :             14.237ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.452ns  (logic 0.707ns (28.832%)  route 1.745ns (71.168%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 36.842 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.632    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.124    21.756 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.154    22.910    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    23.034 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.034    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X6Y31          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.757    36.842    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X6Y31          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.383    37.226    
                         clock uncertainty           -0.035    37.190    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)        0.081    37.271    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                         -23.034    
  -------------------------------------------------------------------
                         slack                                 14.237    

Slack (MET) :             14.414ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.129ns  (logic 0.707ns (33.211%)  route 1.422ns (66.789%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.563    21.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    21.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.859    22.587    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y31         LUT3 (Prop_lut3_I0_O)        0.124    22.711 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.711    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X13Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y31         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.029    37.125    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.125    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 14.414    

Slack (MET) :             14.548ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.137ns  (logic 0.707ns (33.089%)  route 1.430ns (66.911%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 36.842 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.591    21.632    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.124    21.756 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.839    22.595    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    22.719 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.719    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X6Y31          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.757    36.842    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X6Y31          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.383    37.226    
                         clock uncertainty           -0.035    37.190    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)        0.077    37.267    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.267    
                         arrival time                         -22.719    
  -------------------------------------------------------------------
                         slack                                 14.548    

Slack (MET) :             14.605ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.943ns  (logic 0.707ns (36.391%)  route 1.236ns (63.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 36.767 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.563    21.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    21.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.673    22.401    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    22.525 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.525    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X11Y32         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.682    36.767    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y32         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.367    37.135    
                         clock uncertainty           -0.035    37.099    
    SLICE_X11Y32         FDCE (Setup_fdce_C_D)        0.031    37.130    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                         -22.525    
  -------------------------------------------------------------------
                         slack                                 14.605    

Slack (MET) :             14.607ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.939ns  (logic 0.707ns (36.466%)  route 1.232ns (63.534%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 36.767 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.563    21.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    21.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.669    22.397    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124    22.521 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.521    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X11Y32         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.682    36.767    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y32         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.367    37.135    
                         clock uncertainty           -0.035    37.099    
    SLICE_X11Y32         FDCE (Setup_fdce_C_D)        0.029    37.128    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                         -22.521    
  -------------------------------------------------------------------
                         slack                                 14.607    

Slack (MET) :             14.659ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.933ns  (logic 0.701ns (36.268%)  route 1.232ns (63.732%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 36.767 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.563    21.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    21.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.669    22.397    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.118    22.515 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.515    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X11Y32         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.682    36.767    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y32         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.367    37.135    
                         clock uncertainty           -0.035    37.099    
    SLICE_X11Y32         FDCE (Setup_fdce_C_D)        0.075    37.174    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.174    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 14.659    

Slack (MET) :             14.802ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.791ns  (logic 0.707ns (39.476%)  route 1.084ns (60.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 36.764 - 33.333 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 20.582 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.884    20.582    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y30          FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.459    21.041 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.563    21.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    21.728 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.521    22.249    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124    22.373 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.373    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X8Y31          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.679    36.764    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y31          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.367    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X8Y31          FDCE (Setup_fdce_C_D)        0.079    37.175    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.175    
                         arrival time                         -22.373    
  -------------------------------------------------------------------
                         slack                                 14.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.664     1.466    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y35          FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.110     1.717    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y34          SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.939     1.865    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y34          SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.384     1.480    
    SLICE_X2Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.597    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.664     1.466    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y34          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.663    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X3Y34          FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.939     1.865    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y34          FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.398     1.466    
    SLICE_X3Y34          FDPE (Hold_fdpe_C_D)         0.071     1.537    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.660     1.462    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X3Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/Q
                         net (fo=2, routed)           0.103     1.707    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.045     1.752 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.752    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X2Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.935     1.861    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X2Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.385     1.475    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121     1.596    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.664     1.466    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X1Y35          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.101     1.708    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X3Y35          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.940     1.866    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y35          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.384     1.481    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.066     1.547    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.657     1.459    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X5Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.600 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.092     1.692    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.737    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X4Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.931     1.857    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.384     1.472    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.092     1.564    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.559%)  route 0.113ns (44.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.624     1.426    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y26         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     1.567 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.113     1.680    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X31Y26         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.895     1.821    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y26         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.381     1.439    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.066     1.505    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.666     1.468    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X4Y42          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.118     1.727    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X5Y42          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.943     1.869    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y42          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.387     1.481    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.070     1.551    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.306%)  route 0.139ns (49.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.657     1.459    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.600 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.139     1.740    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X3Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.933     1.859    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X3Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -0.361     1.497    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.066     1.563    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.624     1.426    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y23         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     1.567 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.118     1.685    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X32Y24         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.894     1.820    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y24         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.381     1.438    
    SLICE_X32Y24         FDCE (Hold_fdce_C_D)         0.070     1.508    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.711%)  route 0.132ns (48.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.624     1.426    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y26         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     1.567 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.132     1.699    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X34Y27         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.896     1.822    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y27         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.361     1.460    
    SLICE_X34Y27         FDCE (Hold_fdce_C_D)         0.059     1.519    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X7Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X6Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y37    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X2Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X2Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X2Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y27    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y30   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y30   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y30   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y35   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y35   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y35   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y35   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y35   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y34    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y34    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y35   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y35   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y35   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y35   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y30   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y30   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.616ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.790ns  (logic 1.126ns (23.506%)  route 3.664ns (76.494%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 36.968 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.681    24.448    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.774 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.744    25.518    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X7Y33          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.760    36.968    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y33          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.406    37.374    
                         clock uncertainty           -0.035    37.339    
    SLICE_X7Y33          FDCE (Setup_fdce_C_CE)      -0.205    37.134    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -25.518    
  -------------------------------------------------------------------
                         slack                                 11.616    

Slack (MET) :             11.793ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.555ns  (logic 1.126ns (24.717%)  route 3.429ns (75.283%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.681    24.448    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.774 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.509    25.283    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X8Y33          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.682    36.890    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X8Y33          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.390    37.280    
                         clock uncertainty           -0.035    37.245    
    SLICE_X8Y33          FDCE (Setup_fdce_C_CE)      -0.169    37.076    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.076    
                         arrival time                         -25.283    
  -------------------------------------------------------------------
                         slack                                 11.793    

Slack (MET) :             11.959ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.354ns  (logic 1.126ns (25.861%)  route 3.228ns (74.139%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 36.891 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.311    24.078    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.404 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.677    25.082    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y33         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.683    36.891    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y33         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.390    37.281    
                         clock uncertainty           -0.035    37.246    
    SLICE_X11Y33         FDCE (Setup_fdce_C_CE)      -0.205    37.041    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -25.081    
  -------------------------------------------------------------------
                         slack                                 11.959    

Slack (MET) :             11.984ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.360ns  (logic 1.126ns (25.823%)  route 3.234ns (74.177%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 36.886 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.311    24.078    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.404 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.684    25.088    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.678    36.886    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.390    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X12Y29         FDCE (Setup_fdce_C_CE)      -0.169    37.072    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                         -25.088    
  -------------------------------------------------------------------
                         slack                                 11.984    

Slack (MET) :             11.984ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.360ns  (logic 1.126ns (25.823%)  route 3.234ns (74.177%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 36.886 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.311    24.078    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.404 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.684    25.088    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.678    36.886    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.390    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X12Y29         FDCE (Setup_fdce_C_CE)      -0.169    37.072    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                         -25.088    
  -------------------------------------------------------------------
                         slack                                 11.984    

Slack (MET) :             11.984ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.360ns  (logic 1.126ns (25.823%)  route 3.234ns (74.177%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 36.886 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.311    24.078    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.404 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.684    25.088    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.678    36.886    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.390    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X12Y29         FDCE (Setup_fdce_C_CE)      -0.169    37.072    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                         -25.088    
  -------------------------------------------------------------------
                         slack                                 11.984    

Slack (MET) :             11.984ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.360ns  (logic 1.126ns (25.823%)  route 3.234ns (74.177%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 36.886 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.311    24.078    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.404 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.684    25.088    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.678    36.886    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y29         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.390    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X12Y29         FDCE (Setup_fdce_C_CE)      -0.169    37.072    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                         -25.088    
  -------------------------------------------------------------------
                         slack                                 11.984    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.220ns  (logic 1.126ns (26.685%)  route 3.094ns (73.315%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 36.886 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.311    24.078    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.404 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.543    24.947    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y28         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.678    36.886    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y28         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.390    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X11Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.036    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                         -24.947    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.117ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.196ns  (logic 1.126ns (26.836%)  route 3.070ns (73.164%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 36.891 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.311    24.078    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.404 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.519    24.923    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y34          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.683    36.891    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y34          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.390    37.281    
                         clock uncertainty           -0.035    37.246    
    SLICE_X9Y34          FDCE (Setup_fdce_C_CE)      -0.205    37.041    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -24.923    
  -------------------------------------------------------------------
                         slack                                 12.117    

Slack (MET) :             12.118ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.196ns  (logic 1.126ns (26.835%)  route 3.070ns (73.165%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 36.892 - 33.333 ) 
    Source Clock Delay      (SCD):    4.061ns = ( 20.727 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.884    20.727    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.524    21.251 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.573    22.825    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    22.949 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.667    23.615    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.152    23.767 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.311    24.078    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.326    24.404 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.519    24.923    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y35          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.684    36.892    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y35          FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.390    37.282    
                         clock uncertainty           -0.035    37.247    
    SLICE_X9Y35          FDCE (Setup_fdce_C_CE)      -0.205    37.042    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.042    
                         arrival time                         -24.923    
  -------------------------------------------------------------------
                         slack                                 12.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837     0.837    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.863 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.629     1.492    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.656 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.831    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.876 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.876    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X8Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969     0.969    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.998 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.901     1.898    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y27          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.406     1.492    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.120     1.612    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.420ns  (logic 0.210ns (50.050%)  route 0.210ns (49.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 18.598 - 16.667 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 18.188 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.659    18.188    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.167    18.355 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.210    18.565    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.043    18.608 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.608    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.934    18.598    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y30          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.409    18.188    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.127    18.315    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.315    
                         arrival time                          18.608    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837     0.837    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.863 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.657     1.520    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.287     1.948    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.045     1.993 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.993    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X7Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969     0.969    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.998 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.932     1.929    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.409     1.520    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.091     1.611    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.232%)  route 0.297ns (56.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837     0.837    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.863 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.657     1.520    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.297     1.945    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X7Y28          LUT3 (Prop_lut3_I2_O)        0.098     2.043 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.043    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X7Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969     0.969    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.998 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.932     1.929    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y28          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.409     1.520    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.107     1.627    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.631ns  (logic 0.212ns (33.599%)  route 0.419ns (66.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 18.597 - 16.667 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 18.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.662    18.191    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y32          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.167    18.358 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.221    18.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045    18.625 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.198    18.822    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.597    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.224    
    SLICE_X5Y29          FDCE (Hold_fdce_C_CE)       -0.032    18.192    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.192    
                         arrival time                          18.822    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.631ns  (logic 0.212ns (33.599%)  route 0.419ns (66.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 18.597 - 16.667 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 18.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.662    18.191    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y32          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.167    18.358 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.221    18.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045    18.625 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.198    18.822    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.597    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.224    
    SLICE_X5Y29          FDCE (Hold_fdce_C_CE)       -0.032    18.192    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.192    
                         arrival time                          18.822    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.666ns  (logic 0.212ns (31.844%)  route 0.454ns (68.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 18.597 - 16.667 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 18.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.662    18.191    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y32          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.167    18.358 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.221    18.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045    18.625 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.232    18.857    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.597    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.224    
    SLICE_X6Y29          FDCE (Hold_fdce_C_CE)       -0.012    18.212    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.212    
                         arrival time                          18.857    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.666ns  (logic 0.212ns (31.844%)  route 0.454ns (68.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 18.597 - 16.667 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 18.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.662    18.191    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y32          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.167    18.358 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.221    18.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045    18.625 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.232    18.857    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.597    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.224    
    SLICE_X6Y29          FDCE (Hold_fdce_C_CE)       -0.012    18.212    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.212    
                         arrival time                          18.857    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.666ns  (logic 0.212ns (31.844%)  route 0.454ns (68.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 18.597 - 16.667 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 18.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.662    18.191    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y32          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.167    18.358 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.221    18.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045    18.625 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.232    18.857    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.597    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.224    
    SLICE_X6Y29          FDCE (Hold_fdce_C_CE)       -0.012    18.212    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.212    
                         arrival time                          18.857    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.666ns  (logic 0.212ns (31.844%)  route 0.454ns (68.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 18.597 - 16.667 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 18.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.662    18.191    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y32          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.167    18.358 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.221    18.580    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045    18.625 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.232    18.857    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.933    18.597    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y29          FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.224    
    SLICE_X6Y29          FDCE (Hold_fdce_C_CE)       -0.012    18.212    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.212    
                         arrival time                          18.857    
  -------------------------------------------------------------------
                         slack                                  0.645    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X8Y27    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y27    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y33    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y33   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y33   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y28   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X8Y27    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y27    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y30    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y35    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y34    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y28    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y29    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_design_clk_wiz_1_0
  To Clock:  clk_out1_mb_design_clk_wiz_1_0

Setup :          907  Failing Endpoints,  Worst Slack      -33.750ns,  Total Violation    -2156.019ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.750ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.663ns  (logic 15.567ns (35.652%)  route 28.096ns (64.348%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=1 LUT4=1 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.272    42.798    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X63Y34         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[28]_i_1/O
                         net (fo=1, routed)           0.000    42.922    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[28]
    SLICE_X63Y34         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.670     8.649    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y34         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[28]/C
                         clock pessimism              0.568     9.217    
                         clock uncertainty           -0.074     9.143    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029     9.172    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[28]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -42.922    
  -------------------------------------------------------------------
                         slack                                -33.750    

Slack (VIOLATED) :        -33.727ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.640ns  (logic 15.567ns (35.672%)  route 28.073ns (64.328%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=2 LUT4=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.249    42.774    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.124    42.898 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[26]_i_1/O
                         net (fo=1, routed)           0.000    42.898    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[26]
    SLICE_X65Y32         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.669     8.648    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X65Y32         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[26]/C
                         clock pessimism              0.568     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.029     9.171    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[26]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -42.898    
  -------------------------------------------------------------------
                         slack                                -33.727    

Slack (VIOLATED) :        -33.709ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.668ns  (logic 15.595ns (35.713%)  route 28.073ns (64.287%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=2 LUT4=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.249    42.774    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.152    42.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[9]_i_1/O
                         net (fo=1, routed)           0.000    42.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[9]
    SLICE_X65Y32         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.669     8.648    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X65Y32         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[9]/C
                         clock pessimism              0.568     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.075     9.217    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[9]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                         -42.926    
  -------------------------------------------------------------------
                         slack                                -33.709    

Slack (VIOLATED) :        -33.685ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.600ns  (logic 15.567ns (35.705%)  route 28.033ns (64.295%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=2 LUT4=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.209    42.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X63Y35         LUT3 (Prop_lut3_I2_O)        0.124    42.858 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[18]_i_1/O
                         net (fo=1, routed)           0.000    42.858    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[18]
    SLICE_X63Y35         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.671     8.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y35         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[18]/C
                         clock pessimism              0.568     9.218    
                         clock uncertainty           -0.074     9.144    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.029     9.173    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[18]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                         -42.858    
  -------------------------------------------------------------------
                         slack                                -33.685    

Slack (VIOLATED) :        -33.683ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.594ns  (logic 15.567ns (35.709%)  route 28.026ns (64.291%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=1 LUT4=1 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 8.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.203    42.728    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I4_O)        0.124    42.852 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_1/O
                         net (fo=1, routed)           0.000    42.852    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[8]
    SLICE_X65Y28         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.665     8.644    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X65Y28         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[8]/C
                         clock pessimism              0.568     9.212    
                         clock uncertainty           -0.074     9.138    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.031     9.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[8]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                         -42.852    
  -------------------------------------------------------------------
                         slack                                -33.683    

Slack (VIOLATED) :        -33.665ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.626ns  (logic 15.593ns (35.743%)  route 28.033ns (64.257%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=2 LUT4=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.209    42.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X63Y35         LUT3 (Prop_lut3_I2_O)        0.150    42.884 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[1]_i_1/O
                         net (fo=1, routed)           0.000    42.884    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[1]
    SLICE_X63Y35         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.671     8.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X63Y35         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[1]/C
                         clock pessimism              0.568     9.218    
                         clock uncertainty           -0.074     9.144    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.075     9.219    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[1]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -42.884    
  -------------------------------------------------------------------
                         slack                                -33.665    

Slack (VIOLATED) :        -33.663ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.623ns  (logic 15.567ns (35.686%)  route 28.056ns (64.314%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=1 LUT4=1 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.232    42.757    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X66Y29         LUT5 (Prop_lut5_I4_O)        0.124    42.881 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[20]_i_1/O
                         net (fo=1, routed)           0.000    42.881    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[20]
    SLICE_X66Y29         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.666     8.645    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X66Y29         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[20]/C
                         clock pessimism              0.568     9.213    
                         clock uncertainty           -0.074     9.139    
    SLICE_X66Y29         FDRE (Setup_fdre_C_D)        0.079     9.218    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[20]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                         -42.881    
  -------------------------------------------------------------------
                         slack                                -33.663    

Slack (VIOLATED) :        -33.656ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.619ns  (logic 15.567ns (35.689%)  route 28.052ns (64.311%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=2 LUT4=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.228    42.753    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X62Y35         LUT3 (Prop_lut3_I2_O)        0.124    42.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[21]_i_1/O
                         net (fo=1, routed)           0.000    42.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[21]
    SLICE_X62Y35         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.671     8.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X62Y35         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[21]/C
                         clock pessimism              0.568     9.218    
                         clock uncertainty           -0.074     9.144    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.077     9.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[21]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -42.877    
  -------------------------------------------------------------------
                         slack                                -33.656    

Slack (VIOLATED) :        -33.652ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.565ns  (logic 15.567ns (35.733%)  route 27.998ns (64.267%))
  Logic Levels:           81  (CARRY4=55 LUT2=2 LUT3=2 LUT4=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.174    42.699    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.124    42.823 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[23]_i_1/O
                         net (fo=1, routed)           0.000    42.823    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[23]
    SLICE_X65Y31         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.667     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X65Y31         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[23]/C
                         clock pessimism              0.568     9.214    
                         clock uncertainty           -0.074     9.140    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.031     9.171    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[23]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -42.823    
  -------------------------------------------------------------------
                         slack                                -33.652    

Slack (VIOLATED) :        -33.647ns  (required time - arrival time)
  Source:                 mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        43.610ns  (logic 15.567ns (35.696%)  route 28.043ns (64.304%))
  Logic Levels:           81  (CARRY4=55 LUT2=3 LUT3=1 LUT4=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.798    -0.742    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X71Y16         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.286 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_data_in_reg[31]_replica_3/Q
                         net (fo=1, routed)           0.565     0.279    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/s_data_in_reg_n_0_[31]_repN_3_alias
    SLICE_X69Y16         LUT2 (Prop_lut2_I0_O)        0.150     0.429 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11/O
                         net (fo=1, routed)           0.000     0.429    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__11_n_0
    SLICE_X69Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     0.899 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.899    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.013 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.013    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.127 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.127    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.241 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=212, routed)         1.591     2.832    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/CO[0]
    SLICE_X68Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.982 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_16/O
                         net (fo=1, routed)           0.000     2.982    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[2]_1[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.452 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.452    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_9_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.566 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.566    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_12_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.794    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_8_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.908    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__0_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.022    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_8_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.136    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__0_n_0
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.358 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_6__0/O[0]
                         net (fo=1, routed)           0.963     5.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic/op_result[29]
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.299     5.621 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_1__12/O
                         net (fo=1, routed)           0.000     5.621    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][3]
    SLICE_X67Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.022 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=208, routed)         1.300     7.322    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[12][0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.446 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9/O
                         net (fo=1, routed)           0.564     8.010    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_13__9_n_0
    SLICE_X68Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.134    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X68Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.532 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.532    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.646 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.760    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=155, routed)         1.508    10.382    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[11][0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.506 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_2__1_comp_1/O
                         net (fo=1, routed)           0.563    11.068    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_0[1]
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.466 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.580    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.703    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.817 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=193, routed)         1.384    13.201    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[10][0]
    SLICE_X72Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.325 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0/O
                         net (fo=1, routed)           0.406    13.732    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_14__0_n_0
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.856 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.856    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[1]
    SLICE_X73Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.254 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.254    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.368    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.482    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=156, routed)         1.174    15.769    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_11_0[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.893 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_9__3/O
                         net (fo=9, routed)           0.657    16.551    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[7]_6[4]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    16.675    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_1[2]
    SLICE_X74Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.168 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.168    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.285 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.285    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.402 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=184, routed)         1.222    18.624    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_18__8[0]
    SLICE_X76Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.748 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry_i_12__2/O
                         net (fo=7, routed)           0.489    19.237    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[8]_7[3]
    SLICE_X75Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.763 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    19.763    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_10__4_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.877 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.877    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_13_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.991 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    20.000    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_11_n_0
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.114 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    20.114    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_i_5__6_n_0
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.228    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_10__1_n_0
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.562 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_5__6/O[1]
                         net (fo=3, routed)           0.817    21.379    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_1__4[25]
    SLICE_X79Y28         LUT5 (Prop_lut5_I3_O)        0.303    21.682 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_9__6/O
                         net (fo=2, routed)           0.819    22.501    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[9]_8[26]
    SLICE_X78Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.625 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000    22.625    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/sqrt_reg[6][2]
    SLICE_X78Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.005 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=166, routed)         0.954    23.959    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__2_i_15__5[0]
    SLICE_X78Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.083 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__6/O
                         net (fo=8, routed)           0.847    24.930    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[10]_9[7]
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.054 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_2__0/O
                         net (fo=1, routed)           0.358    25.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.937 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.937    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.051 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.051    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.165 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.043    27.209    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__1_i_6__1_0[0]
    SLICE_X72Y34         LUT5 (Prop_lut5_I4_O)        0.124    27.333 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_9__7/O
                         net (fo=10, routed)          0.879    28.212    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[11]_10[11]
    SLICE_X73Y30         LUT6 (Prop_lut6_I5_O)        0.124    28.336 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000    28.336    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[2]
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.734 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.734    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.848 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.848    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.962 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=150, routed)         1.018    29.979    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[8][0]
    SLICE_X72Y30         LUT5 (Prop_lut5_I4_O)        0.124    30.103 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__8/O
                         net (fo=8, routed)           1.023    31.126    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[12]_11[8]
    SLICE_X69Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.250 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    31.250    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[1]
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.800 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.800    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.914 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.914    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.028 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=131, routed)         1.287    33.315    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[7][0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I2_O)        0.124    33.439 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/o0_carry__0_i_10__9_replica/O
                         net (fo=9, routed)           0.730    34.169    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[13]_12[13]_repN_alias
    SLICE_X67Y30         LUT4 (Prop_lut4_I3_O)        0.124    34.293 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000    34.293    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_1[3]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.694 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.694    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.808 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.808    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=139, routed)         1.222    36.145    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[4][0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.269 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[8]_i_2/O
                         net (fo=8, routed)           0.436    36.705    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[14]_13[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_i_1__9/O
                         net (fo=1, routed)           0.712    37.541    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/DI[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.926 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry/CO[3]
                         net (fo=1, routed)           0.000    37.926    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.040    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.154    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=109, routed)         1.122    39.390    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[3][0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.514 f  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[10]_i_2/O
                         net (fo=1, routed)           0.455    39.969    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/r_array[15]_14[8]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124    40.093 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/comp1/o0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.698    40.790    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_0[1]
    SLICE_X63Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.297 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.297    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__0_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.411 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.411    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.525 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic/comp1/o0_carry__2/CO[3]
                         net (fo=33, routed)          1.219    42.744    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer_reg[1][0]
    SLICE_X66Y34         LUT2 (Prop_lut2_I1_O)        0.124    42.868 r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/SquareRootBlock/gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic/mux1/remainer[0]_i_1/O
                         net (fo=1, routed)           0.000    42.868    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s_remainer[0]
    SLICE_X66Y34         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        1.671     8.650    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X66Y34         FDRE                                         r  mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[0]/C
                         clock pessimism              0.568     9.218    
                         clock uncertainty           -0.074     9.144    
    SLICE_X66Y34         FDRE (Setup_fdre_C_D)        0.077     9.221    mb_design_i/SquareRootCop_0/U0/SquareRootCop_v1_0_S00_AXIS_inst/remainer_reg[0]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -42.868    
  -------------------------------------------------------------------
                         slack                                -33.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.960%)  route 0.221ns (61.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.566    -0.598    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y53         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/Q
                         net (fo=1, routed)           0.221    -0.236    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[23]
    SLICE_X52Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.835    -0.838    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.078    -0.256    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.070%)  route 0.245ns (59.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.572    -0.592    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X30Y51         FDRE                                         r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[20]/Q
                         net (fo=1, routed)           0.245    -0.183    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[11]
    SLICE_X28Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.913    -0.760    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X28Y46         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[11]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.047    -0.209    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.567%)  route 0.225ns (61.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.630    -0.534    mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y44         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.225    -0.168    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[20]
    SLICE_X48Y44         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.907    -0.766    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y44         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                         clock pessimism              0.501    -0.266    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.070    -0.196    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.630    -0.534    mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X53Y46         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[11]/Q
                         net (fo=2, routed)           0.218    -0.175    mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[11]
    SLICE_X50Y47         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.906    -0.767    mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y47         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[46]/C
                         clock pessimism              0.501    -0.267    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.063    -0.204    mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[46]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.970%)  route 0.221ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.630    -0.534    mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X53Y46         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[10]/Q
                         net (fo=2, routed)           0.221    -0.172    mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[10]
    SLICE_X50Y47         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.906    -0.767    mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y47         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[45]/C
                         clock pessimism              0.501    -0.267    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.063    -0.204    mb_design_i/axi_dma_input_remainer_values/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[45]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.986%)  route 0.251ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.632    -0.532    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X63Y38         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/Q
                         net (fo=1, routed)           0.251    -0.140    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X1Y8          RAMB36E1                                     r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.950    -0.723    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296    -0.176    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.448%)  route 0.118ns (45.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.568    -0.596    mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X40Y53         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mb_design_i/axi_dma_input_remainer_values/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[31]/Q
                         net (fo=1, routed)           0.118    -0.337    mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X42Y54         SRLC32E                                      r  mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.838    -0.835    mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y54         SRLC32E                                      r  mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X42Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.377    mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.070%)  route 0.211ns (59.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.566    -0.598    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y51         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.211    -0.246    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[16]
    SLICE_X52Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.835    -0.838    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.046    -0.288    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.994%)  route 0.120ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.638    -0.526    mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y49         FDRE                                         r  mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.120    -0.265    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y49         SRLC32E                                      r  mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.911    -0.762    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y49         SRLC32E                                      r  mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.272    -0.491    
    SLICE_X38Y49         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.308    mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.426%)  route 0.217ns (60.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.564    -0.600    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y53         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/Q
                         net (fo=2, routed)           0.217    -0.243    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]
    SLICE_X51Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9878, routed)        0.836    -0.837    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y52         FDRE                                         r  mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.047    -0.286    mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10     mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5      mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6      mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y35     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y42     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y42     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y42     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y42     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y42     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y42     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y42     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y42     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y41     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y41     mb_design_i/axi_dma_input_remainer_values/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_design_clk_wiz_1_0
  To Clock:  clkfbout_mb_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mb_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



