// -----------------------------------------------------------------------------
// Simulation: FINAL_RTL
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
./../00_TESTBED/tb.v

// RTL files
// -----------------------------------------------------------------------------
./interpolation.v