

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Sat May 28 22:09:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_3                  |        ?|        ?|         3|          1|          1|      ?|       yes|
        | + VITIS_LOOP_69_4                  |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_70_5                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_90_6                  |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_91_7                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_96_8_VITIS_LOOP_97_9  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_103_10                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_107_11                |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_108_12              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_119_13                 |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|   2332|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    2|    2457|   2403|    -|
|Memory           |       66|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    984|    -|
|Register         |        -|    -|    3308|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       70|   10|    5765|   5879|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       25|    4|       5|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |control_s_axi_U          |control_s_axi         |        0|   0|  354|  556|    0|
    |gmem2_m_axi_U            |gmem2_m_axi           |        2|   0|  537|  677|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  537|  677|    0|
    |mul_26s_26s_26_1_1_U1    |mul_26s_26s_26_1_1    |        0|   0|    0|   43|    0|
    |mul_31s_31s_31_2_1_U3    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U5    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U6    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_32s_32s_32_2_1_U2    |mul_32s_32s_32_2_1    |        0|   0|  165|   50|    0|
    |mul_64ns_32ns_96_5_1_U4  |mul_64ns_32ns_96_5_1  |        0|   2|  441|  256|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        4|   2| 2457| 2403|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_11ns_15ns_15_4_1_U8  |mac_muladd_10ns_11ns_15ns_15_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U9    |mac_muladd_16s_16s_29ns_29_4_1    |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U10   |mac_muladd_16s_16s_29ns_29_4_1    |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U14   |mac_muladd_16s_16s_29ns_29_4_1    |  i0 + i1 * i2|
    |mul_mul_10ns_11ns_15_4_1_U13         |mul_mul_10ns_11ns_15_4_1          |       i0 * i1|
    |mul_mul_5ns_11ns_15_4_1_U7           |mul_mul_5ns_11ns_15_4_1           |       i0 * i1|
    |mul_mul_5ns_11ns_15_4_1_U11          |mul_mul_5ns_11ns_15_4_1           |       i0 * i1|
    |mul_mul_5ns_11ns_15_4_1_U12          |mul_mul_5ns_11ns_15_4_1           |       i0 * i1|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |bbuf_V_U   |bbuf_V   |        1|  0|   0|    0|   1000|   16|     1|        16000|
    |dbbuf_V_U  |dbbuf_V  |        1|  0|   0|    0|   1000|   16|     1|        16000|
    |wbuf_V_U   |wbuf_V   |       32|  0|   0|    0|  32000|   16|     1|       512000|
    |dwbuf_V_U  |wbuf_V   |       32|  0|   0|    0|  32000|   16|     1|       512000|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |         |       66|  0|   0|    0|  66000|   64|     4|      1056000|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln103_fu_1252_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln107_fu_1283_p2                |         +|   0|  0|   71|          64|           1|
    |add_ln108_fu_1360_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln109_fu_1379_p2                |         +|   0|  0|   20|          15|          15|
    |add_ln1116_fu_1550_p2               |         +|   0|  0|   20|          15|          15|
    |add_ln119_fu_1618_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln120_fu_1635_p2                |         +|   0|  0|   39|          32|          32|
    |add_ln121_fu_1646_p2                |         +|   0|  0|   39|          32|          32|
    |add_ln43_fu_874_p2                  |         +|   0|  0|   38|          31|           1|
    |add_ln49_fu_920_p2                  |         +|   0|  0|   39|          32|           1|
    |add_ln53_fu_983_p2                  |         +|   0|  0|   39|          32|           6|
    |add_ln65_fu_1389_p2                 |         +|   0|  0|   39|          32|           1|
    |add_ln69_fu_1409_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln70_fu_1473_p2                 |         +|   0|  0|   38|          31|           1|
    |add_ln71_fu_1492_p2                 |         +|   0|  0|   20|          15|          15|
    |add_ln76_fu_1501_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln78_fu_1520_p2                 |         +|   0|  0|   13|          10|          10|
    |add_ln80_fu_1530_p2                 |         +|   0|  0|   39|          32|           1|
    |add_ln90_fu_1011_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln91_fu_1083_p2                 |         +|   0|  0|   38|          31|           1|
    |add_ln92_fu_1102_p2                 |         +|   0|  0|   20|          15|          15|
    |add_ln96_1_fu_1171_p2               |         +|   0|  0|   13|          10|          10|
    |add_ln96_2_fu_1111_p2               |         +|   0|  0|  103|          96|           1|
    |add_ln96_fu_1122_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln97_fu_1186_p2                 |         +|   0|  0|   39|          32|           1|
    |dbbuf_V_d0                          |         +|   0|  0|   23|          16|          16|
    |empty_45_fu_1429_p2                 |         +|   0|  0|   38|          31|          31|
    |empty_46_fu_1441_p2                 |         +|   0|  0|   39|          32|          32|
    |empty_50_fu_1039_p2                 |         +|   0|  0|   38|          31|          31|
    |empty_51_fu_1051_p2                 |         +|   0|  0|   39|          32|          32|
    |empty_56_fu_1315_p2                 |         +|   0|  0|   38|          31|          31|
    |empty_57_fu_1327_p2                 |         +|   0|  0|   39|          32|          32|
    |indvars_iv_next29_fu_1309_p2        |         +|   0|  0|   39|          32|           7|
    |indvars_iv_next31_fu_1303_p2        |         +|   0|  0|   39|          32|           7|
    |num_iters_fu_845_p2                 |         +|   0|  0|   36|          29|           1|
    |empty_43_fu_938_p2                  |         -|   0|  0|   39|          32|          32|
    |sub_ln41_1_fu_814_p2                |         -|   0|  0|   35|           1|          28|
    |sub_ln41_fu_782_p2                  |         -|   0|  0|   39|           1|          32|
    |sub_ln53_fu_994_p2                  |         -|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp4_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp6_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp8_stage0_01001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp8_stage1_01001           |       and|   0|  0|    2|           1|           1|
    |ap_block_state100_pp8_stage1_iter4  |       and|   0|  0|    2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |ap_block_state26_pp1_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state54_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state59                    |       and|   0|  0|    2|           1|           1|
    |ap_block_state75_pp6_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |ap_block_state93_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state95_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state99_pp8_stage0_iter4   |       and|   0|  0|    2|           1|           1|
    |ap_condition_1681                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_1693                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_2708                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_2712                   |       and|   0|  0|    2|           1|           1|
    |cmp36319_fu_893_p2                  |      icmp|   0|  0|   18|          32|           1|
    |empty_42_fu_926_p2                  |      icmp|   0|  0|   18|          32|          32|
    |grp_fu_767_p2                       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln103_fu_1262_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln107_fu_1289_p2               |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln108_fu_1370_p2               |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln119_1_fu_1624_p2             |      icmp|   0|  0|   17|          31|          31|
    |icmp_ln119_fu_1584_p2               |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln43_1_fu_880_p2               |      icmp|   0|  0|   17|          31|          31|
    |icmp_ln43_fu_798_p2                 |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln49_fu_915_p2                 |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln53_fu_989_p2                 |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln65_fu_1395_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln69_1_fu_1415_p2              |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln70_fu_1483_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln76_fu_1507_p2                |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln80_fu_1536_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln90_1_fu_1017_p2              |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln91_fu_1093_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln96_fu_1117_p2                |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln97_fu_1128_p2                |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp8_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp8_stage1_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_state94_io                 |        or|   0|  0|    2|           1|           1|
    |select_ln41_fu_833_p3               |    select|   0|  0|   28|           1|          28|
    |select_ln96_2_fu_1149_p3            |    select|   0|  0|   10|           1|          10|
    |select_ln96_3_fu_1180_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln96_fu_1133_p3              |    select|   0|  0|   32|           1|           1|
    |smax32_fu_931_p3                    |    select|   0|  0|   32|           1|          32|
    |ub_fu_999_p3                        |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp4                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp5                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp6                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp7                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp8                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp6_iter1             |       xor|   0|  0|    2|           2|           1|
    |xor_ln49_fu_904_p2                  |       xor|   0|  0|   32|          32|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 2332|        2214|        1464|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  329|         71|    1|         71|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter5                  |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter4                  |    9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_760_p4             |    9|          2|   31|         62|
    |ap_phi_mux_i_5_phi_fu_636_p4             |    9|          2|   64|        128|
    |ap_phi_mux_indvar_flatten_phi_fu_625_p4  |    9|          2|   96|        192|
    |ap_phi_mux_j_1_phi_fu_648_p4             |    9|          2|   32|         64|
    |ap_phi_mux_rhs_phi_fu_749_p4             |    9|          2|   16|         32|
    |bbuf_V_address0                          |   14|          3|   10|         30|
    |dwbuf_V_address0                         |   25|          5|   15|         75|
    |dwbuf_V_d0                               |   14|          3|   16|         48|
    |dx_Addr_A_orig                           |   25|          5|   32|        160|
    |dx_Din_A                                 |   14|          3|   16|         48|
    |dx_WEN_A                                 |    9|          2|    2|          4|
    |dy_Addr_A_orig                           |   20|          4|   32|        128|
    |gmem2_AWADDR                             |   14|          3|   32|         96|
    |gmem2_WDATA                              |   14|          3|   16|         48|
    |gmem2_blk_n_AW                           |    9|          2|    1|          2|
    |gmem2_blk_n_B                            |    9|          2|    1|          2|
    |gmem2_blk_n_W                            |    9|          2|    1|          2|
    |gmem_ARADDR                              |   20|          4|   32|        128|
    |gmem_ARLEN                               |   14|          3|   32|         96|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |i_1_reg_689                              |    9|          2|   32|         64|
    |i_2_reg_756                              |    9|          2|   31|         62|
    |i_3_reg_598                              |    9|          2|   64|        128|
    |i_4_reg_700                              |    9|          2|   64|        128|
    |i_5_reg_632                              |    9|          2|   64|        128|
    |i_6_reg_723                              |    9|          2|   64|        128|
    |i_7_reg_655                              |    9|          2|   31|         62|
    |i_8_reg_666                              |    9|          2|   64|        128|
    |i_reg_552                                |    9|          2|   31|         62|
    |indvar_flatten_reg_621                   |    9|          2|   96|        192|
    |indvars_iv28_reg_575                     |    9|          2|   32|         64|
    |indvars_iv30_reg_563                     |    9|          2|   32|         64|
    |j_1_reg_644                              |    9|          2|   32|         64|
    |j_2_reg_712                              |    9|          2|   31|         62|
    |j_3_reg_734                              |    9|          2|   32|         64|
    |j_4_reg_678                              |    9|          2|   31|         62|
    |j_reg_610                                |    9|          2|   31|         62|
    |k_reg_587                                |    9|          2|   32|         64|
    |rhs_reg_745                              |    9|          2|   16|         32|
    |wbuf_V_address0                          |   20|          4|   15|         60|
    |x_Addr_A_orig                            |   20|          4|   32|        128|
    |y_WEN_A                                  |    9|          2|    2|          4|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  984|        213| 1357|       3268|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln107_reg_2100                     |  64|   0|   64|          0|
    |add_ln1116_reg_2280                    |  15|   0|   15|          0|
    |add_ln119_reg_2340                     |  31|   0|   31|          0|
    |add_ln49_reg_1861                      |  32|   0|   32|          0|
    |add_ln69_reg_2175                      |  64|   0|   64|          0|
    |add_ln71_reg_2223                      |  15|   0|   15|          0|
    |add_ln71_reg_2223_pp6_iter1_reg        |  15|   0|   15|          0|
    |add_ln76_reg_2233                      |  64|   0|   64|          0|
    |add_ln90_reg_1897                      |  64|   0|   64|          0|
    |add_ln92_reg_1950                      |  15|   0|   15|          0|
    |add_ln92_reg_1950_pp1_iter1_reg        |  15|   0|   15|          0|
    |add_ln96_2_reg_1965                    |  96|   0|   96|          0|
    |add_ln96_reg_1974                      |  64|   0|   64|          0|
    |add_ln97_reg_2025                      |  32|   0|   32|          0|
    |ap_CS_fsm                              |  70|   0|   70|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter4                |   1|   0|    1|          0|
    |b_read_reg_1765                        |  32|   0|   32|          0|
    |cmp36319_reg_1825                      |   1|   0|    1|          0|
    |dbbuf_V_addr_reg_2084                  |  10|   0|   10|          0|
    |dbbuf_V_addr_reg_2084_pp3_iter1_reg    |  10|   0|   10|          0|
    |dbbuf_V_load_reg_2095                  |  16|   0|   16|          0|
    |debug_dx_read_reg_1755                 |  32|   0|   32|          0|
    |debug_x_read_reg_1760                  |  32|   0|   32|          0|
    |debugip_read_reg_1751                  |   1|   0|    1|          0|
    |dwbuf_V_addr_1_reg_2045                |  15|   0|   15|          0|
    |dwbuf_V_addr_1_reg_2045_pp2_iter2_reg  |  15|   0|   15|          0|
    |dwt_read_reg_1770                      |  32|   0|   32|          0|
    |dx_addr_2_reg_2005                     |  10|   0|   10|          0|
    |dx_load_reg_2371                       |  16|   0|   16|          0|
    |empty_44_reg_2188                      |  31|   0|   31|          0|
    |empty_49_reg_1915                      |  31|   0|   31|          0|
    |empty_55_reg_2123                      |  31|   0|   31|          0|
    |fwprop_read_reg_1716                   |   1|   0|    1|          0|
    |gmem2_addr_1_reg_2365                  |  32|   0|   32|          0|
    |gmem2_addr_reg_2354                    |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1955              |  16|   0|   16|          0|
    |gmem_addr_1_reg_1920                   |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_2228              |  16|   0|   16|          0|
    |gmem_addr_2_reg_2193                   |  32|   0|   32|          0|
    |gmem_addr_3_reg_2128                   |  32|   0|   32|          0|
    |gmem_addr_read_reg_1820                |  16|   0|   16|          0|
    |i_1_reg_689                            |  32|   0|   32|          0|
    |i_2_reg_756                            |  31|   0|   31|          0|
    |i_3_reg_598                            |  64|   0|   64|          0|
    |i_4_reg_700                            |  64|   0|   64|          0|
    |i_5_reg_632                            |  64|   0|   64|          0|
    |i_6_reg_723                            |  64|   0|   64|          0|
    |i_7_reg_655                            |  31|   0|   31|          0|
    |i_8_reg_666                            |  64|   0|   64|          0|
    |i_reg_552                              |  31|   0|   31|          0|
    |icmp_ln103_reg_2080                    |   1|   0|    1|          0|
    |icmp_ln103_reg_2080_pp3_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln108_reg_2149                    |   1|   0|    1|          0|
    |icmp_ln108_reg_2149_pp4_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln119_1_reg_2345                  |   1|   0|    1|          0|
    |icmp_ln43_1_reg_1811                   |   1|   0|    1|          0|
    |icmp_ln43_1_reg_1811_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln43_reg_1786                     |   1|   0|    1|          0|
    |icmp_ln70_reg_2219                     |   1|   0|    1|          0|
    |icmp_ln70_reg_2219_pp6_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln80_reg_2276                     |   1|   0|    1|          0|
    |icmp_ln90_reg_1893                     |   1|   0|    1|          0|
    |icmp_ln91_reg_1946                     |   1|   0|    1|          0|
    |icmp_ln91_reg_1946_pp1_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln96_reg_1970                     |   1|   0|    1|          0|
    |icmp_ln97_reg_1979                     |   1|   0|    1|          0|
    |indvar_flatten_reg_621                 |  96|   0|   96|          0|
    |indvars_iv28_reg_575                   |  32|   0|   32|          0|
    |indvars_iv30_reg_563                   |  32|   0|   32|          0|
    |j_1_reg_644                            |  32|   0|   32|          0|
    |j_2_reg_712                            |  31|   0|   31|          0|
    |j_3_reg_734                            |  32|   0|   32|          0|
    |j_4_reg_678                            |  31|   0|   31|          0|
    |j_reg_610                              |  31|   0|   31|          0|
    |k_reg_587                              |  32|   0|   32|          0|
    |mul156_reg_2315                        |  32|   0|   32|          0|
    |mul_ln109_reg_2139                     |  15|   0|   15|          0|
    |mul_ln71_reg_2209                      |  15|   0|   15|          0|
    |mul_ln78_reg_2261                      |  15|   0|   15|          0|
    |mul_ln92_reg_1936                      |  15|   0|   15|          0|
    |mul_ln96_reg_1960                      |  96|   0|   96|          0|
    |num_iters_reg_1790                     |  29|   0|   29|          0|
    |p_cast9_reg_1866                       |  64|   0|   64|          0|
    |reg_772                                |  16|   0|   16|          0|
    |reg_777                                |  16|   0|   16|          0|
    |rhs_reg_745                            |  16|   0|   16|          0|
    |select_ln96_2_reg_1989                 |  10|   0|   10|          0|
    |select_ln96_3_reg_2020                 |  64|   0|   64|          0|
    |select_ln96_reg_1984                   |  32|   0|   32|          0|
    |sext_ln119_1_reg_2335                  |  32|   0|   32|          0|
    |sext_ln119_reg_2330                    |  32|   0|   32|          0|
    |sext_ln49_reg_1836                     |  32|   0|   32|          0|
    |shl_ln_reg_1875                        |  26|   0|   31|          5|
    |trunc_ln1118_reg_2000                  |  15|   0|   15|          0|
    |trunc_ln119_reg_2325                   |  31|   0|   31|          0|
    |trunc_ln41_1_reg_1781                  |  27|   0|   27|          0|
    |trunc_ln43_reg_1801                    |  31|   0|   31|          0|
    |trunc_ln44_reg_1815                    |  10|   0|   10|          0|
    |trunc_ln44_reg_1815_pp0_iter1_reg      |  10|   0|   10|          0|
    |trunc_ln49_1_reg_1847                  |  26|   0|   26|          0|
    |trunc_ln49_reg_1829                    |  31|   0|   31|          0|
    |trunc_ln53_2_reg_1882                  |   5|   0|   10|          5|
    |trunc_ln71_reg_2199                    |   5|   0|    5|          0|
    |trunc_ln78_reg_2241                    |  10|   0|   10|          0|
    |trunc_ln92_reg_1926                    |   5|   0|    5|          0|
    |ub_reg_1888                            |  32|   0|   32|          0|
    |wt_read_reg_1776                       |  32|   0|   32|          0|
    |xdim_read_reg_1733                     |  32|   0|   32|          0|
    |xor_ln49_reg_1841                      |  32|   0|   32|          0|
    |y_addr_reg_2256                        |  10|   0|   10|          0|
    |ydim_read_reg_1720                     |  32|   0|   32|          0|
    |zext_ln96_reg_1852                     |  32|   0|   96|         64|
    |dx_addr_2_reg_2005                     |  64|  32|   10|          0|
    |gmem2_addr_1_reg_2365                  |  64|  32|   32|          0|
    |icmp_ln119_1_reg_2345                  |  64|  32|    1|          0|
    |icmp_ln80_reg_2276                     |  64|  32|    1|          0|
    |icmp_ln96_reg_1970                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |3308| 160| 3107|         74|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|x_Addr_A               |  out|   32|        bram|             x|         array|
|x_EN_A                 |  out|    1|        bram|             x|         array|
|x_WEN_A                |  out|    2|        bram|             x|         array|
|x_Din_A                |  out|   16|        bram|             x|         array|
|x_Dout_A               |   in|   16|        bram|             x|         array|
|x_Clk_A                |  out|    1|        bram|             x|         array|
|x_Rst_A                |  out|    1|        bram|             x|         array|
|dx_Addr_A              |  out|   32|        bram|            dx|         array|
|dx_EN_A                |  out|    1|        bram|            dx|         array|
|dx_WEN_A               |  out|    2|        bram|            dx|         array|
|dx_Din_A               |  out|   16|        bram|            dx|         array|
|dx_Dout_A              |   in|   16|        bram|            dx|         array|
|dx_Clk_A               |  out|    1|        bram|            dx|         array|
|dx_Rst_A               |  out|    1|        bram|            dx|         array|
|y_Addr_A               |  out|   32|        bram|             y|         array|
|y_EN_A                 |  out|    1|        bram|             y|         array|
|y_WEN_A                |  out|    2|        bram|             y|         array|
|y_Din_A                |  out|   16|        bram|             y|         array|
|y_Dout_A               |   in|   16|        bram|             y|         array|
|y_Clk_A                |  out|    1|        bram|             y|         array|
|y_Rst_A                |  out|    1|        bram|             y|         array|
|dy_Addr_A              |  out|   32|        bram|            dy|         array|
|dy_EN_A                |  out|    1|        bram|            dy|         array|
|dy_WEN_A               |  out|    2|        bram|            dy|         array|
|dy_Din_A               |  out|   16|        bram|            dy|         array|
|dy_Dout_A              |   in|   16|        bram|            dy|         array|
|dy_Clk_A               |  out|    1|        bram|            dy|         array|
|dy_Rst_A               |  out|    1|        bram|            dy|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

