v 20001006
C 18600 21500 1 0 0 EMBEDDEDlm555-1.sym
[
T 20200 22000 9 8 1 0 0 0
OUT
T 20130 22698 9 8 1 0 0 0
CTRL
T 20000 23100 9 8 1 0 0 0
THRES
T 20169 23502 9 8 1 0 0 0
DISC
P 20600 22000 20900 22000 1
{
T 20698 22068 5 8 1 1 0 0
pin3=3
}
P 20600 22700 20900 22700 1
{
T 20698 22766 5 8 1 1 0 0
pin5=5
}
P 20600 23100 20900 23100 1
{
T 20698 23165 5 8 1 1 0 0
pin6=6
}
P 20600 23500 20900 23500 1
{
T 20698 23570 5 8 1 1 0 0
pin7=7
}
T 19106 23902 9 8 1 0 0 0
RESET
T 20040 23902 9 8 1 0 0 0
VCC
P 20200 24100 20200 24400 1
{
T 20001 24222 5 8 1 1 0 0
pin8=8
}
P 19400 24100 19400 24400 1
{
T 19202 24222 5 8 1 1 0 0
pin4=4
}
T 19000 23100 9 8 1 0 0 0
TRIG
T 19000 22000 9 8 1 0 0 0
GND
P 18600 23100 18900 23100 1
{
T 18696 23165 5 8 1 1 0 0
pin2=2
}
P 18600 22000 18900 22000 1
{
T 18729 22068 5 8 1 1 0 0
pin1=1
}
T 18900 21500 9 10 1 0 0 0
LM555
B 18900 21800 1700 2300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 20900 24000 5 10 0 0 0 0
device=LM555
]
C 28800 22500 1 0 0 EMBEDDEDam9128-1.sym
[
P 29400 22800 29400 22500 1
{
T 29348 22600 5 8 1 1 90 0
pin17=17
}
P 29700 22800 29700 22500 1
{
T 29648 22600 5 8 1 1 90 0
pin16=16
}
P 30000 22800 30000 22500 1
{
T 29948 22600 5 8 1 1 90 0
pin15=15
}
P 30300 22800 30300 22500 1
{
T 30248 22600 5 8 1 1 90 0
pin14=14
}
P 30600 22800 30600 22500 1
{
T 30548 22600 5 8 1 1 90 0
pin13=13
}
P 30900 22800 30900 22500 1
{
T 30848 22600 5 8 1 1 90 0
pin11=11
}
P 31200 22800 31200 22500 1
{
T 31148 22600 5 8 1 1 90 0
pin10=10
}
P 31500 22800 31500 22500 1
{
T 31448 22600 5 8 1 1 90 0
pin9=9
}
T 29448 22860 9 8 1 0 90 0
D7
T 29748 22860 9 8 1 0 90 0
D6
T 30048 22860 9 8 1 0 90 0
D5
T 30348 22860 9 8 1 0 90 0
D4
T 30648 22860 9 8 1 0 90 0
D3
T 30948 22860 9 8 1 0 90 0
D2
T 31248 22860 9 8 1 0 90 0
D1
T 31548 22860 9 8 1 0 90 0
D0
T 30100 23600 9 10 1 0 0 0
AM9128
P 28800 24300 29100 24300 1
{
T 28942 24352 5 8 1 1 0 0
pin7=7
}
P 28800 24000 29100 24000 1
{
T 28942 24052 5 8 1 1 0 0
pin8=8
}
P 28800 24600 29100 24600 1
{
T 28942 24652 5 8 1 1 0 0
pin6=6
}
P 28800 24900 29100 24900 1
{
T 28942 24952 5 8 1 1 0 0
pin5=5
}
P 28800 26400 29100 26400 1
{
T 28900 26452 5 8 1 1 0 0
pin23=23
}
P 28800 26100 29100 26100 1
{
T 28942 26152 5 8 1 1 0 0
pin1=1
}
P 28800 25800 29100 25800 1
{
T 28942 25852 5 8 1 1 0 0
pin2=2
}
P 28800 25500 29100 25500 1
{
T 28942 25552 5 8 1 1 0 0
pin3=3
}
P 28800 25200 29100 25200 1
{
T 28942 25252 5 8 1 1 0 0
pin4=4
}
P 28800 26700 29100 26700 1
{
T 28900 26752 5 8 1 1 0 0
pin22=22
}
P 28800 27000 29100 27000 1
{
T 28942 27052 5 8 1 1 0 0
pin19=19
}
T 29160 27000 9 8 1 0 0 0
A10
T 29160 26700 9 8 1 0 0 0
A9
T 29160 26400 9 8 1 0 0 0
A8
T 29160 26100 9 8 1 0 0 0
A7
T 29160 25800 9 8 1 0 0 0
A6
T 29160 25500 9 8 1 0 0 0
A5
T 29160 25200 9 8 1 0 0 0
A4
T 29160 24900 9 8 1 0 0 0
A3
T 29160 24600 9 8 1 0 0 0
A2
T 29160 24300 9 8 1 0 0 0
A1
T 29160 24000 9 8 1 0 0 0
A0
T 29160 23700 9 8 1 0 0 0
WE
T 29160 23400 9 8 1 0 0 0
OE
T 29160 23100 9 8 1 0 0 0
CE
V 29050 23700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 29050 23400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 29050 23100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 29000 23700 28800 23700 1
{
T 28815 23752 5 8 1 1 0 0
pin21=21
}
P 29000 23400 28800 23400 1
{
T 28815 23452 5 8 1 1 0 0
pin20=20
}
P 29000 23100 28800 23100 1
{
T 28815 23152 5 8 1 1 0 0
pin18=18
}
B 29100 22800 2700 4500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 31900 27200 5 10 0 0 0 0
device=AM9128
]
C 18000 18700 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 18000 18900 18200 18900 1
{
T 18100 18950 5 8 0 1 0 0
pin1=1
}
P 18900 18900 18700 18900 1
{
T 18700 18950 5 8 0 1 0 0
pin2=2
}
L 18400 19100 18400 18700 3 0 0 0 -1 -1
L 18500 19100 18500 18700 3 0 0 0 -1 -1
L 18700 18900 18500 18900 3 0 0 0 -1 -1
L 18400 18900 18200 18900 3 0 0 0 -1 -1
T 18300 19300 5 10 0 0 0 0
device=CAPACITOR
]
C 18000 18000 1 0 0 EMBEDDEDcapacitor-2.sym
[
P 18000 18200 18200 18200 1
{
T 18100 18250 5 8 0 1 0 0
pin1=1
}
P 18900 18200 18700 18200 1
{
T 18700 18250 5 8 0 1 0 0
pin2=2
}
L 18400 18400 18400 18000 3 0 0 0 -1 -1
L 18700 18200 18500 18200 3 0 0 0 -1 -1
L 18400 18200 18200 18200 3 0 0 0 -1 -1
T 18400 18600 5 10 0 0 0 0
device=POLARIZED CAPACITOR
A 19200 18200 700 165 30 3 0 0 0 -1 -1
L 18289 18400 18289 18300 3 0 0 0 -1 -1
L 18340 18349 18240 18349 3 0 0 0 -1 -1
]
C 20300 18200 1 0 0 EMBEDDEDled-1.sym
[
P 20300 18400 20500 18400 1
{
T 20400 18450 5 8 0 1 0 0
pin1=1
}
P 21200 18400 21000 18400 1
{
T 21000 18450 5 8 0 1 0 0
pin2=2
}
L 20700 18500 20800 18400 3 0 0 0 -1 -1
L 20800 18400 20700 18300 3 0 0 0 -1 -1
L 20700 18500 20700 18300 3 0 0 0 -1 -1
L 20800 18500 20800 18300 3 0 0 0 -1 -1
L 20800 18400 21000 18400 3 0 0 0 -1 -1
L 20700 18400 20500 18400 3 0 0 0 -1 -1
V 20750 18400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 20900 19200 5 10 0 0 0 0
device=LED
L 20816 18703 20917 18804 3 0 0 0 -1 -1
L 20917 18804 20921 18755 3 0 0 0 -1 -1
L 20921 18755 21022 18857 3 0 0 0 -1 -1
L 20784 18618 20885 18718 3 0 0 0 -1 -1
L 20885 18718 20889 18669 3 0 0 0 -1 -1
L 20889 18669 20990 18770 3 0 0 0 -1 -1
]
C 20300 16800 1 0 0 EMBEDDEDosc-1.sym
[
P 21500 17300 21200 17300 1
{
T 21250 17350 5 10 1 1 0 0
pin8=8
}
T 20300 16800 9 8 1 0 0 0
OSC
B 20300 17000 900 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 21200 17700 5 10 0 0 0 0
device=OSC
]
C 18000 17400 1 0 0 EMBEDDEDresistor-1.sym
[
L 18600 17600 18500 17400 3 0 0 0 -1 -1
L 18500 17400 18400 17600 3 0 0 0 -1 -1
L 18400 17600 18300 17400 3 0 0 0 -1 -1
L 18300 17400 18200 17600 3 0 0 0 -1 -1
T 18300 17800 5 10 0 0 0 0
device=RESISTOR
L 18600 17600 18700 17400 3 0 0 0 -1 -1
L 18700 17400 18750 17500 3 0 0 0 -1 -1
P 18900 17500 18750 17500 1
{
T 18800 17550 5 8 0 1 0 0
pin2=2
}
P 18000 17500 18152 17500 1
{
T 18100 17550 5 8 0 1 0 0
pin1=1
}
L 18201 17600 18150 17500 3 0 0 0 -1 -1
]
C 26000 17300 1 0 0 EMBEDDED7402-1.sym
[
L 26260 17500 26600 17500 3 0 0 0 -1 -1
L 26260 18100 26600 18100 3 0 0 0 -1 -1
T 26600 18200 5 10 0 0 0 0
device=7402
T 26600 18400 5 10 0 0 0 0
slot=1
T 26600 18600 5 10 0 0 0 0
numslots=4
T 26600 18800 5 10 0 0 0 0
slot1=1,2,3
T 26600 19000 5 10 0 0 0 0
slot2=4,5,6
T 26600 19200 5 10 0 0 0 0
slot3=10,8,9
T 26600 19400 5 10 0 0 0 0
slot4=13,11,12
T 26300 17300 9 8 1 0 0 0
7402
A 26000 17800 400 -48 97 3 0 0 0 -1 -1
P 26300 18000 26000 18000 1
{
T 26100 18050 5 8 1 1 0 0
pin3=3
}
P 26300 17600 26000 17600 1
{
T 26100 17650 5 8 1 1 0 0
pin2=2
}
V 27038 17800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 27300 17800 27088 17800 1
{
T 27085 17850 5 8 1 1 0 0
pin1=1
}
A 26600 17900 400 270 76 3 0 0 0 -1 -1
A 26600 17700 400 90 -76 3 0 0 0 -1 -1
]
C 25100 16500 1 0 0 EMBEDDED7404-1.sym
[
L 25400 17300 25900 17000 3 0 0 0 -1 -1
T 25700 17400 5 10 0 0 0 0
device=7404
T 25700 17600 5 10 0 0 0 0
slot=1
T 25700 17800 5 10 0 0 0 0
numslots=6
T 25700 18000 5 10 0 0 0 0
slot1=1,2
T 25700 18200 5 10 0 0 0 0
slot2=3,4
T 25700 18400 5 10 0 0 0 0
slot3=5,6
T 25700 18600 5 10 0 0 0 0
slot4=9,8
T 25700 18800 5 10 0 0 0 0
slot5=11,10
T 25700 19000 5 10 0 0 0 0
slot6=13,12
L 25900 17000 25400 16700 3 0 0 0 -1 -1
L 25400 17300 25400 17000 3 0 0 0 -1 -1
L 25400 17000 25400 16700 3 0 0 0 -1 -1
V 25950 17000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 25400 17000 25100 17000 1
{
T 25200 17050 5 8 1 1 0 0
pin1=1
}
P 26200 17000 26000 17000 1
{
T 26015 17050 5 8 1 1 0 0
pin2=2
}
T 25400 16500 9 8 1 0 0 0
7404
]
C 26600 15900 1 0 0 EMBEDDED7404-2.sym
[
L 26900 16700 27400 16400 3 0 0 0 -1 -1
T 27200 16800 5 10 0 0 0 0
device=7404
T 27200 17000 5 10 0 0 0 0
slot=1
T 27200 17200 5 10 0 0 0 0
numslots=6
T 27200 17400 5 10 0 0 0 0
slot1=1,2
T 27200 17600 5 10 0 0 0 0
slot2=3,4
T 27200 17800 5 10 0 0 0 0
slot3=5,6
T 27200 18000 5 10 0 0 0 0
slot4=9,8
T 27200 18200 5 10 0 0 0 0
slot5=11,10
T 27200 18400 5 10 0 0 0 0
slot6=13,12
L 27400 16400 26900 16100 3 0 0 0 -1 -1
L 26900 16700 26900 16400 3 0 0 0 -1 -1
L 26900 16400 26900 16100 3 0 0 0 -1 -1
V 26850 16400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 26900 15900 9 8 1 0 0 0
7404
P 27700 16400 27400 16400 1
{
T 27415 16450 5 8 1 1 0 0
pin2=2
}
P 26800 16400 26600 16400 1
{
T 26700 16450 5 8 1 1 0 0
pin1=1
}
]
C 25000 15300 1 0 0 EMBEDDED7407-1.sym
[
L 25300 16100 25800 15800 3 0 0 0 -1 -1
T 25600 16200 5 10 0 0 0 0
device=7407
T 25600 16400 5 10 0 0 0 0
slot=1
T 25600 16600 5 10 0 0 0 0
numslots=6
T 25600 16800 5 10 0 0 0 0
slot1=1,2
T 25600 17000 5 10 0 0 0 0
slot2=3,4
T 25600 17200 5 10 0 0 0 0
slot3=5,6
T 25600 17400 5 10 0 0 0 0
slot4=9,8
T 25600 17600 5 10 0 0 0 0
slot5=11,10
T 25600 17800 5 10 0 0 0 0
slot6=13,12
L 25800 15800 25300 15500 3 0 0 0 -1 -1
L 25300 16100 25300 15800 3 0 0 0 -1 -1
L 25300 15800 25300 15500 3 0 0 0 -1 -1
P 25300 15800 25000 15800 1
{
T 25100 15850 5 8 1 1 0 0
pin1=1
}
T 25300 15300 9 8 1 0 0 0
7407
P 26100 15800 25800 15800 1
{
T 25885 15850 5 8 1 1 0 0
pin2=2
}
L 25488 15613 25619 15906 3 0 0 0 -1 -1
]
C 26500 14600 1 0 0 EMBEDDED7408-1.sym
[
L 26800 14800 26800 15400 3 0 0 0 -1 -1
T 26800 14600 9 8 1 0 0 0
7408
L 26800 15400 27200 15400 3 0 0 0 -1 -1
T 27200 15500 5 10 0 0 0 0
device=7408
T 27200 15700 5 10 0 0 0 0
slot=1
T 27200 15900 5 10 0 0 0 0
numslots=4
T 27200 16100 5 10 0 0 0 0
slot1=1,2,3
T 27200 16300 5 10 0 0 0 0
slot2=4,5,6
T 27200 16500 5 10 0 0 0 0
slot3=9,10,8
T 27200 16700 5 10 0 0 0 0
slot4=12,13,11
L 26800 14800 27200 14800 3 0 0 0 -1 -1
A 27200 15100 300 -90 180 3 0 0 0 -1 -1
P 27500 15100 27800 15100 1
{
T 27585 15150 5 8 1 1 0 0
pin3=3
}
P 26800 15300 26500 15300 1
{
T 26600 15350 5 8 1 1 0 0
pin1=1
}
P 26800 14900 26500 14900 1
{
T 26600 14950 5 8 1 1 0 0
pin2=2
}
]
C 24900 13700 1 0 0 EMBEDDED7410-1.sym
[
L 25200 13900 25200 14500 3 0 0 0 -1 -1
L 25200 14500 25600 14500 3 0 0 0 -1 -1
T 25500 14600 5 10 0 0 0 0
device=7410
T 25500 14800 5 10 0 0 0 0
slot=1
T 25500 15000 5 10 0 0 0 0
numslots=3
T 25500 15200 5 10 0 0 0 0
slot1=1,2,13,12
T 25500 15400 5 10 0 0 0 0
slot2=3,4,5,6
T 25500 15600 5 10 0 0 0 0
slot3=9,10,11,8
L 25200 13900 25600 13900 3 0 0 0 -1 -1
A 25600 14200 300 -90 180 3 0 0 0 -1 -1
V 25950 14200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 26000 14200 26200 14200 1
{
T 25985 14250 5 8 1 1 0 0
pin4=12
}
P 25200 13800 24900 13800 1
{
T 25000 13850 5 8 1 1 0 0
pin3=13
}
P 25200 14600 24900 14600 1
{
T 25000 14650 5 8 1 1 0 0
pin1=1
}
P 25200 14200 24900 14200 1
{
T 25000 14250 5 8 1 1 0 0
pin2=2
}
T 25300 13700 9 8 1 0 0 0
7410
L 25200 13900 25200 13700 3 0 0 0 -1 -1
L 25200 14700 25200 14500 3 0 0 0 -1 -1
]
C 26600 13100 1 0 0 EMBEDDED7411-1.sym
[
L 26900 13900 27300 13900 3 0 0 0 -1 -1
T 27200 14000 5 10 0 0 0 0
device=7411
T 27200 14200 5 10 0 0 0 0
slot=1
T 27200 14400 5 10 0 0 0 0
numslots=3
T 27200 14600 5 10 0 0 0 0
slot1=1,2,13,12
T 27200 14800 5 10 0 0 0 0
slot2=3,4,5,6
T 27200 15000 5 10 0 0 0 0
slot3=9,10,11,8
L 26900 13300 27300 13300 3 0 0 0 -1 -1
A 27300 13600 300 -90 180 3 0 0 0 -1 -1
P 27600 13600 27900 13600 1
{
T 27685 13650 5 8 1 1 0 0
pin4=12
}
P 26900 14000 26600 14000 1
{
T 26700 14050 5 8 1 1 0 0
pin1=1
}
P 26900 13200 26600 13200 1
{
T 26700 13250 5 8 1 1 0 0
pin3=13
}
P 26900 13600 26600 13600 1
{
T 26700 13650 5 8 1 1 0 0
pin2=2
}
L 26900 13900 26900 13300 3 0 0 0 -1 -1
L 26900 13300 26900 13100 3 0 0 0 -1 -1
L 26900 14100 26900 13900 3 0 0 0 -1 -1
T 27000 13100 9 8 1 0 0 0
7411
]
C 29400 18100 1 0 0 EMBEDDED74191-1.sym
[
P 31100 20200 31400 20200 1
{
T 31185 20250 5 8 1 1 0 0
pin3=3
}
P 31100 19900 31400 19900 1
{
T 31185 19950 5 8 1 1 0 0
pin2=2
}
P 31100 19600 31400 19600 1
{
T 31185 19650 5 8 1 1 0 0
pin6=6
}
P 31100 19300 31400 19300 1
{
T 31185 19350 5 8 1 1 0 0
pin7=7
}
P 31100 18700 31400 18700 1
{
T 31185 18750 5 8 1 1 0 0
pin12=12
}
P 29400 20200 29700 20200 1
{
T 29500 20250 5 8 1 1 0 0
pin15=15
}
P 29400 19900 29700 19900 1
{
T 29500 19950 5 8 1 1 0 0
pin1=1
}
P 29400 19600 29700 19600 1
{
T 29500 19650 5 8 1 1 0 0
pin10=10
}
P 29400 19300 29700 19300 1
{
T 29500 19350 5 8 1 1 0 0
pin9=9
}
P 29900 18400 29900 18100 1
{
T 29760 18200 5 8 1 1 0 0
pin5=5
}
P 30900 18400 30900 18100 1
{
T 30700 18200 5 8 1 1 0 0
pin14=14
}
T 29749 20198 9 8 1 0 0 0
A
T 29749 19900 9 8 1 0 0 0
B
T 29749 19602 9 8 1 0 0 0
C
T 29749 19298 9 8 1 0 0 0
D
T 29770 19001 9 8 1 0 0 0
LOAD
T 29800 18500 9 8 1 0 0 0
DU
T 30153 18500 9 8 1 0 0 0
CTEN
T 30700 18500 9 8 1 0 0 0
CLK
T 30826 18697 9 8 1 0 0 0
EC
T 30700 19000 9 8 1 0 0 0
RCO
T 30826 20199 9 8 1 0 0 0
QA
T 30826 19900 9 8 1 0 0 0
QB
T 30826 19601 9 8 1 0 0 0
QC
T 30826 19302 9 8 1 0 0 0
QD
T 29700 20600 9 10 1 0 0 0
74191
V 31150 19000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 29650 19000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 29400 19000 29600 19000 1
{
T 29500 19050 5 8 1 1 0 0
pin11=11
}
P 31400 19000 31200 19000 1
{
T 31185 19050 5 8 1 1 0 0
pin13=13
}
V 30400 18350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 30400 18300 30400 18100 1
{
T 30260 18200 5 8 1 1 0 0
pin4=4
}
B 29700 18400 1400 2100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 31500 20500 5 10 0 0 0 0
device=74191
]
C 27400 16600 1 0 0 EMBEDDED74265-1.sym
[
L 27700 17400 28200 17100 3 0 0 0 -1 -1
T 27900 17400 5 10 0 0 0 0
device=74265
L 28200 17100 27700 16800 3 0 0 0 -1 -1
L 27700 17400 27700 17100 3 0 0 0 -1 -1
L 27700 17100 27700 16800 3 0 0 0 -1 -1
V 28003 16896 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 27700 17100 27400 17100 1
T 27700 16600 9 8 1 0 0 0
74265
P 28300 16900 28060 16900 1
P 28300 17300 28000 17300 1
]
C 28000 15300 1 0 0 EMBEDDED7432-1.sym
[
L 28260 15500 28600 15500 3 0 0 0 -1 -1
L 28260 16100 28600 16100 3 0 0 0 -1 -1
T 28600 16200 5 10 0 0 0 0
device=7432
T 28600 16400 5 10 0 0 0 0
slot=1
T 28600 16600 5 10 0 0 0 0
numslots=4
T 28600 16800 5 10 0 0 0 0
slot1=1,2,3
T 28600 17000 5 10 0 0 0 0
slot2=4,5,6
T 28600 17200 5 10 0 0 0 0
slot3=9,10,8
T 28600 17400 5 10 0 0 0 0
slot4=12,13,11
T 28300 15300 9 8 1 0 0 0
7432
A 28000 15800 400 -48 97 3 0 0 0 -1 -1
P 28300 16000 28000 16000 1
{
T 28100 16050 5 8 1 1 0 0
pin1=1
}
P 28300 15600 28000 15600 1
{
T 28100 15650 5 8 1 1 0 0
pin2=2
}
P 29300 15800 28988 15800 1
{
T 29085 15850 5 8 1 1 0 0
pin3=3
}
A 28600 15900 400 270 76 3 0 0 0 -1 -1
A 28600 15700 400 90 -76 3 0 0 0 -1 -1
]
C 35200 19100 1 0 0 EMBEDDED74541-1.sym
[
P 35200 21800 35500 21800 1
{
T 35342 21850 5 8 1 1 0 0
pin2=2
}
P 35200 21500 35500 21500 1
{
T 35342 21550 5 8 1 1 0 0
pin3=3
}
P 35200 21200 35500 21200 1
{
T 35342 21250 5 8 1 1 0 0
pin4=4
}
P 35200 20900 35500 20900 1
{
T 35342 20950 5 8 1 1 0 0
pin5=5
}
T 35500 22100 9 10 1 0 0 0
74541
V 35800 19350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 35800 19300 35800 19100 1
{
T 35684 19201 5 8 1 1 0 0
pin1=1
}
T 35560 21800 9 8 1 0 0 0
A1
T 35560 21500 9 8 1 0 0 0
A2
T 35560 21200 9 8 1 0 0 0
A3
T 35560 20900 9 8 1 0 0 0
A4
T 35560 20300 9 8 1 0 0 0
A6
T 35560 20000 9 8 1 0 0 0
A7
T 35560 19700 9 8 1 0 0 0
A8
P 35200 20600 35500 20600 1
{
T 35342 20650 5 8 1 1 0 0
pin6=6
}
P 35200 20300 35500 20300 1
{
T 35342 20350 5 8 1 1 0 0
pin7=7
}
P 35200 20000 35500 20000 1
{
T 35342 20050 5 8 1 1 0 0
pin8=8
}
P 35200 19700 35500 19700 1
{
T 35342 19750 5 8 1 1 0 0
pin9=9
}
T 35560 20600 9 8 1 0 0 0
A5
T 36655 21800 9 8 1 0 0 0
Y1
T 36655 21500 9 8 1 0 0 0
Y2
T 36655 20900 9 8 1 0 0 0
Y4
T 36655 20300 9 8 1 0 0 0
Y6
T 36655 20000 9 8 1 0 0 0
Y7
T 36655 19700 9 8 1 0 0 0
Y8
T 36655 20600 9 8 1 0 0 0
Y5
V 36600 19350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 36600 19300 36600 19100 1
{
T 36399 19201 5 8 1 1 0 0
pin19=19
}
T 35702 19460 9 8 1 0 0 0
1G
T 36498 19460 9 8 1 0 0 0
2G
P 36900 21800 37200 21800 1
{
T 36985 21850 5 8 1 1 0 0
pin18=18
}
P 36900 21500 37200 21500 1
{
T 36985 21550 5 8 1 1 0 0
pin17=17
}
P 36900 21200 37200 21200 1
{
T 36985 21250 5 8 1 1 0 0
pin16=16
}
P 36900 20900 37200 20900 1
{
T 36985 20950 5 8 1 1 0 0
pin15=15
}
P 36900 20600 37200 20600 1
{
T 36985 20650 5 8 1 1 0 0
pin14=14
}
P 36900 20300 37200 20300 1
{
T 36985 20350 5 8 1 1 0 0
pin13=13
}
P 36900 20000 37200 20000 1
{
T 36985 20050 5 8 1 1 0 0
pin12=12
}
P 36900 19700 37200 19700 1
{
T 36985 19750 5 8 1 1 0 0
pin11=11
}
T 36655 21200 9 8 1 0 0 0
Y3
B 35500 19400 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 37500 21800 5 10 0 0 0 0
device=74541
]
C 31700 19300 1 0 0 EMBEDDED7474-1.sym
[
L 32000 20000 32100 19900 3 0 0 0 -1 -1
L 32100 19900 32000 19800 3 0 0 0 -1 -1
T 32100 20000 9 8 1 0 0 0
CLK
T 32800 20900 9 8 1 0 0 0
Q
T 32100 20900 9 8 1 0 0 0
D
T 32748 19900 9 8 1 0 0 0
/Q
T 32600 19400 9 8 1 0 0 0
7474
B 32000 19600 1000 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 33500 21100 5 10 0 0 0 0
device=7474
T 33500 20300 5 10 0 0 0 0
slot=1
T 33500 20500 5 10 0 0 0 0
numslots=2
T 33500 20700 5 10 0 0 0 0
slot1=1,2,3,4,5,6
T 33500 20900 5 10 0 0 0 0
slot2=10,12,11,13,9,8
T 32356 20999 9 8 1 0 0 0
CLR
T 32356 19701 9 8 1 0 0 0
PRE
P 32000 19900 31700 19900 1
{
T 31800 19950 5 8 1 1 0 0
pin3=3
}
P 32000 20900 31700 20900 1
{
T 31800 20950 5 8 1 1 0 0
pin2=2
}
P 33300 20900 33000 20900 1
{
T 33085 20950 5 8 1 1 0 0
pin5=5
}
P 32500 21300 32500 21500 1
{
T 32300 21300 5 8 1 1 0 0
pin4=4
}
P 32500 19300 32500 19500 1
{
T 32300 19400 5 8 1 1 0 0
pin1=1
}
P 33100 19900 33300 19900 1
{
T 33130 19950 5 8 1 1 0 0
pin6=6
}
V 33050 19900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 32500 21250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 32500 19550 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
C 28200 13700 1 0 0 EMBEDDED7486-1.sym
[
L 28460 13900 28800 13900 3 0 0 0 -1 -1
L 28460 14500 28800 14500 3 0 0 0 -1 -1
T 28900 14600 5 10 0 0 0 0
device=7486
T 28900 14800 5 10 0 0 0 0
slot=1
T 28900 15000 5 10 0 0 0 0
numslots=4
T 28900 15200 5 10 0 0 0 0
slot1=1,2,3
T 28900 15400 5 10 0 0 0 0
slot2=4,5,6
T 28900 15600 5 10 0 0 0 0
slot3=9,10,8
T 28900 15800 5 10 0 0 0 0
slot4=12,13,11
A 28200 14200 400 -48 97 3 0 0 0 -1 -1
A 28100 14200 400 -48 97 3 0 0 0 -1 -1
T 28500 13700 9 8 1 0 0 0
7486
P 28500 14400 28200 14400 1
{
T 28240 14450 5 8 1 1 0 0
pin1=1
}
P 28500 14000 28200 14000 1
{
T 28240 14050 5 8 1 1 0 0
pin2=2
}
P 29188 14200 29500 14200 1
{
T 29285 14250 5 8 1 1 0 0
pin3=3
}
A 28800 14300 400 270 76 3 0 0 0 -1 -1
A 28800 14100 400 90 -76 3 0 0 0 -1 -1
]
C 47400 23300 1 0 0 EMBEDDED74541-1.sym
[
P 47400 26000 47700 26000 1
{
T 47542 26050 5 8 1 1 0 0
pin2=2
}
P 47400 25700 47700 25700 1
{
T 47542 25750 5 8 1 1 0 0
pin3=3
}
P 47400 25400 47700 25400 1
{
T 47542 25450 5 8 1 1 0 0
pin4=4
}
P 47400 25100 47700 25100 1
{
T 47542 25150 5 8 1 1 0 0
pin5=5
}
T 47700 26300 9 10 1 0 0 0
74541
V 48000 23550 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48000 23500 48000 23300 1
{
T 47884 23401 5 8 1 1 0 0
pin1=1
}
T 47760 26000 9 8 1 0 0 0
A1
T 47760 25700 9 8 1 0 0 0
A2
T 47760 25400 9 8 1 0 0 0
A3
T 47760 25100 9 8 1 0 0 0
A4
T 47760 24500 9 8 1 0 0 0
A6
T 47760 24200 9 8 1 0 0 0
A7
T 47760 23900 9 8 1 0 0 0
A8
P 47400 24800 47700 24800 1
{
T 47542 24850 5 8 1 1 0 0
pin6=6
}
P 47400 24500 47700 24500 1
{
T 47542 24550 5 8 1 1 0 0
pin7=7
}
P 47400 24200 47700 24200 1
{
T 47542 24250 5 8 1 1 0 0
pin8=8
}
P 47400 23900 47700 23900 1
{
T 47542 23950 5 8 1 1 0 0
pin9=9
}
T 47760 24800 9 8 1 0 0 0
A5
T 48855 26000 9 8 1 0 0 0
Y1
T 48855 25700 9 8 1 0 0 0
Y2
T 48855 25100 9 8 1 0 0 0
Y4
T 48855 24500 9 8 1 0 0 0
Y6
T 48855 24200 9 8 1 0 0 0
Y7
T 48855 23900 9 8 1 0 0 0
Y8
T 48855 24800 9 8 1 0 0 0
Y5
V 48800 23550 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48800 23500 48800 23300 1
{
T 48599 23401 5 8 1 1 0 0
pin19=19
}
T 47902 23660 9 8 1 0 0 0
1G
T 48698 23660 9 8 1 0 0 0
2G
P 49100 26000 49400 26000 1
{
T 49185 26050 5 8 1 1 0 0
pin18=18
}
P 49100 25700 49400 25700 1
{
T 49185 25750 5 8 1 1 0 0
pin17=17
}
P 49100 25400 49400 25400 1
{
T 49185 25450 5 8 1 1 0 0
pin16=16
}
P 49100 25100 49400 25100 1
{
T 49185 25150 5 8 1 1 0 0
pin15=15
}
P 49100 24800 49400 24800 1
{
T 49185 24850 5 8 1 1 0 0
pin14=14
}
P 49100 24500 49400 24500 1
{
T 49185 24550 5 8 1 1 0 0
pin13=13
}
P 49100 24200 49400 24200 1
{
T 49185 24250 5 8 1 1 0 0
pin12=12
}
P 49100 23900 49400 23900 1
{
T 49185 23950 5 8 1 1 0 0
pin11=11
}
T 48855 25400 9 8 1 0 0 0
Y3
B 47700 23600 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49700 26000 5 10 0 0 0 0
device=74541
]
C 44900 19700 1 0 0 EMBEDDED74138-1.sym
[
P 44900 22000 45200 22000 1
{
T 45000 22050 5 8 1 1 0 0
pin1=1
}
T 45260 22000 9 8 1 0 0 0
A
P 44900 21700 45200 21700 1
{
T 45000 21750 5 8 1 1 0 0
pin2=2
}
T 45260 21700 9 8 1 0 0 0
B 
P 44900 21400 45200 21400 1
{
T 45000 21450 5 8 1 1 0 0
pin3=3
}
T 45260 21400 9 8 1 0 0 0
C
V 45150 20200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44900 20200 45100 20200 1
{
T 45000 20250 5 8 1 1 0 0
pin4=4
}
T 45260 20200 9 8 1 0 0 0
G2A
V 45150 19900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44900 19900 45100 19900 1
{
T 45000 19950 5 8 1 1 0 0
pin5=5
}
T 45260 19900 9 8 1 0 0 0
G2B
P 44900 20500 45200 20500 1
{
T 45000 20550 5 8 1 1 0 0
pin6=6
}
T 45260 20500 9 8 1 0 0 0
G1
T 46360 19900 9 8 1 0 0 0
Y7
V 46650 22000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46700 22000 46900 22000 1
{
T 46685 22050 5 8 1 1 0 0
pin15=15 
}
T 46360 22000 9 8 1 0 0 0
Y0
V 46650 21700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46700 21700 46900 21700 1
{
T 46685 21750 5 8 1 1 0 0
pin14=14
}
T 46360 21700 9 8 1 0 0 0
Y1
V 46650 21400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46700 21400 46900 21400 1
{
T 46685 21450 5 8 1 1 0 0
pin13=13
}
T 46360 21400 9 8 1 0 0 0
Y2 
V 46650 21100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46700 21100 46900 21100 1
{
T 46685 21150 5 8 1 1 0 0
pin12=12
}
T 46360 21100 9 8 1 0 0 0
Y3
V 46650 20800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46700 20800 46900 20800 1
{
T 46685 20850 5 8 1 1 0 0
pin11=11
}
T 46360 20800 9 8 1 0 0 0
Y4
V 46650 20500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46700 20500 46900 20500 1
{
T 46685 20550 5 8 1 1 0 0
pin10=10
}
T 46360 20500 9 8 1 0 0 0
Y5
V 46650 20200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46700 20200 46900 20200 1
{
T 46685 20250 5 8 1 1 0 0
pin9=9
}
T 46360 20200 9 8 1 0 0 0
Y6
T 45200 22340 9 10 1 0 0 0
74138
P 46700 19900 46900 19900 1
{
T 46685 19950 5 8 1 1 0 0
pin7=7
}
V 46650 19900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45200 19700 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46700 22300 5 10 0 0 0 0
device=74138
]
C 35500 23100 1 0 0 EMBEDDED74139-1.sym
[
V 35750 25500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 35500 25500 35700 25500 1
{
T 35600 25550 5 8 1 1 0 0
pin1=1
}
T 35860 25500 9 8 1 0 0 0
G1 
P 35500 25200 35800 25200 1
{
T 35600 25250 5 8 1 1 0 0
pin2=2
}
T 35860 25200 9 8 1 0 0 0
A1 
P 35500 24900 35800 24900 1
{
T 35600 24950 5 8 1 1 0 0
pin3=3
}
T 35860 24900 9 8 1 0 0 0
B1
V 37250 25500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37300 25500 37500 25500 1
{
T 37285 25550 5 8 1 1 0 0
pin4=4
}
T 36860 25500 9 8 1 0 0 0
1Y0 
V 37250 25200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37300 25200 37500 25200 1
{
T 37285 25250 5 8 1 1 0 0
pin5=5
}
T 36860 25200 9 8 1 0 0 0
1Y1
V 37250 24900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37300 24900 37500 24900 1
{
T 37285 24950 5 8 1 1 0 0
pin6=6
}
T 36860 24900 9 8 1 0 0 0
1Y2
V 37250 24600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37300 24600 37500 24600 1
{
T 37285 24650 5 8 1 1 0 0
pin7=7
}
T 36860 24600 9 8 1 0 0 0
1Y3
V 35750 24200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 35500 24200 35700 24200 1
{
T 35600 24250 5 8 1 1 0 0
pin15=15
}
T 35860 24200 9 8 1 0 0 0
G2  
P 35500 23900 35800 23900 1
{
T 35600 23950 5 8 1 1 0 0
pin14=14
}
T 35860 23900 9 8 1 0 0 0
A2
P 35500 23600 35800 23600 1
{
T 35600 23650 5 8 1 1 0 0
pin13=13
}
T 35860 23600 9 8 1 0 0 0
B2
V 37250 24200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37300 24200 37500 24200 1
{
T 37285 24250 5 8 1 1 0 0
pin12=12
}
T 36860 24200 9 8 1 0 0 0
2Y0
V 37250 23900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37300 23900 37500 23900 1
{
T 37285 23950 5 8 1 1 0 0
pin11=11
}
T 36860 23900 9 8 1 0 0 0
2Y1
V 37250 23600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37300 23600 37500 23600 1
{
T 37285 23650 5 8 1 1 0 0
pin10=10
}
T 36860 23600 9 8 1 0 0 0
2Y2
V 37250 23300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37300 23300 37500 23300 1
{
T 37285 23350 5 8 1 1 0 0
pin9=9
}
T 36860 23300 9 8 1 0 0 0
2Y3
T 35800 25840 9 10 1 0 0 0
74139
B 35800 23100 1400 2700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 37300 25800 5 10 0 0 0 0
device=74139
]
C 45000 23000 1 0 0 EMBEDDED74151-1.sym
[
P 45000 24800 45300 24800 1
{
T 45100 24850 5 8 1 1 0 0
pin1=1
}
T 45360 24800 9 8 1 0 0 0
3
T 45480 24722 9 8 1 0 0 0
IN 
P 45000 25100 45300 25100 1
{
T 45100 25150 5 8 1 1 0 0
pin2=2
}
T 45360 25100 9 8 1 0 0 0
2
T 45480 25022 9 8 1 0 0 0
IN
P 45000 25400 45300 25400 1
{
T 45100 25450 5 8 1 1 0 0
pin3=3
}
T 45380 25400 9 8 1 0 0 0
1
T 45480 25322 9 8 1 0 0 0
IN
P 45000 25700 45300 25700 1
{
T 45100 25750 5 8 1 1 0 0
pin4=4
}
T 45360 25700 9 8 1 0 0 0
0
T 45480 25622 9 8 1 0 0 0
IN 
P 46700 25700 47000 25700 1
{
T 46785 25750 5 8 1 1 0 0
pin5=5
}
T 46160 25700 9 8 1 0 0 0
Y
T 46300 25622 9 8 1 0 0 0
OUT
V 46750 24300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46800 24300 47000 24300 1
{
T 46785 24350 5 8 1 1 0 0
pin6=6
}
T 46140 24300 9 8 1 0 0 0
W
T 46300 24222 9 8 1 0 0 0
OUT
V 45250 23200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 45000 23200 45200 23200 1
{
T 45100 23250 5 8 1 1 0 0
pin7=7
}
T 45360 23200 9 8 1 0 0 0
STROBE
P 45000 24500 45300 24500 1
{
T 45100 24550 5 8 1 1 0 0
pin15=15
}
T 45360 24500 9 8 1 0 0 0
4
T 45480 24422 9 8 1 0 0 0
IN
P 45000 24200 45300 24200 1
{
T 45100 24250 5 8 1 1 0 0
pin14=14
}
T 45360 24200 9 8 1 0 0 0
5
T 45480 24122 9 8 1 0 0 0
IN 
P 45000 23900 45300 23900 1
{
T 45100 23950 5 8 1 1 0 0
pin13=13
}
T 45360 23900 9 8 1 0 0 0
6
T 45480 23822 9 8 1 0 0 0
IN
P 45000 23600 45300 23600 1
{
T 45100 23650 5 8 1 1 0 0
pin12=12
}
T 45360 23600 9 8 1 0 0 0
7
T 45480 23522 9 8 1 0 0 0
IN
P 45000 26800 45300 26800 1
{
T 45100 26850 5 8 1 1 0 0
pin11=11
}
T 45360 26800 9 8 1 0 0 0
A
T 45480 26722 9 8 1 0 0 0
SEL 
P 45000 26500 45300 26500 1
{
T 45100 26550 5 8 1 1 0 0
pin10=10
}
T 45360 26500 9 8 1 0 0 0
B
T 45480 26422 9 8 1 0 0 0
SEL
P 45000 26200 45300 26200 1
{
T 45100 26250 5 8 1 1 0 0
pin9=9
}
T 45360 26200 9 8 1 0 0 0
C
T 45480 26122 9 8 1 0 0 0
SEL
T 45300 27150 9 10 1 0 0 0
74151
B 45300 23000 1400 4100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46800 27100 5 10 0 0 0 0
device=74151
]
C 41900 13900 1 0 0 EMBEDDED74153-1.sym
[
V 42150 16900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41900 16900 42100 16900 1
{
T 42000 16950 5 8 1 1 0 0
pin1=1
}
T 42260 16900 9 8 1 0 0 0
EN
T 42520 16822 9 8 1 0 0 0
1G
P 41900 17300 42200 17300 1
{
T 42000 17350 5 8 1 1 0 0
pin2=2
}
T 42260 17300 9 8 1 0 0 0
B
T 42380 17222 9 8 1 0 0 0
SEL
P 41900 15700 42200 15700 1
{
T 42000 15750 5 8 1 1 0 0
pin3=3
}
T 42260 15700 9 8 1 0 0 0
1C3
T 42600 15622 9 8 1 0 0 0
IN
P 41900 16000 42200 16000 1
{
T 42000 16050 5 8 1 1 0 0
pin4=4
}
T 42260 16000 9 8 1 0 0 0
1C2
T 42600 15922 9 8 1 0 0 0
IN
P 41900 16300 42200 16300 1
{
T 42000 16350 5 8 1 1 0 0
pin5=5
}
T 42260 16300 9 8 1 0 0 0
1C1
T 42600 16222 9 8 1 0 0 0
IN
P 41900 16600 42200 16600 1
{
T 42000 16650 5 8 1 1 0 0
pin6=6
}
T 42260 16600 9 8 1 0 0 0
1C0
T 42600 16522 9 8 1 0 0 0
IN
P 43600 16900 43900 16900 1
{
T 43685 16950 5 8 1 1 0 0
pin7=7
}
T 43000 16900 9 8 1 0 0 0
1Y
T 43200 16822 9 8 1 0 0 0
OUT
V 42150 15300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41900 15300 42100 15300 1
{
T 41985 15350 5 8 1 1 0 0
pin15=15
}
T 42260 15300 9 8 1 0 0 0
EN
T 42520 15222 9 8 1 0 0 0
2G
P 41900 17600 42200 17600 1
{
T 42000 17650 5 8 1 1 0 0
pin14=14
}
T 42260 17600 9 8 1 0 0 0
A
T 42380 17522 9 8 1 0 0 0
SEL
P 41900 14100 42200 14100 1
{
T 42000 14150 5 8 1 1 0 0
pin13=13
}
T 42260 14100 9 8 1 0 0 0
2C3
T 42600 14022 9 8 1 0 0 0
IN 
P 41900 14400 42200 14400 1
{
T 42000 14450 5 8 1 1 0 0
pin12=12
}
T 42260 14400 9 8 1 0 0 0
2C2
T 42600 14322 9 8 1 0 0 0
IN
P 41900 14700 42200 14700 1
{
T 42000 14750 5 8 1 1 0 0
pin11=11
}
T 42260 14700 9 8 1 0 0 0
2C1
T 42600 14622 9 8 1 0 0 0
IN
P 41900 15000 42200 15000 1
{
T 42000 15050 5 8 1 1 0 0
pin10=10
}
T 42260 15000 9 8 1 0 0 0
2C0
T 42600 14922 9 8 1 0 0 0
IN
P 43600 15300 43900 15300 1
{
T 43685 15350 5 8 1 1 0 0
pin9=9
}
T 43000 15300 9 8 1 0 0 0
2Y
T 43200 15222 9 8 1 0 0 0
OUT 
T 42200 17950 9 10 1 0 0 0
74153
B 42200 13900 1400 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43700 17900 5 10 0 0 0 0
device=74153
]
C 42700 18400 1 0 0 EMBEDDED74154-1.sym
[
P 44400 23100 44700 23100 1
{
T 44485 23150 5 8 1 1 0 0
pin1=1
}
T 44090 23100 9 8 1 0 0 0
Y0
P 44400 22800 44700 22800 1
{
T 44485 22850 5 8 1 1 0 0
pin2=2
}
T 44090 22800 9 8 1 0 0 0
Y1
P 44400 22500 44700 22500 1
{
T 44485 22550 5 8 1 1 0 0
pin3=3
}
T 44090 22500 9 8 1 0 0 0
Y2
P 44400 22200 44700 22200 1
{
T 44485 22250 5 8 1 1 0 0
pin4=4
}
T 44090 22200 9 8 1 0 0 0
Y3
P 44400 21900 44700 21900 1
{
T 44485 21950 5 8 1 1 0 0
pin5=5
}
T 44090 21900 9 8 1 0 0 0
Y4
P 44400 21600 44700 21600 1
{
T 44485 21650 5 8 1 1 0 0
pin6=6
}
T 44090 21600 9 8 1 0 0 0
Y5
P 44400 21300 44700 21300 1
{
T 44485 21350 5 8 1 1 0 0
pin7=7
}
T 44090 21300 9 8 1 0 0 0
Y6
P 44400 21000 44700 21000 1
{
T 44485 21050 5 8 1 1 0 0
pin8=8
}
T 44090 21000 9 8 1 0 0 0
Y7
P 44400 20700 44700 20700 1
{
T 44485 20750 5 8 1 1 0 0
pin9=9
}
T 44090 20700 9 8 1 0 0 0
Y8
P 44400 20400 44700 20400 1
{
T 44485 20450 5 8 1 1 0 0
pin10=10
}
T 44090 20400 9 8 1 0 0 0
Y9
P 44400 20100 44700 20100 1
{
T 44485 20150 5 8 1 1 0 0
pin11=11
}
T 44090 20100 9 8 1 0 0 0
Y10
P 42700 23100 43000 23100 1
{
T 42785 23150 5 8 1 1 0 0
pin23=23
}
T 43060 23100 9 8 1 0 0 0
A
T 43180 23022 9 8 1 0 0 0
SEL
P 42700 22800 43000 22800 1
{
T 42785 22850 5 8 1 1 0 0
pin22=22
}
T 43060 22800 9 8 1 0 0 0
B
T 43180 22722 9 8 1 0 0 0
SEL
P 42700 22500 43000 22500 1
{
T 42785 22550 5 8 1 1 0 0
pin21=21
}
T 43060 22500 9 8 1 0 0 0
C
T 43180 22422 9 8 1 0 0 0
SEL
P 42700 22200 43000 22200 1
{
T 42785 22250 5 8 1 1 0 0
pin20=20
}
T 43060 22200 9 8 1 0 0 0
D
T 43180 22122 9 8 1 0 0 0
SEL
P 42700 18900 43000 18900 1
{
T 42785 18950 5 8 1 1 0 0
pin19=19
}
T 43090 18900 9 8 1 0 0 0
G2
P 42700 18600 43000 18600 1
{
T 42785 18650 5 8 1 1 0 0
pin18=18
}
T 43090 18600 9 8 1 0 0 0
G1
P 44400 18600 44700 18600 1
{
T 44485 18650 5 8 1 1 0 0
pin17=17
}
T 44090 18600 9 8 1 0 0 0
Y15
P 44400 18900 44700 18900 1
{
T 44485 18950 5 8 1 1 0 0
pin16=16
}
T 44090 18900 9 8 1 0 0 0
Y14
P 44400 19200 44700 19200 1
{
T 44485 19250 5 8 1 1 0 0
pin15=15
}
T 44090 19200 9 8 1 0 0 0
Y13
P 44400 19500 44700 19500 1
{
T 44485 19550 5 8 1 1 0 0
pin14=14
}
T 44090 19500 9 8 1 0 0 0
Y12
P 44400 19800 44700 19800 1
{
T 44485 19850 5 8 1 1 0 0
pin13=13
}
T 44090 19800 9 8 1 0 0 0
Y11
T 43000 23450 9 10 1 0 0 0
74154 
B 43000 18400 1400 5000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44600 23400 5 10 0 0 0 0
device=74154
]
C 48900 15600 1 0 0 EMBEDDED74161-1.sym
[
V 49150 16100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48900 16100 49100 16100 1
{
T 49000 16150 5 8 1 1 0 0
pin1=1
}
T 49260 16100 9 8 1 0 0 0
CLR
P 48900 15800 49200 15800 1
{
T 49000 15850 5 8 1 1 0 0
pin2=2
}
T 49260 15800 9 8 1 0 0 0
CLK
P 48900 18300 49200 18300 1
{
T 49000 18350 5 8 1 1 0 0
pin3=3
}
T 49260 18300 9 8 1 0 0 0
A
P 48900 18000 49200 18000 1
{
T 49000 18050 5 8 1 1 0 0
pin4=4
}
T 49260 18000 9 8 1 0 0 0
B
P 48900 17700 49200 17700 1
{
T 49000 17750 5 8 1 1 0 0
pin5=5
}
T 49260 17700 9 8 1 0 0 0
C
P 48900 17400 49200 17400 1
{
T 49000 17450 5 8 1 1 0 0
pin6=6
}
T 49260 17400 9 8 1 0 0 0
D
P 48900 16700 49200 16700 1
{
T 49000 16750 5 8 1 1 0 0
pin7=7
}
T 49260 16700 9 8 1 0 0 0
EN
T 49490 16622 9 8 1 0 0 0
P
P 50600 15800 50900 15800 1
{
T 50685 15850 5 8 1 1 0 0
pin15=15
}
T 49970 15800 9 8 1 0 0 0
CARRY
P 50600 18300 50900 18300 1
{
T 50685 18350 5 8 1 1 0 0
pin14=14
}
T 50340 18300 9 8 1 0 0 0
Q
T 50460 18222 9 8 1 0 0 0
A 
P 50600 18000 50900 18000 1
{
T 50685 18050 5 8 1 1 0 0
pin13=13
}
T 50340 18000 9 8 1 0 0 0
Q
T 50460 17922 9 8 1 0 0 0
B
P 50600 17700 50900 17700 1
{
T 50685 17750 5 8 1 1 0 0
pin12=12
}
T 50340 17700 9 8 1 0 0 0
Q
T 50460 17622 9 8 1 0 0 0
C
P 50600 17400 50900 17400 1
{
T 50685 17450 5 8 1 1 0 0
pin11=11
}
T 50340 17400 9 8 1 0 0 0
Q
T 50460 17322 9 8 1 0 0 0
D
P 48900 17000 49200 17000 1
{
T 49000 17050 5 8 1 1 0 0
pin10=10
}
T 49260 17000 9 8 1 0 0 0
EN
T 49490 16922 9 8 1 0 0 0
T 
P 48900 16400 49200 16400 1
{
T 49000 16450 5 8 1 1 0 0
pin9=9
}
T 49260 16400 9 8 1 0 0 0
LOAD
T 49200 18650 9 10 1 0 0 0
74161
B 49200 15600 1400 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50700 18600 5 10 0 0 0 0
device=74161
]
C 40200 23500 1 0 0 EMBEDDED74164-1.sym
[
P 40200 25800 40500 25800 1
{
T 40300 25850 5 8 1 1 0 0
pin1=1
}
T 40560 25800 9 8 1 0 0 0
A
P 40200 25500 40500 25500 1
{
T 40300 25550 5 8 1 1 0 0
pin2=2
}
T 40560 25500 9 8 1 0 0 0
B
P 41900 25800 42200 25800 1
{
T 41985 25850 5 8 1 1 0 0
pin3=3
}
T 41640 25800 9 8 1 0 0 0
Q
T 41760 25722 9 8 1 0 0 0
A
P 41900 25500 42200 25500 1
{
T 41985 25550 5 8 1 1 0 0
pin4=4
}
T 41640 25500 9 8 1 0 0 0
Q
T 41760 25422 9 8 1 0 0 0
B
P 41900 25200 42200 25200 1
{
T 41985 25250 5 8 1 1 0 0
pin5=5
}
T 41640 25200 9 8 1 0 0 0
Q
T 41760 25122 9 8 1 0 0 0
C
P 41900 24900 42200 24900 1
{
T 41985 24950 5 8 1 1 0 0
pin6=6
}
T 41640 24900 9 8 1 0 0 0
Q
T 41760 24822 9 8 1 0 0 0
D
P 41900 23700 42200 23700 1
{
T 41985 23750 5 8 1 1 0 0
pin13=13
}
T 41640 23700 9 8 1 0 0 0
Q
T 41760 23622 9 8 1 0 0 0
H
P 41900 24000 42200 24000 1
{
T 41985 24050 5 8 1 1 0 0
pin12=12
}
T 41640 24000 9 8 1 0 0 0
Q
T 41760 23922 9 8 1 0 0 0
G
P 41900 24300 42200 24300 1
{
T 41985 24350 5 8 1 1 0 0
pin11=11
}
T 41640 24300 9 8 1 0 0 0
Q
T 41760 24222 9 8 1 0 0 0
F
P 41900 24600 42200 24600 1
{
T 41985 24650 5 8 1 1 0 0
pin10=10
}
T 41640 24600 9 8 1 0 0 0
Q
T 41760 24522 9 8 1 0 0 0
E
V 40450 24000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 40200 24000 40400 24000 1
{
T 40300 24050 5 8 1 1 0 0
pin9=9
}
T 40560 24000 9 8 1 0 0 0
CLR 
P 40200 23700 40500 23700 1
{
T 40300 23750 5 8 1 1 0 0
pin8=8
}
T 40560 23700 9 8 1 0 0 0
CLK
T 40500 26140 9 10 1 0 0 0
74164
B 40500 23500 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42000 26100 5 10 0 0 0 0
device=74164
]
C 40200 19500 1 0 0 EMBEDDED74245-1.sym
[
P 40200 19600 40500 19600 1
{
T 40300 19650 5 8 1 1 0 0
pin1=1
}
T 40560 19600 9 8 1 0 0 0
DIR
P 40200 22300 40500 22300 1
{
T 40300 22350 5 8 1 1 0 0
pin2=2
}
T 40560 22300 9 8 1 0 0 0
A1
P 40200 22000 40500 22000 1
{
T 40300 22050 5 8 1 1 0 0
pin3=3
}
T 40560 22000 9 8 1 0 0 0
A2
P 40200 21700 40500 21700 1
{
T 40300 21750 5 8 1 1 0 0
pin4=4
}
T 40560 21700 9 8 1 0 0 0
A3
P 40200 21400 40500 21400 1
{
T 40300 21450 5 8 1 1 0 0
pin5=5
}
T 40560 21400 9 8 1 0 0 0
A4 
P 40200 21100 40500 21100 1
{
T 40300 21150 5 8 1 1 0 0
pin6=6
}
T 40560 21100 9 8 1 0 0 0
A5
P 40200 20800 40500 20800 1
{
T 40300 20850 5 8 1 1 0 0
pin7=7
}
T 40560 20800 9 8 1 0 0 0
A6
P 40200 20500 40500 20500 1
{
T 40300 20550 5 8 1 1 0 0
pin8=8
}
T 40560 20500 9 8 1 0 0 0
A7
P 40200 20200 40500 20200 1
{
T 40300 20250 5 8 1 1 0 0
pin9=9
}
T 40560 20200 9 8 1 0 0 0
A8
V 40450 19900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 40200 19900 40400 19900 1
{
T 40300 19950 5 8 1 1 0 0
pin19=19
}
T 40560 19900 9 8 1 0 0 0
ENABLE
P 41900 22300 42200 22300 1
{
T 41985 22350 5 8 1 1 0 0
pin18=18
}
T 41660 22300 9 8 1 0 0 0
B1
P 41900 22000 42200 22000 1
{
T 41985 22050 5 8 1 1 0 0
pin17=17
}
T 41660 22000 9 8 1 0 0 0
B2
P 41900 21700 42200 21700 1
{
T 41985 21750 5 8 1 1 0 0
pin16=16
}
T 41660 21700 9 8 1 0 0 0
B3
P 41900 21400 42200 21400 1
{
T 41985 21450 5 8 1 1 0 0
pin15=15
}
T 41660 21400 9 8 1 0 0 0
B4
P 41900 21100 42200 21100 1
{
T 41985 21150 5 8 1 1 0 0
pin14=14
}
T 41660 21100 9 8 1 0 0 0
B5
P 41900 20800 42200 20800 1
{
T 41985 20850 5 8 1 1 0 0
pin13=13
}
T 41660 20800 9 8 1 0 0 0
B6
P 41900 20500 42200 20500 1
{
T 41985 20550 5 8 1 1 0 0
pin12=12
}
T 41660 20500 9 8 1 0 0 0
B7
P 41900 20200 42200 20200 1
{
T 41985 20250 5 8 1 1 0 0
pin11=11
}
T 41660 20200 9 8 1 0 0 0
B8
T 40500 22640 9 10 1 0 0 0
74245 
B 40500 19400 1400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42100 22600 5 10 0 0 0 0
device=74245
]
C 37800 23000 1 0 0 EMBEDDED74574-1.sym
[
P 37800 23500 38000 23500 1
{
T 37900 23550 5 8 1 1 0 0
pin1=1
}
T 38160 23500 9 8 1 0 0 0
OUT
P 37800 25900 38100 25900 1
{
T 37900 25950 5 8 1 1 0 0
pin2=2
}
T 38160 25900 9 8 1 0 0 0
1D
P 37800 25600 38100 25600 1
{
T 37900 25650 5 8 1 1 0 0
pin3=3
}
T 38160 25600 9 8 1 0 0 0
2D
P 37800 25300 38100 25300 1
{
T 37900 25350 5 8 1 1 0 0
pin4=4
}
T 38160 25300 9 8 1 0 0 0
3D
P 37800 25000 38100 25000 1
{
T 37900 25050 5 8 1 1 0 0
pin5=5
}
T 38160 25000 9 8 1 0 0 0
4D
P 37800 24700 38100 24700 1
{
T 37900 24750 5 8 1 1 0 0
pin6=6
}
T 38160 24700 9 8 1 0 0 0
5D
P 37800 24400 38100 24400 1
{
T 37900 24450 5 8 1 1 0 0
pin7=7
}
T 38160 24400 9 8 1 0 0 0
6D
P 37800 24100 38100 24100 1
{
T 37900 24150 5 8 1 1 0 0
pin8=8
}
T 38160 24100 9 8 1 0 0 0
7D
P 37800 23800 38100 23800 1
{
T 37900 23850 5 8 1 1 0 0
pin9=9
}
T 38160 23800 9 8 1 0 0 0
8D
P 39500 25900 39800 25900 1
{
T 39585 25950 5 8 1 1 0 0
pin19=19
}
T 39260 25900 9 8 1 0 0 0
1Q
P 39500 25600 39800 25600 1
{
T 39585 25650 5 8 1 1 0 0
pin18=18
}
T 39260 25600 9 8 1 0 0 0
2Q
P 39500 25300 39800 25300 1
{
T 39585 25350 5 8 1 1 0 0
pin17=17
}
T 39260 25300 9 8 1 0 0 0
3Q
P 39500 25000 39800 25000 1
{
T 39585 25000 5 8 1 1 0 0
pin16=16
}
T 39260 25000 9 8 1 0 0 0
4Q
P 39500 24700 39800 24700 1
{
T 39585 24750 5 8 1 1 0 0
pin15=15
}
T 39260 24700 9 8 1 0 0 0
5Q
P 39500 24400 39800 24400 1
{
T 39585 24450 5 8 1 1 0 0
pin14=14
}
T 39260 24400 9 8 1 0 0 0
6Q
P 39500 24100 39800 24100 1
{
T 39585 24150 5 8 1 1 0 0
pin13=13
}
T 39260 24100 9 8 1 0 0 0
7Q
P 39500 23800 39800 23800 1
{
T 39585 23850 5 8 1 1 0 0
pin12=12
}
T 39260 23800 9 8 1 0 0 0
8Q
P 37800 23200 38100 23200 1
{
T 37900 23250 5 8 1 1 0 0
pin11=11
}
T 38160 23200 9 8 1 0 0 0
CLOCK
T 38100 26240 9 10 1 0 0 0
74574
B 38100 23000 1400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39600 26200 5 10 0 0 0 0
device=74574
V 38050 23500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
C 37800 19600 1 0 0 EMBEDDED74123-1.sym
[
P 37800 21900 38100 21900 1
{
T 37900 21950 5 8 1 1 0 0
pin1=1
}
T 38160 21900 9 8 1 0 0 0
A1
P 37800 21600 38100 21600 1
{
T 37900 21650 5 8 1 1 0 0
pin2=2
}
T 38160 21600 9 8 1 0 0 0
B1
V 38050 21300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37800 21300 38000 21300 1
{
T 37900 21350 5 8 1 1 0 0
pin3=3
}
T 38160 21300 9 8 1 0 0 0
CLR1
V 38050 21000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37800 21000 38000 21000 1
{
T 37900 21050 5 8 1 1 0 0
pin4=4
}
T 38160 21000 9 8 1 0 0 0
Q1
P 37800 20600 38100 20600 1
{
T 37900 20650 5 8 1 1 0 0
pin5=5
}
T 38160 20600 9 8 1 0 0 0
Q2
P 37800 20300 38100 20300 1
{
T 37900 20350 5 8 1 1 0 0
pin6=6
}
T 38160 20300 9 8 1 0 0 0
C
T 38290 20222 9 8 1 0 0 0
EXT2 
P 37800 20000 38100 20000 1
{
T 37900 20050 5 8 1 1 0 0
pin7=7
}
T 38160 20000 9 8 1 0 0 0
R
T 38290 19922 9 8 1 0 0 0
EXT2
P 39500 21900 39800 21900 1
{
T 39585 21950 5 8 1 1 0 0
pin15=15
}
T 38930 21900 9 8 1 0 0 0
R
T 39070 21822 9 8 1 0 0 0
EXT1
P 39500 21600 39800 21600 1
{
T 39585 21650 5 8 1 1 0 0
pin14=14
}
T 38930 21600 9 8 1 0 0 0
C
T 39070 21522 9 8 1 0 0 0
EXT1
P 39500 21300 39800 21300 1
{
T 39585 21350 5 8 1 1 0 0
pin13=13
}
T 39200 21300 9 8 1 0 0 0
Q1
V 39550 20900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 39600 20900 39800 20900 1
{
T 39585 20950 5 8 1 1 0 0
pin12=12
}
T 39200 20900 9 8 1 0 0 0
Q2
V 39550 20600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 39600 20600 39800 20600 1
{
T 39585 20650 5 8 1 1 0 0
pin11=11
}
T 39000 20600 9 8 1 0 0 0
CLR2
P 39500 20300 39800 20300 1
{
T 39585 20350 5 8 1 1 0 0
pin10=10
}
T 39200 20300 9 8 1 0 0 0
B2
P 39500 20000 39800 20000 1
{
T 39585 20050 5 8 1 1 0 0
pin9=9
}
T 39200 20000 9 8 1 0 0 0
A2
T 38100 22340 9 10 1 0 0 0
74123
B 38100 19600 1400 2700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 38400 19700 9 4 1 0 0 0
Symbol Unfinished
]
C 18300 16500 1 0 0 EMBEDDEDzener-1.sym
[
L 18600 16900 18600 16500 3 0 0 0 -1 -1
L 18900 16700 18600 16500 3 0 0 0 -1 -1
L 18900 16700 18600 16900 3 0 0 0 -1 -1
T 18700 17100 5 10 0 0 0 0
device=ZENER DIODE
L 18900 16900 18900 16500 3 0 0 0 -1 -1
P 19200 16700 19000 16700 1
{
T 19000 16750 5 8 0 1 0 0
pin2=2
}
P 18500 16700 18300 16700 1
{
T 18400 16750 5 8 0 1 0 0
pin1=1
}
L 19000 16700 18900 16700 3 0 0 0 -1 -1
L 18600 16700 18500 16700 3 0 0 0 -1 -1
L 18900 16900 18800 16900 3 0 0 0 -1 -1
L 18900 16500 19000 16500 3 0 0 0 -1 -1
]
C 18400 15800 1 0 0 EMBEDDEDdiode-1.sym
[
L 18700 16200 18700 15800 3 0 0 0 -1 -1
L 18700 16200 19000 16000 3 0 0 0 -1 -1
T 18800 16400 5 10 0 0 0 0
device=DIODE
L 19000 16000 18700 15800 3 0 0 0 -1 -1
L 19000 16200 19000 15800 3 0 0 0 -1 -1
P 18400 16000 18600 16000 1
{
T 18500 16050 5 8 0 1 0 0
pin1=1
}
P 19300 16000 19100 16000 1
{
T 19100 16050 5 8 0 1 0 0
pin2=2
}
L 19100 16000 19000 16000 3 0 0 0 -1 -1
L 18700 16000 18600 16000 3 0 0 0 -1 -1
]
C 35300 12400 1 0 0 EMBEDDED27512-1.sym
[
P 35300 13300 35600 13300 1
{
T 35400 13350 5 8 1 1 0 0
pin1=1
}
T 35660 13300 9 8 1 0 0 0
A15
P 35300 14200 35600 14200 1
{
T 35400 14250 5 8 1 1 0 0
pin2=2
}
T 35660 14200 9 8 1 0 0 0
A12
P 35300 15700 35600 15700 1
{
T 35400 15750 5 8 1 1 0 0
pin3=3
}
T 35660 15700 9 8 1 0 0 0
A7
P 35300 16000 35600 16000 1
{
T 35400 16050 5 8 1 1 0 0
pin4=4
}
T 35660 16000 9 8 1 0 0 0
A6
P 35300 16300 35600 16300 1
{
T 35400 16350 5 8 1 1 0 0
pin5=5
}
T 35660 16300 9 8 1 0 0 0
A5 
P 35300 16600 35600 16600 1
{
T 35400 16650 5 8 1 1 0 0
pin6=6
}
T 35660 16600 9 8 1 0 0 0
A4
P 35300 16900 35600 16900 1
{
T 35400 16950 5 8 1 1 0 0
pin7=7
}
T 35660 16900 9 8 1 0 0 0
A3
P 35300 17200 35600 17200 1
{
T 35400 17250 5 8 1 1 0 0
pin8=8
}
T 35660 17200 9 8 1 0 0 0
A2
P 35300 17500 35600 17500 1
{
T 35400 17550 5 8 1 1 0 0
pin9=9
}
T 35660 17500 9 8 1 0 0 0
A1
P 35300 17800 35600 17800 1
{
T 35400 17850 5 8 1 1 0 0
pin10=10
}
T 35660 17800 9 8 1 0 0 0
A0
P 37600 17800 37900 17800 1
{
T 37685 17850 5 8 1 1 0 0
pin11=11
}
T 37360 17800 9 8 1 0 0 0
D0 
P 37600 17500 37900 17500 1
{
T 37685 17550 5 8 1 1 0 0
pin12=12
}
T 37360 17500 9 8 1 0 0 0
D1
P 37600 17200 37900 17200 1
{
T 37685 17250 5 8 1 1 0 0
pin13=13
}
T 37360 17200 9 8 1 0 0 0
D2
P 35300 13600 35600 13600 1
{
T 35400 13650 5 8 1 1 0 0
pin27=27
}
T 35660 13600 9 8 1 0 0 0
A14
P 35300 13900 35600 13900 1
{
T 35400 13950 5 8 1 1 0 0
pin26=26
}
T 35660 13900 9 8 1 0 0 0
A13
P 35300 15400 35600 15400 1
{
T 35400 15450 5 8 1 1 0 0
pin25=25
}
T 35660 15400 9 8 1 0 0 0
A8
P 35300 15100 35600 15100 1
{
T 35400 15150 5 8 1 1 0 0
pin24=24
}
T 35660 15100 9 8 1 0 0 0
A9
P 35300 14500 35600 14500 1
{
T 35400 14550 5 8 1 1 0 0
pin23=23
}
T 35660 14500 9 8 1 0 0 0
A11
V 35550 12900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 35300 12900 35500 12900 1
{
T 35315 12950 5 8 1 1 0 0
pin22=22
}
T 35660 12900 9 8 1 0 0 0
OE/VPP
L 35660 13034 35860 13034 3 0 0 0 -1 -1
P 35300 14800 35600 14800 1
{
T 35400 14850 5 8 1 1 0 0
pin21=21
}
T 35660 14800 9 8 1 0 0 0
A10
V 35550 12600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 35300 12600 35500 12600 1
{
T 35314 12650 5 8 1 1 0 0
pin20=20
}
T 35660 12600 9 8 1 0 0 0
CE
L 35660 12734 35860 12734 3 0 0 0 -1 -1
P 37600 15700 37900 15700 1
{
T 37685 15750 5 8 1 1 0 0
pin19=19
}
T 37360 15700 9 8 1 0 0 0
D7
P 37600 16000 37900 16000 1
{
T 37685 16050 5 8 1 1 0 0
pin18=18
}
T 37360 16000 9 8 1 0 0 0
D6
P 37600 16300 37900 16300 1
{
T 37685 16350 5 8 1 1 0 0
pin17=17
}
T 37360 16300 9 8 1 0 0 0
D5
P 37600 16600 37900 16600 1
{
T 37685 16650 5 8 1 1 0 0
pin16=16
}
T 37360 16600 9 8 1 0 0 0
D4
P 37600 16900 37900 16900 1
{
T 37685 16950 5 8 1 1 0 0
pin15=15
}
T 37360 16900 9 8 1 0 0 0
D3
T 35600 18150 9 10 1 0 0 0
27512 
B 35600 12400 2000 5700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 37700 18100 5 10 0 0 0 0
device=27512
]
C 38300 12400 1 0 0 EMBEDDED62256-1.sym
[
P 38300 13600 38600 13600 1
{
T 38400 13650 5 8 1 1 0 0
pin1=1
}
T 38660 13600 9 8 1 0 0 0
A14
P 38300 14200 38600 14200 1
{
T 38400 14250 5 8 1 1 0 0
pin2=2
}
T 38660 14200 9 8 1 0 0 0
A12
P 38300 15700 38600 15700 1
{
T 38400 15750 5 8 1 1 0 0
pin3=3
}
T 38660 15700 9 8 1 0 0 0
A7
P 38300 16000 38600 16000 1
{
T 38400 16050 5 8 1 1 0 0
pin4=4
}
T 38660 16000 9 8 1 0 0 0
A6
P 38300 16300 38600 16300 1
{
T 38400 16350 5 8 1 1 0 0
pin5=5
}
T 38660 16300 9 8 1 0 0 0
A5 
P 38300 16600 38600 16600 1
{
T 38400 16650 5 8 1 1 0 0
pin6=6
}
T 38660 16600 9 8 1 0 0 0
A4
P 38300 16900 38600 16900 1
{
T 38400 16950 5 8 1 1 0 0
pin7=7
}
T 38660 16900 9 8 1 0 0 0
A3
P 38300 17200 38600 17200 1
{
T 38400 17250 5 8 1 1 0 0
pin8=8
}
T 38660 17200 9 8 1 0 0 0
A2
P 38300 17500 38600 17500 1
{
T 38400 17550 5 8 1 1 0 0
pin9=9
}
T 38660 17500 9 8 1 0 0 0
A1
P 38300 17800 38600 17800 1
{
T 38400 17850 5 8 1 1 0 0
pin10=10
}
T 38660 17800 9 8 1 0 0 0
A0
P 40600 17800 40900 17800 1
{
T 40685 17850 5 8 1 1 0 0
pin11=11
}
T 40360 17800 9 8 1 0 0 0
D0 
P 40600 17500 40900 17500 1
{
T 40685 17550 5 8 1 1 0 0
pin12=12
}
T 40360 17500 9 8 1 0 0 0
D1
P 40600 17200 40900 17200 1
{
T 40685 17250 5 8 1 1 0 0
pin13=13
}
T 40360 17200 9 8 1 0 0 0
D2
P 38300 13200 38600 13200 1
{
T 38400 13250 5 8 1 1 0 0
pin27=27
}
T 38660 13200 9 8 1 0 0 0
WE
L 38660 13334 38860 13334 3 0 0 0 -1 -1
P 38300 13900 38600 13900 1
{
T 38400 13950 5 8 1 1 0 0
pin26=26
}
T 38660 13900 9 8 1 0 0 0
A13
P 38300 15400 38600 15400 1
{
T 38400 15450 5 8 1 1 0 0
pin25=25
}
T 38660 15400 9 8 1 0 0 0
A8
P 38300 15100 38600 15100 1
{
T 38400 15150 5 8 1 1 0 0
pin24=24
}
T 38660 15100 9 8 1 0 0 0
A9
P 38300 14500 38600 14500 1
{
T 38400 14550 5 8 1 1 0 0
pin23=23
}
T 38660 14500 9 8 1 0 0 0
A11
V 38550 12900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 38300 12900 38500 12900 1
{
T 38315 12950 5 8 1 1 0 0
pin22=22
}
T 38660 12900 9 8 1 0 0 0
OE
L 38660 13034 38860 13034 3 0 0 0 -1 -1
P 38300 14800 38600 14800 1
{
T 38400 14850 5 8 1 1 0 0
pin21=21
}
T 38660 14800 9 8 1 0 0 0
A10
V 38550 12610 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 38300 12600 38500 12600 1
{
T 38315 12650 5 8 1 1 0 0
pin20=20
}
T 38660 12600 9 8 1 0 0 0
CS
L 38660 12734 38860 12734 3 0 0 0 -1 -1
P 40600 15700 40900 15700 1
{
T 40685 15750 5 8 1 1 0 0
pin19=19
}
T 40360 15700 9 8 1 0 0 0
D7
P 40600 16000 40900 16000 1
{
T 40685 16050 5 8 1 1 0 0
pin18=18
}
T 40360 16000 9 8 1 0 0 0
D6
P 40600 16300 40900 16300 1
{
T 40685 16350 5 8 1 1 0 0
pin17=17
}
T 40360 16300 9 8 1 0 0 0
D5
P 40600 16600 40900 16600 1
{
T 40685 16650 5 8 1 1 0 0
pin16=16
}
T 40360 16600 9 8 1 0 0 0
D4
P 40600 16900 40900 16900 1
{
T 40685 16950 5 8 1 1 0 0
pin15=15
}
T 40360 16900 9 8 1 0 0 0
D3
T 38600 18150 9 10 1 0 0 0
62256 
B 38600 12400 2000 5700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 40700 18100 5 10 0 0 0 0
device=62256
]
C 40900 30900 1 90 0 EMBEDDED8086-1.sym
[
P 34100 30900 34100 31200 1
{
T 34048 31042 5 8 1 1 90 0
pin1=1
}
T 34100 31260 9 8 1 0 90 0
GND
P 34600 30900 34600 31200 1
{
T 34548 31042 5 8 1 1 90 0
pin2=2
}
T 34600 31260 9 8 1 0 90 0
AD14
P 34900 30900 34900 31200 1
{
T 34848 31042 5 8 1 1 90 0
pin3=3
}
T 34900 31260 9 8 1 0 90 0
AD13
P 35200 30900 35200 31200 1
{
T 35148 31042 5 8 1 1 90 0
pin4=4
}
T 35200 31260 9 8 1 0 90 0
AD12
P 35500 30900 35500 31200 1
{
T 35448 31042 5 8 1 1 90 0
pin5=5
}
T 35500 31260 9 8 1 0 90 0
AD11
P 35800 30900 35800 31200 1
{
T 35748 31042 5 8 1 1 90 0
pin6=6
}
T 35800 31260 9 8 1 0 90 0
AD10
P 36100 30900 36100 31200 1
{
T 36048 31042 5 8 1 1 90 0
pin7=7
}
T 36100 31260 9 8 1 0 90 0
AD9
P 36400 30900 36400 31200 1
{
T 36348 31042 5 8 1 1 90 0
pin8=8
}
T 36400 31260 9 8 1 0 90 0
AD8
P 36900 30900 36900 31200 1
{
T 36848 31042 5 8 1 1 90 0
pin9=9
}
T 36900 31260 9 8 1 0 90 0
AD7
P 37200 30900 37200 31200 1
{
T 37148 31042 5 8 1 1 90 0
pin10=10
}
T 37200 31260 9 8 1 0 90 0
AD6
P 37500 30900 37500 31200 1
{
T 37448 31042 5 8 1 1 90 0
pin11=11
}
T 37500 31260 9 8 1 0 90 0
AD5
P 37800 30900 37800 31200 1
{
T 37748 31042 5 8 1 1 90 0
pin12=12
}
T 37800 31260 9 8 1 0 90 0
AD4
P 38100 30900 38100 31200 1
{
T 38048 31042 5 8 1 1 90 0
pin13=13
}
T 38100 31260 9 8 1 0 90 0
AD3
P 38400 30900 38400 31200 1
{
T 38348 31042 5 8 1 1 90 0
pin14=14
}
T 38400 31260 9 8 1 0 90 0
AD2
P 38700 30900 38700 31200 1
{
T 38648 31042 5 8 1 1 90 0
pin15=15
}
T 38700 31260 9 8 1 0 90 0
AD1
P 39000 30900 39000 31200 1
{
T 38948 31042 5 8 1 1 90 0
pin16=16
}
T 39000 31260 9 8 1 0 90 0
AD0
P 39400 30900 39400 31200 1
{
T 39348 31042 5 8 1 1 90 0
pin17=17
}
T 39400 31260 9 8 1 0 90 0
NMI
P 39700 30900 39700 31200 1
{
T 39648 31042 5 8 1 1 90 0
pin18=18
}
T 39700 31260 9 8 1 0 90 0
INTR
P 40100 30900 40100 31200 1
{
T 40048 31042 5 8 1 1 90 0
pin19=19
}
T 40100 31260 9 8 1 0 90 0
CLK 
P 40500 30900 40500 31200 1
{
T 40448 31002 5 8 1 1 90 0
pin20=20
}
T 40500 31260 9 8 1 0 90 0
GND
P 34100 33200 34100 33500 1
{
T 34048 33285 5 8 1 1 90 0
pin40=40
}
T 34100 32850 9 8 1 0 90 0
Vcc
P 34500 33200 34500 33500 1
{
T 34448 33285 5 8 1 1 90 0
pin39=39
}
T 34500 32700 9 8 1 0 90 0
AD15
P 34800 33200 34800 33500 1
{
T 34748 33285 5 8 1 1 90 0
pin38=38
}
T 34800 32550 9 8 1 0 90 0
A16/S3
P 35100 33200 35100 33500 1
{
T 35048 33285 5 8 1 1 90 0
pin37=37
}
T 35100 32550 9 8 1 0 90 0
A17/S4
P 35400 33200 35400 33500 1
{
T 35348 33285 5 8 1 1 90 0
pin36=36
}
T 35400 32550 9 8 1 0 90 0
A18/S5
P 35700 33200 35700 33500 1
{
T 35648 33285 5 8 1 1 90 0
pin35=35
}
T 35700 32550 9 8 1 0 90 0
A19/S6
V 36100 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 36100 33300 36100 33500 1
{
T 36048 33285 5 8 1 1 90 0
pin34=34
}
T 36100 32475 9 8 1 0 90 0
BHE/S7
L 35966 32470 35966 32790 3 0 0 0 -1 -1
P 36400 33200 36400 33500 1
{
T 36348 33285 5 8 1 1 90 0
pin33=33
}
T 36400 32525 9 8 1 0 90 0
MN/MX
L 36266 32850 36266 33080 3 0 0 0 -1 -1
V 36800 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 36800 33300 36800 33500 1
{
T 36748 33285 5 8 1 1 90 0
pin32=32
}
T 36800 32850 9 8 1 0 90 0
RD
L 36666 32840 36666 33070 3 0 0 0 -1 -1
P 37100 33200 37100 33500 1
{
T 37048 33285 5 8 1 1 90 0
pin31=31
}
T 37100 31830 9 8 1 0 90 0
RQ/GT0 (HOLD)
L 36966 31830 36966 32070 3 0 0 0 -1 -1
L 36966 32150 36966 32480 3 0 0 0 -1 -1
P 37400 33200 37400 33500 1
{
T 37348 33285 5 8 1 1 90 0
pin30=30
}
T 37400 31900 9 8 1 0 90 0
RQ/GT1 (HLDA)
L 37266 31900 37266 32125 3 0 0 0 -1 -1
L 37266 32220 37266 32490 3 0 0 0 -1 -1
V 37700 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 37700 33300 37700 33500 1
{
T 37648 33285 5 8 1 1 90 0
pin29=29
}
T 37700 32225 9 8 1 0 90 0
LOCK (WR)
L 37566 32805 37566 33070 3 0 0 0 -1 -1
P 38000 33200 38000 33500 1
{
T 37948 33285 5 8 1 1 90 0
pin28=28
}
T 38000 32382 9 8 1 0 90 0
S2 (M/IO)
L 37866 32382 37866 32575 3 0 0 0 -1 -1
L 37866 32925 37866 33080 3 0 0 0 -1 -1
P 38300 33200 38300 33500 1
{
T 38248 33285 5 8 1 1 90 0
pin27=27
}
T 38300 32375 9 8 1 0 90 0
S1 (DT/R)
L 38166 32375 38166 32540 3 0 0 0 -1 -1
L 38166 32925 38166 33050 3 0 0 0 -1 -1
V 38600 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 38600 33300 38600 33500 1
{
T 38548 33285 5 8 1 1 90 0
pin26=26
}
T 38600 32400 9 8 1 0 90 0
S0 (DEN)
L 38466 32400 38466 32600 3 0 0 0 -1 -1
L 38466 32755 38466 33080 3 0 0 0 -1 -1
P 38900 33200 38900 33500 1
{
T 38848 33285 5 8 1 1 90 0
pin25=25
}
T 38900 32300 9 8 1 0 90 0
QS0 (ALE)
V 39300 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 39300 33300 39300 33500 1
{
T 39248 33285 5 8 1 1 90 0
pin24=24
}
T 39300 32300 9 8 1 0 90 0
QS1 (INTA)  
L 39166 32690 39166 33080 3 0 0 0 -1 -1
V 39800 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 39800 33300 39800 33500 1
{
T 39748 33285 5 8 1 1 90 0
pin23=23
}
T 39800 32650 9 8 1 0 90 0
TEST
L 39666 32630 39666 33080 3 0 0 0 -1 -1
P 40100 33200 40100 33500 1
{
T 40048 33285 5 8 1 1 90 0
pin22=22
}
T 40100 32550 9 8 1 0 90 0
READY
P 40500 33200 40500 33500 1
{
T 40448 33285 5 8 1 1 90 0
pin21=21
}
T 40500 32550 9 8 1 0 90 0
RESET
B 33900 31200 6700 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 34100 33900 5 10 0 0 90 0
device=8086
T 33850 31200 9 10 1 0 90 0
8086
]
C 45000 14200 1 0 0 EMBEDDED8254-1.sym
[
P 45000 18200 45300 18200 1
{
T 45142 18252 5 8 1 1 0 0
pin1=1
}
T 45360 18200 9 8 1 0 0 0
D
T 45460 18122 9 8 1 0 0 0
7 
P 45000 17900 45300 17900 1
{
T 45142 17952 5 8 1 1 0 0
pin2=2
}
T 45360 17900 9 8 1 0 0 0
D
T 45460 17822 9 8 1 0 0 0
6
P 45000 17600 45300 17600 1
{
T 45142 17652 5 8 1 1 0 0
pin3=3
}
T 45360 17600 9 8 1 0 0 0
D
T 45460 17522 9 8 1 0 0 0
5
P 45000 17300 45300 17300 1
{
T 45142 17352 5 8 1 1 0 0
pin4=4
}
T 45360 17300 9 8 1 0 0 0
D
T 45460 17222 9 8 1 0 0 0
4  
P 45000 17000 45300 17000 1
{
T 45142 17052 5 8 1 1 0 0
pin5=5
}
T 45360 17000 9 8 1 0 0 0
D
T 45460 16922 9 8 1 0 0 0
3
P 45000 16700 45300 16700 1
{
T 45142 16752 5 8 1 1 0 0
pin6=6
}
T 45360 16700 9 8 1 0 0 0
D
T 45460 16622 9 8 1 0 0 0
2
P 45000 16400 45300 16400 1
{
T 45142 16452 5 8 1 1 0 0
pin7=7
}
T 45360 16400 9 8 1 0 0 0
D
T 45460 16322 9 8 1 0 0 0
1
P 45000 16100 45300 16100 1
{
T 45142 16152 5 8 1 1 0 0
pin8=8
}
T 45360 16100 9 8 1 0 0 0
D
T 45460 16022 9 8 1 0 0 0
0
P 45000 15600 45300 15600 1
{
T 45142 15652 5 8 1 1 0 0
pin9=9
}
T 45360 15600 9 8 1 0 0 0
CLK
T 45700 15522 9 8 1 0 0 0
0
P 45000 15300 45300 15300 1
{
T 45142 15352 5 8 1 1 0 0
pin10=10
}
T 45360 15300 9 8 1 0 0 0
OUT
T 45700 15222 9 8 1 0 0 0
0
P 45000 15000 45300 15000 1
{
T 45142 15052 5 8 1 1 0 0
pin11=11
}
T 45360 15000 9 8 1 0 0 0
GATE
T 45800 14922 9 8 1 0 0 0
0 
P 45000 14600 45300 14600 1
{
T 45142 14652 5 8 1 1 0 0
pin12=12
}
T 45360 14600 9 8 1 0 0 0
GND
P 47300 14600 47600 14600 1
{
T 47385 14652 5 8 1 1 0 0
pin13=13
}
T 46850 14600 9 8 1 0 0 0
OUT
T 47200 14522 9 8 1 0 0 0
1
P 47300 14900 47600 14900 1
{
T 47385 14952 5 8 1 1 0 0
pin14=14
}
T 46725 14900 9 8 1 0 0 0
GATE
T 47200 14822 9 8 1 0 0 0
1
P 47300 15200 47600 15200 1
{
T 47385 15252 5 8 1 1 0 0
pin15=15
}
T 46850 15200 9 8 1 0 0 0
CLK
T 47200 15122 9 8 1 0 0 0
1 
P 47300 15600 47600 15600 1
{
T 47385 15652 5 8 1 1 0 0
pin16=16
}
T 46675 15600 9 8 1 0 0 0
GATE
T 47150 15522 9 8 1 0 0 0
2
P 47300 15900 47600 15900 1
{
T 47385 15952 5 8 1 1 0 0
pin17=17
}
T 46800 15900 9 8 1 0 0 0
OUT
T 47150 15822 9 8 1 0 0 0
2
P 47300 16200 47600 16200 1
{
T 47385 16252 5 8 1 1 0 0
pin18=18
}
T 46800 16200 9 8 1 0 0 0
CLK
T 47150 16122 9 8 1 0 0 0
2
P 47300 16600 47600 16600 1
{
T 47385 16652 5 8 1 1 0 0
pin19=19
}
T 47050 16600 9 8 1 0 0 0
A
T 47150 16522 9 8 1 0 0 0
0
P 47300 16900 47600 16900 1
{
T 47385 16952 5 8 1 1 0 0
pin20=20
}
T 47050 16900 9 8 1 0 0 0
A
T 47165 16822 9 8 1 0 0 0
1
V 47350 17300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47400 17300 47600 17300 1
{
T 47385 17352 5 8 1 1 0 0
pin21=21
}
T 47000 17300 9 8 1 0 0 0
CS 
L 47000 17434 47200 17434 3 0 0 0 -1 -1
V 47350 17600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47400 17600 47600 17600 1
{
T 47385 17652 5 8 1 1 0 0
pin22=22
}
T 47000 17600 9 8 1 0 0 0
RD
L 47000 17734 47200 17734 3 0 0 0 -1 -1
V 47350 17900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47400 17900 47600 17900 1
{
T 47385 17952 5 8 1 1 0 0
pin23=23
}
T 47000 17900 9 8 1 0 0 0
WR
L 47000 18034 47200 18034 3 0 0 0 -1 -1
P 47300 18300 47600 18300 1
{
T 47385 18352 5 8 1 1 0 0
pin24=24
}
T 46925 18300 9 8 1 0 0 0
Vcc 
B 45300 14500 2000 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48000 18400 5 10 0 0 0 0
device=8254
T 45300 18550 9 10 1 0 0 0
8254
]
C 33100 30900 1 90 0 EMBEDDED8255A-1.sym
[
P 26500 30900 26500 31200 1
{
T 26448 31042 5 8 1 1 90 0
pin1=1
}
T 26500 31260 9 8 1 0 90 0
PA
T 26578 31480 9 8 1 0 90 0
3
P 26800 30900 26800 31200 1
{
T 26748 31042 5 8 1 1 90 0
pin2=2
}
T 26800 31260 9 8 1 0 90 0
PA
T 26878 31480 9 8 1 0 90 0
2
P 27100 30900 27100 31200 1
{
T 27048 31042 5 8 1 1 90 0
pin3=3
}
T 27100 31260 9 8 1 0 90 0
PA
T 27178 31480 9 8 1 0 90 0
1
P 27400 30900 27400 31200 1
{
T 27348 31042 5 8 1 1 90 0
pin4=4
}
T 27400 31260 9 8 1 0 90 0
PA
T 27478 31480 9 8 1 0 90 0
0
V 27800 31150 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 27800 30900 27800 31100 1
{
T 27748 31042 5 8 1 1 90 0
pin5=5
}
T 27800 31260 9 8 1 0 90 0
RD
L 27666 31260 27666 31480 3 0 0 0 -1 -1
V 28100 31150 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 28100 30900 28100 31100 1
{
T 28048 31042 5 8 1 1 90 0
pin6=6
}
T 28100 31260 9 8 1 0 90 0
CS
L 27966 31260 27966 31480 3 0 0 0 -1 -1
P 28500 30900 28500 31200 1
{
T 28448 31042 5 8 1 1 90 0
pin7=7
}
T 28500 31260 9 8 1 0 90 0
GND
P 28900 30900 28900 31200 1
{
T 28848 31042 5 8 1 1 90 0
pin8=8
}
T 28900 31260 9 8 1 0 90 0
A
T 28978 31360 9 8 1 0 90 0
1
P 29200 30900 29200 31200 1
{
T 29148 31042 5 8 1 1 90 0
pin9=9
}
T 29200 31260 9 8 1 0 90 0
A
T 29278 31360 9 8 1 0 90 0
0
P 29600 30900 29600 31200 1
{
T 29548 31042 5 8 1 1 90 0
pin10=10
}
T 29600 31260 9 8 1 0 90 0
PC
T 29678 31480 9 8 1 0 90 0
7
P 29900 30900 29900 31200 1
{
T 29848 31042 5 8 1 1 90 0
pin10=11
}
T 29900 31260 9 8 1 0 90 0
PC
T 29978 31480 9 8 1 0 90 0
6
P 30200 30900 30200 31200 1
{
T 30148 31042 5 8 1 1 90 0
pin12=12
}
T 30200 31260 9 8 1 0 90 0
PC
T 30278 31480 9 8 1 0 90 0
5
P 30500 30900 30500 31200 1
{
T 30448 31042 5 8 1 1 90 0
pin13=13
}
T 30500 31260 9 8 1 0 90 0
PC
T 30578 31480 9 8 1 0 90 0
4
P 30800 30900 30800 31200 1
{
T 30748 31042 5 8 1 1 90 0
pin14=14
}
T 30800 31260 9 8 1 0 90 0
PC
T 30878 31480 9 8 1 0 90 0
0
P 31100 30900 31100 31200 1
{
T 31048 31042 5 8 1 1 90 0
pin15=15
}
T 31100 31260 9 8 1 0 90 0
PC
T 31178 31480 9 8 1 0 90 0
1
P 31400 30900 31400 31200 1
{
T 31348 31042 5 8 1 1 90 0
pin16=16
}
T 31400 31260 9 8 1 0 90 0
PC
T 31478 31480 9 8 1 0 90 0
2
P 31700 30900 31700 31200 1
{
T 31648 31042 5 8 1 1 90 0
pin17=17
}
T 31700 31260 9 8 1 0 90 0
PC
T 31778 31480 9 8 1 0 90 0
3 
P 32100 30900 32100 31200 1
{
T 32048 31042 5 8 1 1 90 0
pin18=18
}
T 32100 31260 9 8 1 0 90 0
PB
T 32178 31480 9 8 1 0 90 0
0
P 32400 30900 32400 31200 1
{
T 32348 31042 5 8 1 1 90 0
pin19=19
}
T 32400 31260 9 8 1 0 90 0
PB
T 32478 31480 9 8 1 0 90 0
1
P 32700 30900 32700 31200 1
{
T 32648 31002 5 8 1 1 90 0
pin20=20
}
T 32700 31260 9 8 1 0 90 0
PB
T 32778 31480 9 8 1 0 90 0
2 
P 32700 33200 32700 33500 1
{
T 32648 33285 5 8 1 1 90 0
pin21=21
}
T 32700 32800 9 8 1 0 90 0
PB
T 32778 33050 9 8 1 0 90 0
3
P 32400 33200 32400 33500 1
{
T 32348 33285 5 8 1 1 90 0
pin22=22
}
T 32400 32800 9 8 1 0 90 0
PB
T 32478 33050 9 8 1 0 90 0
4
P 32100 33200 32100 33500 1
{
T 32048 33285 5 8 1 1 90 0
pin23=23
}
T 32100 32800 9 8 1 0 90 0
PB
T 32178 33050 9 8 1 0 90 0
5
P 31800 33200 31800 33500 1
{
T 31748 33285 5 8 1 1 90 0
pin24=24
}
T 31800 32800 9 8 1 0 90 0
PB
T 31878 33050 9 8 1 0 90 0
6
P 31500 33200 31500 33500 1
{
T 31448 33285 5 8 1 1 90 0
pin25=25
}
T 31500 32800 9 8 1 0 90 0
PB
T 31578 33050 9 8 1 0 90 0
7
P 31100 33200 31100 33500 1
{
T 31048 33285 5 8 1 1 90 0
pin26=26
}
T 31100 32850 9 8 1 0 90 0
Vcc
P 30700 33200 30700 33500 1
{
T 30648 33285 5 8 1 1 90 0
pin27=27
}
T 30700 32950 9 8 1 0 90 0
D
T 30778 33050 9 8 1 0 90 0
7
P 30400 33200 30400 33500 1
{
T 30348 33285 5 8 1 1 90 0
pin28=28
}
T 30400 32950 9 8 1 0 90 0
D
T 30478 33050 9 8 1 0 90 0
6
P 30100 33200 30100 33500 1
{
T 30048 33285 5 8 1 1 90 0
pin29=29
}
T 30100 32950 9 8 1 0 90 0
D
T 30178 33050 9 8 1 0 90 0
5
P 29800 33200 29800 33500 1
{
T 29748 33285 5 8 1 1 90 0
pin30=30
}
T 29800 32950 9 8 1 0 90 0
D
T 29878 33050 9 8 1 0 90 0
4
P 29500 33200 29500 33500 1
{
T 29448 33285 5 8 1 1 90 0
pin31=31
}
T 29500 32950 9 8 1 0 90 0
D
T 29578 33050 9 8 1 0 90 0
3
P 29200 33200 29200 33500 1
{
T 29148 33285 5 8 1 1 90 0
pin32=32
}
T 29200 32950 9 8 1 0 90 0
D
T 29278 33050 9 8 1 0 90 0
2
P 28900 33200 28900 33500 1
{
T 28848 33285 5 8 1 1 90 0
pin33=33
}
T 28900 32950 9 8 1 0 90 0
D
T 28978 33050 9 8 1 0 90 0
1
P 28600 33200 28600 33500 1
{
T 28548 33285 5 8 1 1 90 0
pin34=34
}
T 28600 32950 9 8 1 0 90 0
D
T 28678 33050 9 8 1 0 90 0
0
P 28200 33200 28200 33500 1
{
T 28148 33285 5 8 1 1 90 0
pin35=35
}
T 28200 32575 9 8 1 0 90 0
RESET
V 27800 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 27800 33300 27800 33500 1
{
T 27748 33285 5 8 1 1 90 0
pin36=36
}
T 27800 32870 9 8 1 0 90 0
WR
L 27666 32870 27666 33100 3 0 0 0 -1 -1
P 27400 33200 27400 33500 1
{
T 27348 33285 5 8 1 1 90 0
pin37=37
}
T 27400 32850 9 8 1 0 90 0
PA
T 27478 33050 9 8 1 0 90 0
7
P 27100 33200 27100 33500 1
{
T 27048 33285 5 8 1 1 90 0
pin38=38
}
T 27100 32850 9 8 1 0 90 0
PA
T 27178 33050 9 8 1 0 90 0
6
P 26800 33200 26800 33500 1
{
T 26748 33285 5 8 1 1 90 0
pin39=39
}
T 26800 32850 9 8 1 0 90 0
PA
T 26878 33050 9 8 1 0 90 0
5
P 26500 33200 26500 33500 1
{
T 26748 33285 5 8 1 1 90 0
pin40=40
}
T 26500 32850 9 8 1 0 90 0
PA
T 26578 33050 9 8 1 0 90 0
4
B 26250 31200 6550 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 26700 34200 5 10 0 0 90 0
device=8255A
T 26200 31200 9 10 1 0 90 0
8255A
]
C 32700 22100 1 0 0 EMBEDDED8259A-1.sym
[
V 32950 26700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 32700 26700 32900 26700 1
{
T 32842 26752 5 8 1 1 0 0
pin1=1
}
T 33060 26700 9 8 1 0 0 0
CS
L 33060 26834 33260 26834 3 0 0 0 -1 -1
V 32950 26400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 32700 26400 32900 26400 1
{
T 32842 26452 5 8 1 1 0 0
pin2=2
}
T 33060 26400 9 8 1 0 0 0
WR
L 33060 26534 33260 26534 3 0 0 0 -1 -1
V 32950 26100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 32700 26100 32900 26100 1
{
T 32842 26152 5 8 1 1 0 0
pin3=3
}
T 33060 26100 9 8 1 0 0 0
RD
L 33060 26234 33260 26234 3 0 0 0 -1 -1
P 32700 25700 33000 25700 1
{
T 32842 25752 5 8 1 1 0 0
pin4=4
}
T 33060 25700 9 8 1 0 0 0
D
T 33160 25622 9 8 1 0 0 0
7
P 32700 25400 33000 25400 1
{
T 32842 25452 5 8 1 1 0 0
pin5=5
}
T 33060 25400 9 8 1 0 0 0
D
T 33160 25322 9 8 1 0 0 0
6
P 32700 25100 33000 25100 1
{
T 32842 25152 5 8 1 1 0 0
pin6=6
}
T 33060 25100 9 8 1 0 0 0
D
T 33160 25022 9 8 1 0 0 0
5
P 32700 24800 33000 24800 1
{
T 32842 24852 5 8 1 1 0 0
pin7=7
}
T 33060 24800 9 8 1 0 0 0
D
T 33160 24722 9 8 1 0 0 0
4
P 32700 24500 33000 24500 1
{
T 32842 24552 5 8 1 1 0 0
pin8=8
}
T 33060 24500 9 8 1 0 0 0
D
T 33160 24422 9 8 1 0 0 0
3
P 32700 24200 33000 24200 1
{
T 32842 24252 5 8 1 1 0 0
pin9=9
}
T 33060 24200 9 8 1 0 0 0
D
T 33160 24122 9 8 1 0 0 0
2
P 32700 23900 33000 23900 1
{
T 32842 23952 5 8 1 1 0 0
pin10=10
}
T 33060 23900 9 8 1 0 0 0
D
T 33160 23822 9 8 1 0 0 0
1
P 32700 23600 33000 23600 1
{
T 32842 23652 5 8 1 1 0 0
pin11=11
}
T 33060 23600 9 8 1 0 0 0
D
T 33160 23522 9 8 1 0 0 0
0
P 32700 23200 33000 23200 1
{
T 32842 23252 5 8 1 1 0 0
pin12=12
}
T 33060 23200 9 8 1 0 0 0
CAS
T 33400 23122 9 8 1 0 0 0
0
P 32700 22900 33000 22900 1
{
T 32842 22952 5 8 1 1 0 0
pin13=13
}
T 33060 22900 9 8 1 0 0 0
CAS
T 33400 22822 9 8 1 0 0 0
1
P 32700 22500 33000 22500 1
{
T 32842 22552 5 8 1 1 0 0
pin14=14
}
T 33060 22500 9 8 1 0 0 0
GND
P 35000 26700 35300 26700 1
{
T 35085 26752 5 8 1 1 0 0
pin28=28
}
T 34600 26700 9 8 1 0 0 0
Vcc
P 35000 26300 35300 26300 1
{
T 35085 26352 5 8 1 1 0 0
pin27=27
}
T 34675 26300 9 8 1 0 0 0
A
T 34775 26222 9 8 1 0 0 0
0
V 35050 26000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 35100 26000 35300 26000 1
{
T 35085 26052 5 8 1 1 0 0
pin26=26
}
T 34525 26000 9 8 1 0 0 0
INTA
L 34525 26134 34880 26134 3 0 0 0 -1 -1
P 35000 25700 35300 25700 1
{
T 35085 25752 5 8 1 1 0 0
pin25=25
}
T 34650 25700 9 8 1 0 0 0
IR
T 34800 25622 9 8 1 0 0 0
7
P 35000 25400 35300 25400 1
{
T 35085 25452 5 8 1 1 0 0
pin24=24
}
T 34650 25400 9 8 1 0 0 0
IR
T 34800 25322 9 8 1 0 0 0
6
P 35000 25100 35300 25100 1
{
T 35085 25152 5 8 1 1 0 0
pin23=23
}
T 34650 25100 9 8 1 0 0 0
IR
T 34800 25022 9 8 1 0 0 0
5
P 35000 24800 35300 24800 1
{
T 35085 24852 5 8 1 1 0 0
pin22=22
}
T 34650 24800 9 8 1 0 0 0
IR
T 34800 24722 9 8 1 0 0 0
4 
P 35000 24500 35300 24500 1
{
T 35085 24552 5 8 1 1 0 0
pin21=21
}
T 34650 24500 9 8 1 0 0 0
IR
T 34800 24422 9 8 1 0 0 0
3
P 35000 24200 35300 24200 1
{
T 35085 24252 5 8 1 1 0 0
pin20=20
}
T 34650 24200 9 8 1 0 0 0
IR
T 34800 24122 9 8 1 0 0 0
2
P 35000 23900 35300 23900 1
{
T 35085 23952 5 8 1 1 0 0
pin19=19
}
T 34650 23900 9 8 1 0 0 0
IR
T 34800 23822 9 8 1 0 0 0
1
P 35000 23600 35300 23600 1
{
T 35085 23652 5 8 1 1 0 0
pin18=18
}
T 34650 23600 9 8 1 0 0 0
IR
T 34800 23522 9 8 1 0 0 0
0
P 35000 23300 35300 23300 1
{
T 35085 23352 5 8 1 1 0 0
pin17=17
}
T 34650 23300 9 8 1 0 0 0
INT  
P 35000 22900 35300 22900 1
{
T 35085 22952 5 8 1 1 0 0
pin16=16
}
T 34375 22900 9 8 1 0 0 0
SP/EN
L 34375 23034 34575 23034 3 0 0 0 -1 -1
L 34675 23034 34880 23034 3 0 0 0 -1 -1
P 35000 22600 35300 22600 1
{
T 35085 22652 5 8 1 1 0 0
pin15=15
}
T 34475 22600 9 8 1 0 0 0
CAS
T 34820 22522 9 8 1 0 0 0
2
B 33000 22400 2000 4600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 35700 26900 5 10 0 0 0 0
device=8259A
T 33000 27050 9 10 1 0 0 0
8259A
]
C 32200 12400 1 0 0 EMBEDDED27256-1.sym
[
P 32200 17900 32500 17900 1
{
T 32300 17950 5 8 1 1 0 0
pin1=1
}
T 32560 17900 9 8 1 0 0 0
VPP
P 32200 13900 32500 13900 1
{
T 32300 13950 5 8 1 1 0 0
pin2=2
}
T 32550 13900 9 8 1 0 0 0
A12
P 32200 15400 32500 15400 1
{
T 32300 15450 5 8 1 1 0 0
pin3=3
}
T 32560 15400 9 8 1 0 0 0
A7
P 32200 15700 32500 15700 1
{
T 32300 15750 5 8 1 1 0 0
pin4=4
}
T 32560 15700 9 8 1 0 0 0
A6
P 32200 16000 32500 16000 1
{
T 32300 16050 5 8 1 1 0 0
pin5=5
}
T 32560 16000 9 8 1 0 0 0
A5 
P 32200 16300 32500 16300 1
{
T 32300 16350 5 8 1 1 0 0
pin6=6
}
T 32560 16300 9 8 1 0 0 0
A4
P 32200 16600 32500 16600 1
{
T 32300 16650 5 8 1 1 0 0
pin7=7
}
T 32560 16600 9 8 1 0 0 0
A3
P 32200 16900 32500 16900 1
{
T 32300 16950 5 8 1 1 0 0
pin8=8
}
T 32560 16900 9 8 1 0 0 0
A2
P 32200 17200 32500 17200 1
{
T 32300 17250 5 8 1 1 0 0
pin9=9
}
T 32560 17200 9 8 1 0 0 0
A1
P 32200 17500 32500 17500 1
{
T 32300 17550 5 8 1 1 0 0
pin10=10
}
T 32560 17500 9 8 1 0 0 0
A0
P 34500 17500 34800 17500 1
{
T 34585 17550 5 8 1 1 0 0
pin11=11
}
T 34260 17500 9 8 1 0 0 0
D0 
P 34500 17200 34800 17200 1
{
T 34585 17250 5 8 1 1 0 0
pin12=12
}
T 34260 17200 9 8 1 0 0 0
D1
P 34500 16900 34800 16900 1
{
T 34585 16950 5 8 1 1 0 0
pin13=13
}
T 34260 16900 9 8 1 0 0 0
D2
P 32200 13300 32500 13300 1
{
T 32300 13350 5 8 1 1 0 0
pin27=27
}
T 32550 13300 9 8 1 0 0 0
A14
P 32200 13600 32500 13600 1
{
T 32300 13650 5 8 1 1 0 0
pin26=26
}
T 32550 13600 9 8 1 0 0 0
A13
P 32200 15100 32500 15100 1
{
T 32300 15150 5 8 1 1 0 0
pin25=25
}
T 32550 15100 9 8 1 0 0 0
A8
P 32200 14800 32500 14800 1
{
T 32300 14850 5 8 1 1 0 0
pin24=24
}
T 32550 14800 9 8 1 0 0 0
A9
P 32200 14200 32500 14200 1
{
T 32300 14250 5 8 1 1 0 0
pin23=23
}
T 32550 14200 9 8 1 0 0 0
A11
V 32450 12900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 32200 12900 32400 12900 1
{
T 32215 12950 5 8 1 1 0 0
pin22=22
}
T 32550 12900 9 8 1 0 0 0
OE
L 32550 13034 32760 13034 3 0 0 0 -1 -1
P 32200 14500 32500 14500 1
{
T 32300 14550 5 8 1 1 0 0
pin21=21
}
T 32550 14500 9 8 1 0 0 0
A10
V 32450 12600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 32200 12600 32400 12600 1
{
T 32215 12650 5 8 1 1 0 0
pin20=20
}
T 32550 12600 9 8 1 0 0 0
CE
L 32550 12734 32760 12734 3 0 0 0 -1 -1
P 34500 15400 34800 15400 1
{
T 34585 15450 5 8 1 1 0 0
pin19=19
}
T 34260 15400 9 8 1 0 0 0
D7
P 34500 15700 34800 15700 1
{
T 34585 15750 5 8 1 1 0 0
pin18=18
}
T 34260 15700 9 8 1 0 0 0
D6
P 34500 16000 34800 16000 1
{
T 34585 16050 5 8 1 1 0 0
pin17=17
}
T 34260 16000 9 8 1 0 0 0
D5
P 34500 16300 34800 16300 1
{
T 34585 16350 5 8 1 1 0 0
pin16=16
}
T 34260 16300 9 8 1 0 0 0
D4
P 34500 16600 34800 16600 1
{
T 34585 16650 5 8 1 1 0 0
pin15=15
}
T 34260 16600 9 8 1 0 0 0
D3
T 32500 18250 9 10 1 0 0 0
27256 
B 32500 12400 2000 5800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 34600 18100 5 10 0 0 0 0
device=27256
]
C 25600 30900 1 90 0 EMBEDDED8088-1.sym
[
P 18800 30900 18800 31200 1
{
T 18748 31042 5 8 1 1 90 0
pin1=1
}
T 18800 31260 9 8 1 0 90 0
GND
P 19300 30900 19300 31200 1
{
T 19248 31042 5 8 1 1 90 0
pin2=2
}
T 19300 31260 9 8 1 0 90 0
A14
P 19600 30900 19600 31200 1
{
T 19548 31042 5 8 1 1 90 0
pin3=3
}
T 19600 31260 9 8 1 0 90 0
A13
P 19900 30900 19900 31200 1
{
T 19848 31042 5 8 1 1 90 0
pin4=4
}
T 19900 31260 9 8 1 0 90 0
A12
P 20200 30900 20200 31200 1
{
T 20148 31042 5 8 1 1 90 0
pin5=5
}
T 20200 31260 9 8 1 0 90 0
A11
P 20500 30900 20500 31200 1
{
T 20448 31042 5 8 1 1 90 0
pin6=6
}
T 20500 31260 9 8 1 0 90 0
A10
P 20800 30900 20800 31200 1
{
T 20748 31042 5 8 1 1 90 0
pin7=7
}
T 20800 31260 9 8 1 0 90 0
A9
P 21100 30900 21100 31200 1
{
T 21048 31042 5 8 1 1 90 0
pin8=8
}
T 21100 31260 9 8 1 0 90 0
A8
P 21600 30900 21600 31200 1
{
T 21548 31042 5 8 1 1 90 0
pin9=9
}
T 21600 31260 9 8 1 0 90 0
AD7
P 21900 30900 21900 31200 1
{
T 21848 31042 5 8 1 1 90 0
pin10=10
}
T 21900 31260 9 8 1 0 90 0
AD6
P 22200 30900 22200 31200 1
{
T 22148 31042 5 8 1 1 90 0
pin11=11
}
T 22200 31260 9 8 1 0 90 0
AD5
P 22500 30900 22500 31200 1
{
T 22448 31042 5 8 1 1 90 0
pin12=12
}
T 22500 31260 9 8 1 0 90 0
AD4
P 22800 30900 22800 31200 1
{
T 22748 31042 5 8 1 1 90 0
pin13=13
}
T 22800 31260 9 8 1 0 90 0
AD3
P 23100 30900 23100 31200 1
{
T 23048 31042 5 8 1 1 90 0
pin14=14
}
T 23100 31260 9 8 1 0 90 0
AD2
P 23400 30900 23400 31200 1
{
T 23348 31042 5 8 1 1 90 0
pin15=15
}
T 23400 31260 9 8 1 0 90 0
AD1
P 23700 30900 23700 31200 1
{
T 23648 31042 5 8 1 1 90 0
pin16=16
}
T 23700 31260 9 8 1 0 90 0
AD0
P 24100 30900 24100 31200 1
{
T 24048 31042 5 8 1 1 90 0
pin17=17
}
T 24100 31260 9 8 1 0 90 0
NMI
P 24400 30900 24400 31200 1
{
T 24348 31042 5 8 1 1 90 0
pin18=18
}
T 24400 31260 9 8 1 0 90 0
INTR
P 24800 30900 24800 31200 1
{
T 24748 31042 5 8 1 1 90 0
pin19=19
}
T 24800 31260 9 8 1 0 90 0
CLK 
P 25200 30900 25200 31200 1
{
T 25148 31002 5 8 1 1 90 0
pin20=20
}
T 25200 31260 9 8 1 0 90 0
GND
P 18800 33200 18800 33500 1
{
T 18748 33285 5 8 1 1 90 0
pin40=40
}
T 18800 32850 9 8 1 0 90 0
Vcc
P 19200 33200 19200 33500 1
{
T 19148 33285 5 8 1 1 90 0
pin39=39
}
T 19200 32850 9 8 1 0 90 0
A15
P 19500 33200 19500 33500 1
{
T 19448 33285 5 8 1 1 90 0
pin38=38
}
T 19500 32550 9 8 1 0 90 0
A16/S3
P 19800 33200 19800 33500 1
{
T 19748 33285 5 8 1 1 90 0
pin37=37
}
T 19800 32550 9 8 1 0 90 0
A17/S4
P 20100 33200 20100 33500 1
{
T 20048 33285 5 8 1 1 90 0
pin36=36
}
T 20100 32550 9 8 1 0 90 0
A18/S5
P 20400 33200 20400 33500 1
{
T 20348 33285 5 8 1 1 90 0
pin35=35
}
T 20400 32550 9 8 1 0 90 0
A19/S6
V 20800 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 20800 33300 20800 33500 1
{
T 20748 33285 5 8 1 1 90 0
pin34=34
}
T 20800 32775 9 8 1 0 90 0
SS0
L 20666 32770 20666 33080 3 0 0 0 -1 -1
P 21100 33200 21100 33500 1
{
T 21048 33285 5 8 1 1 90 0
pin33=33
}
T 21100 32525 9 8 1 0 90 0
MN/MX
L 20966 32850 20966 33080 3 0 0 0 -1 -1
V 21500 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 21500 33300 21500 33500 1
{
T 21448 33285 5 8 1 1 90 0
pin32=32
}
T 21500 32850 9 8 1 0 90 0
RD
L 21366 32840 21366 33070 3 0 0 0 -1 -1
P 21800 33200 21800 33500 1
{
T 21748 33285 5 8 1 1 90 0
pin31=31
}
T 21800 32675 9 8 1 0 90 0
HOLD
P 22100 33200 22100 33500 1
{
T 22048 33285 5 8 1 1 90 0
pin30=30
}
T 22100 32675 9 8 1 0 90 0
HLDA
V 22400 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 22400 33300 22400 33500 1
{
T 22348 33285 5 8 1 1 90 0
pin29=29
}
T 22400 32825 9 8 1 0 90 0
WR
L 22266 32805 22266 33070 3 0 0 0 -1 -1
P 22700 33200 22700 33500 1
{
T 22648 33285 5 8 1 1 90 0
pin28=28
}
T 22700 32725 9 8 1 0 90 0
IO/M
L 22566 32975 22566 33080 3 0 0 0 -1 -1
P 23000 33200 23000 33500 1
{
T 22948 33285 5 8 1 1 90 0
pin27=27
}
T 23000 32700 9 8 1 0 90 0
DT/R
L 22866 32995 22866 33080 3 0 0 0 -1 -1
V 23300 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 23300 33300 23300 33500 1
{
T 23248 33285 5 8 1 1 90 0
pin26=26
}
T 23300 32750 9 8 1 0 90 0
DEN
L 23166 32755 23166 33080 3 0 0 0 -1 -1
P 23600 33200 23600 33500 1
{
T 23548 33285 5 8 1 1 90 0
pin25=25
}
T 23600 32780 9 8 1 0 90 0
ALE
V 24000 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 24000 33300 24000 33500 1
{
T 23948 33285 5 8 1 1 90 0
pin24=24
}
T 24000 32700 9 8 1 0 90 0
INTA  
L 23866 32690 23866 33080 3 0 0 0 -1 -1
V 24500 33250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 24500 33300 24500 33500 1
{
T 24448 33285 5 8 1 1 90 0
pin23=23
}
T 24500 32650 9 8 1 0 90 0
TEST
L 24366 32630 24366 33080 3 0 0 0 -1 -1
P 24800 33200 24800 33500 1
{
T 24748 33285 5 8 1 1 90 0
pin22=22
}
T 24800 32550 9 8 1 0 90 0
READY
P 25200 33200 25200 33500 1
{
T 25148 33285 5 8 1 1 90 0
pin21=21
}
T 25200 32550 9 8 1 0 90 0
RESET
B 18600 31200 6700 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 18700 33800 5 10 0 0 90 0
device=8088
T 18550 31200 9 10 1 0 90 0
8088
]
C 20600 16100 1 0 0 EMBEDDEDdecon-1.sym
[
L 20600 16200 20750 16200 3 0 0 0 -1 -1
L 20750 16200 20675 16100 3 0 0 0 -1 -1
L 20675 16100 20600 16200 3 0 0 0 -1 -1
T 20700 16400 5 10 0 0 0 0
graphical=1
T 21100 16700 5 10 0 0 0 0
device=none
]
C 20200 15300 1 0 0 EMBEDDEDin-1.sym
[
P 20600 15400 20800 15400 1
L 20300 15400 20200 15500 6 0 0 0 -1 -1
L 20300 15400 20200 15300 6 0 0 0 -1 -1
L 20600 15400 20300 15400 6 0 0 0 -1 -1
]
C 20900 14900 1 0 0 EMBEDDEDout-1.sym
[
P 20900 15000 21100 15000 1
L 21100 15000 21500 15000 6 0 0 0 -1 -1
L 21500 15000 21400 15100 6 0 0 0 -1 -1
L 21500 15000 21400 14900 6 0 0 0 -1 -1
]
C 22400 15500 1 0 0 EMBEDDEDvdd-1.sym
[
L 22400 15700 22800 15700 3 0 0 0 -1 -1
T 22800 15800 5 10 0 1 0 0
vdd=+5V
T 22800 15800 5 10 0 0 0 0
device=VDD
T 22453 15549 9 8 1 0 0 0
VDD
P 22600 15700 22600 15900 1
{
T 22600 15700 5 6 0 1 0 0
pin1=+5V
}
]
C 23400 16100 1 90 0 EMBEDDEDvdd-1.sym
[
L 23200 16100 23200 16500 3 0 0 0 -1 -1
T 23100 16500 5 10 0 1 90 0
vdd=+5V
T 23100 16500 5 10 0 0 90 0
device=VDD
T 23351 16153 9 8 1 0 90 0
VDD
P 23200 16300 23000 16300 1
{
T 23200 16300 5 6 0 1 90 0
pin1=+5V
}
]
C 22800 17500 1 180 0 EMBEDDEDvdd-1.sym
[
L 22800 17300 22400 17300 3 0 0 0 -1 -1
T 22400 17200 5 10 0 1 180 0
vdd=+5V
T 22400 17200 5 10 0 0 180 0
device=VDD
T 22747 17451 9 8 1 0 180 0
VDD
P 22600 17300 22600 17100 1
{
T 22600 17300 5 6 0 1 180 0
pin1=+5V
}
]
C 23300 17200 1 270 0 EMBEDDEDvdd-1.sym
[
L 23500 17200 23500 16800 3 0 0 0 -1 -1
T 23600 16800 5 10 0 1 270 0
vdd=+5V
T 23600 16800 5 10 0 0 270 0
device=VDD
T 23349 17147 9 8 1 0 270 0
VDD
P 23500 17000 23700 17000 1
{
T 23500 17000 5 6 0 1 270 0
pin1=+5V
}
]
C 21800 15900 1 90 0 EMBEDDEDgnd-1.sym
[
P 21700 16000 21500 16000 1
{
T 21389 16308 5 4 0 0 90 0
pin1=GND
}
L 21700 15900 21700 16100 3 0 0 0 -1 -1
T 21300 16300 5 10 0 0 90 0
device=GND
L 21750 15955 21750 16045 3 0 0 0 -1 -1
L 21790 15980 21790 16020 3 0 0 0 -1 -1
{
T 21100 16300 5 10 0 0 90 0
gnd=gnd
}
]
C 23400 15300 1 180 0 EMBEDDEDgnd-1.sym
[
P 23300 15200 23300 15000 1
{
T 22992 14889 5 4 0 0 180 0
pin1=GND
}
L 23400 15200 23200 15200 3 0 0 0 -1 -1
T 23000 14800 5 10 0 0 180 0
device=GND
L 23345 15250 23255 15250 3 0 0 0 -1 -1
L 23320 15290 23280 15290 3 0 0 0 -1 -1
{
T 23000 14600 5 10 0 0 180 0
gnd=gnd
}
]
C 22100 14800 1 270 0 EMBEDDEDgnd-1.sym
[
P 22200 14700 22400 14700 1
{
T 22511 14392 5 4 0 0 270 0
pin1=GND
}
L 22200 14800 22200 14600 3 0 0 0 -1 -1
T 22600 14400 5 10 0 0 270 0
device=GND
L 22150 14745 22150 14655 3 0 0 0 -1 -1
L 22110 14720 22110 14680 3 0 0 0 -1 -1
{
T 22800 14400 5 10 0 0 270 0
gnd=gnd
}
]
C 23200 14000 1 0 0 EMBEDDEDgnd-1.sym
[
P 23300 14100 23300 14300 1
{
T 23608 14411 5 4 0 0 0 0
pin1=GND
}
L 23200 14100 23400 14100 3 0 0 0 -1 -1
T 23600 14500 5 10 0 0 0 0
device=GND
L 23255 14050 23345 14050 3 0 0 0 -1 -1
L 23280 14010 23320 14010 3 0 0 0 -1 -1
{
T 23600 14700 5 10 0 0 0 0
gnd=gnd
}
]
C 18200 14800 1 0 0 EMBEDDEDinductor-1.sym
[
P 19100 14900 18950 14900 1
{
T 19000 14950 5 8 0 1 0 0
pin2=2
}
P 18200 14900 18350 14900 1
{
T 18300 14950 5 8 0 1 0 0
pin1=1
}
A 18437 14900 75 0 180 3 0 0 0 -1 -1
A 18579 14900 75 0 180 3 0 0 0 -1 -1
A 18721 14900 75 0 180 3 0 0 0 -1 -1
A 18863 14900 75 0 180 3 0 0 0 -1 -1
T 18900 15000 5 10 0 0 0 0
device=INDUCTOR
L 18938 14900 18950 14900 3 0 0 0 -1 -1
L 18350 14900 18362 14900 3 0 0 0 -1 -1
A 18508 14900 4 -180 180 3 0 0 0 -1 -1
A 18650 14900 4 -180 180 3 0 0 0 -1 -1
A 18792 14900 4 -180 180 3 0 0 0 -1 -1
]
C 18900 14300 1 0 0 EMBEDDEDvoltage-1.sym
[
P 18900 14500 19100 14500 1
{
T 19000 14550 5 8 0 1 0 0
pin1=1
}
P 19800 14500 19600 14500 1
{
T 19600 14550 5 8 0 1 0 0
pin2=2
}
V 19350 14500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 19500 15300 5 10 0 0 0 0
device=VOLTAGE SOURCE
L 19100 14500 19150 14500 3 0 0 0 -1 -1
L 19550 14500 19600 14500 3 0 0 0 -1 -1
A 19300 14500 50 0 180 3 0 0 0 -1 -1
A 19400 14500 50 180 180 3 0 0 0 -1 -1
]
C 20000 13900 1 0 0 EMBEDDEDcurrent-1.sym
[
P 20000 14100 20200 14100 1
{
T 20100 14150 5 8 0 1 0 0
pin1=1
}
P 20900 14100 20700 14100 1
{
T 20700 14150 5 8 0 1 0 0
pin2=2
}
V 20450 14100 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 20600 14900 5 10 0 0 0 0
device=CURRENT SOURCE
L 20200 14100 20250 14100 3 0 0 0 -1 -1
L 20650 14100 20700 14100 3 0 0 0 -1 -1
L 20350 14100 20550 14100 3 0 0 0 -1 -1
L 20550 14100 20500 14150 3 0 0 0 -1 -1
L 20550 14100 20500 14050 3 0 0 0 -1 -1
]
C 17600 12000 0 0 0 EMBEDDEDtitle-D.sym
[
B 17600 12000 34000 22000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44000 13700 5 10 0 0 0 0
graphical=1
L 47600 12600 47600 12000 15 0 0 0 -1 -1
T 44100 12400 15 8 1 0 0 0
FILE:
T 47700 12400 15 8 1 0 0 0
REVISION:
T 47700 12100 15 8 1 0 0 0
DRAWN BY: 
T 44100 12100 15 8 1 0 0 0
PAGE
T 45800 12100 15 8 1 0 0 0
OF
T 44100 12700 15 8 1 0 0 0
TITLE
B 44000 12000 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 44000 12600 51600 12600 15 0 0 0 -1 -1
]
C 28600 16600 1 0 0 EMBEDDED7400-1.sym
[
L 28900 16800 28900 17400 3 0 0 0 -1 -1
T 28900 16600 9 8 1 0 0 0
7400
L 28900 17400 29300 17400 3 0 0 0 -1 -1
T 29100 17500 5 10 0 0 0 0
device=7400
T 29100 17700 5 10 0 0 0 0
slot=1
T 29100 17900 5 10 0 0 0 0
numslots=4
T 29100 18100 5 10 0 0 0 0
slot1=1,2,3
T 29100 18300 5 10 0 0 0 0
slot2=4,5,6
T 29100 18500 5 10 0 0 0 0
slot3=9,10,8
T 29100 18700 5 10 0 0 0 0
slot4=12,13,11
L 28900 16800 29300 16800 3 0 0 0 -1 -1
A 29300 17100 300 -90 180 3 0 0 0 -1 -1
V 29650 17100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 29700 17100 29900 17100 1
{
T 29685 17150 5 8 1 1 0 0
pin3=3
}
P 28900 16900 28600 16900 1
{
T 28700 16950 5 8 1 1 0 0
pin2=2
}
P 28900 17300 28600 17300 1
{
T 28700 17350 5 8 1 1 0 0
pin1=1
}
]
C 27600 17700 1 0 0 EMBEDDED7400-2.sym
[
L 27860 17900 28200 17900 3 0 0 0 -1 -1
L 27860 18500 28200 18500 3 0 0 0 -1 -1
T 28000 18600 5 10 0 0 0 0
device=7400
T 28000 18800 5 10 0 0 0 0
numslots=4
T 28000 19000 5 10 0 0 0 0
slot1=1,2,3
T 28000 19200 5 10 0 0 0 0
slot2=4,5,6
T 28000 19400 5 10 0 0 0 0
slot3=9,10,8
T 28000 19600 5 10 0 0 0 0
slot4=12,13,11
T 27900 17700 9 8 1 0 0 0
7400
A 27600 18200 400 -48 97 3 0 0 0 -1 -1
V 27850 18400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 27850 18000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 28588 18200 28900 18200 1
{
T 28673 18250 5 8 1 1 0 0
pin3=3
}
P 27800 18400 27600 18400 1
{
T 27700 18450 5 8 1 1 0 0
pin1=1
}
P 27800 18000 27600 18000 1
{
T 27700 18050 5 8 1 1 0 0
pin2=2
}
A 28200 18300 400 270 76 3 0 0 0 -1 -1
A 28200 18100 400 90 -76 3 0 0 0 -1 -1
]
C 42700 24100 1 0 0 EMBEDDED74139-2.sym
[
V 42950 25500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 42700 25500 42900 25500 1
{
T 42770 25550 5 8 1 1 0 0
pin1=1
}
T 43060 25500 9 8 1 0 0 0
G
P 42700 25200 43000 25200 1
{
T 42770 25250 5 8 1 1 0 0
pin2=2
}
T 43060 25200 9 8 1 0 0 0
A
P 42700 24900 43000 24900 1
{
T 42770 24950 5 8 1 1 0 0
pin3=3
}
T 43060 24900 9 8 1 0 0 0
B
V 44450 25500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44500 25500 44700 25500 1
{
T 44500 25550 5 8 1 1 0 0
pin4=4
}
T 44160 25500 9 8 1 0 0 0
Y0 
V 44450 25200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44500 25200 44700 25200 1
{
T 44500 25250 5 8 1 1 0 0
pin5=5
}
T 44160 25200 9 8 1 0 0 0
Y1
V 44450 24900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44500 24900 44700 24900 1
{
T 44500 24950 5 8 1 1 0 0
pin6=6
}
T 44160 24900 9 8 1 0 0 0
Y2
V 44450 24600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44500 24600 44700 24600 1
{
T 44500 24650 5 8 1 1 0 0
pin7=7
}
T 44160 24600 9 8 1 0 0 0
Y3
T 43000 25840 9 10 1 0 0 0
74139
B 43000 24300 1400 1500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43900 26700 5 10 0 0 0 0
device=74139
T 43900 25900 5 10 0 0 0 0
slot=1
T 43900 26100 5 10 0 0 0 0
numslots=2
T 43900 26300 5 10 0 0 0 0
slot1=1,2,3,4,5,6,7
T 43900 26500 5 10 0 0 0 0
slot2=15,14,13,12,11,10,9
]
C 47300 19400 1 0 0 EMBEDDED74273-1.sym
[
P 47300 19500 47600 19500 1
{
T 47400 19550 5 8 1 1 0 0
pin11=11
}
T 47760 19500 9 8 1 0 0 0
CLK
P 47300 22500 47600 22500 1
{
T 47400 22550 5 8 1 1 0 0
pin3=3
}
T 47660 22500 9 8 1 0 0 0
D0
P 47300 22200 47600 22200 1
{
T 47400 22250 5 8 1 1 0 0
pin4=4
}
T 47660 22200 9 8 1 0 0 0
D1
P 47300 21900 47600 21900 1
{
T 47400 21950 5 8 1 1 0 0
pin7=7
}
T 47660 21900 9 8 1 0 0 0
D2
P 47300 21600 47600 21600 1
{
T 47400 21650 5 8 1 1 0 0
pin8=8
}
T 47660 21600 9 8 1 0 0 0
D3 
P 47300 21300 47600 21300 1
{
T 47400 21350 5 8 1 1 0 0
pin13=13
}
T 47660 21300 9 8 1 0 0 0
D4
P 47300 21000 47600 21000 1
{
T 47400 21050 5 8 1 1 0 0
pin14=14
}
T 47660 21000 9 8 1 0 0 0
D5
P 47300 20700 47600 20700 1
{
T 47400 20750 5 8 1 1 0 0
pin17=17
}
T 47660 20700 9 8 1 0 0 0
D6
P 47300 20400 47600 20400 1
{
T 47400 20450 5 8 1 1 0 0
pin18=18
}
T 47660 20400 9 8 1 0 0 0
D7
V 47550 19800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47300 19800 47500 19800 1
{
T 47400 19850 5 8 1 1 0 0
pin1=1
}
T 47660 19800 9 8 1 0 0 0
RESET
P 49000 22500 49300 22500 1
{
T 49085 22550 5 8 1 1 0 0
pin2=2
}
T 48760 22500 9 8 1 0 0 0
Q0
P 49000 22200 49300 22200 1
{
T 49085 22250 5 8 1 1 0 0
pin5=5
}
T 48760 22200 9 8 1 0 0 0
Q1
P 49000 21900 49300 21900 1
{
T 49085 21950 5 8 1 1 0 0
pin6=6
}
T 48760 21900 9 8 1 0 0 0
Q2
P 49000 21600 49300 21600 1
{
T 49085 21650 5 8 1 1 0 0
pin9=9
}
T 48760 21600 9 8 1 0 0 0
Q3
P 49000 21300 49300 21300 1
{
T 49085 21350 5 8 1 1 0 0
pin12=12
}
T 48760 21300 9 8 1 0 0 0
Q4
P 49000 21000 49300 21000 1
{
T 49085 21050 5 8 1 1 0 0
pin15=15
}
T 48760 21000 9 8 1 0 0 0
Q5
P 49000 20700 49300 20700 1
{
T 49085 20750 5 8 1 1 0 0
pin16=16
}
T 48760 20700 9 8 1 0 0 0
Q6
P 49000 20400 49300 20400 1
{
T 49085 20450 5 8 1 1 0 0
pin19=19
}
T 48760 20400 9 8 1 0 0 0
Q7
T 47600 22840 9 10 1 0 0 0
74273
B 47600 19300 1400 3500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49200 22800 5 10 0 0 0 0
device=74273
L 47600 19600 47700 19500 3 0 0 0 -1 -1
L 47600 19400 47700 19500 3 0 0 0 -1 -1
]
C 33500 19300 1 0 0 EMBEDDED74109-1.sym
[
L 33800 20500 33900 20400 3 0 0 0 -1 -1
L 33900 20400 33800 20300 3 0 0 0 -1 -1
T 33900 20500 9 8 1 0 0 0
CLK
T 34600 20900 9 8 1 0 0 0
Q
T 33900 20900 9 8 1 0 0 0
J
T 34600 19900 9 8 1 0 0 0
Q
T 34400 19400 9 8 1 0 0 0
74109
B 33800 19600 1000 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 35300 21100 5 10 0 0 0 0
device=74109
T 35300 20300 5 10 0 0 0 0
slot=1
T 35300 20500 5 10 0 0 0 0
numslots=2
T 35300 20700 5 10 0 0 0 0
slot1=1,2,3,4,5,6,7
T 35300 20900 5 10 0 0 0 0
slot2=15,14,13,12,11,10,9
T 34156 19699 9 8 1 0 0 0
CLR
T 34156 21001 9 8 1 0 0 0
PRE
P 33800 20400 33500 20400 1
{
T 33570 20450 5 8 1 1 0 0
pin4=4
}
P 33800 20900 33500 20900 1
{
T 33570 20950 5 8 1 1 0 0
pin2=2
}
P 33500 19900 33700 19900 1
{
T 33570 19950 5 8 1 1 0 0
pin3=3
}
P 35100 20900 34800 20900 1
{
T 34885 20950 5 8 1 1 0 0
pin6=6
}
P 34300 21300 34300 21500 1
{
T 34100 21300 5 8 1 1 0 0
pin5=5
}
P 34300 19300 34300 19500 1
{
T 34100 19400 5 8 1 1 0 0
pin1=1
}
P 34900 19900 35100 19900 1
{
T 34900 19950 5 8 1 1 0 0
pin7=7
}
V 34850 19900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 34300 21250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 34300 19550 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 33750 19900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 33900 19900 9 8 1 0 0 0
K
]
C 19000 25100 1 0 0 EMBEDDEDidt7204-1.sym
[
P 19000 27400 19300 27400 1
{
T 19100 27450 5 8 1 1 0 0
pin24=24
}
T 19360 27400 9 8 1 0 0 0
D7
P 19000 27700 19300 27700 1
{
T 19100 27750 5 8 1 1 0 0
pin25=25
}
T 19360 27700 9 8 1 0 0 0
D6
P 19000 28000 19300 28000 1
{
T 19100 28050 5 8 1 1 0 0
pin26=26
}
P 19000 28300 19300 28300 1
{
T 19100 28350 5 8 1 1 0 0
pin27=27
}
T 19360 28300 9 8 1 0 0 0
D4
P 19000 28600 19300 28600 1
{
T 19100 28650 5 8 1 1 0 0
pin3=3
}
T 19360 28600 9 8 1 0 0 0
D3
P 19000 28900 19300 28900 1
{
T 19100 28950 5 8 1 1 0 0
pin4=4
}
T 19360 28900 9 8 1 0 0 0
D2
P 19000 29200 19300 29200 1
{
T 19100 29250 5 8 1 1 0 0
pin5=5
}
T 19360 29200 9 8 1 0 0 0
D1
P 19000 29500 19300 29500 1
{
T 19100 29550 5 8 1 1 0 0
pin6=6
}
T 19360 29500 9 8 1 0 0 0
D0
P 21300 29500 21600 29500 1
{
T 21385 29550 5 8 1 1 0 0
pin9=9
}
T 21060 29500 9 8 1 0 0 0
Q0 
P 21300 29200 21600 29200 1
{
T 21385 29250 5 8 1 1 0 0
pin10=10
}
T 21060 29200 9 8 1 0 0 0
Q1
P 21300 28900 21600 28900 1
{
T 21385 28950 5 8 1 1 0 0
pin11=11
}
T 21060 28900 9 8 1 0 0 0
Q2
T 19360 26500 9 8 1 0 0 0
W
P 19000 27100 19300 27100 1
{
T 19100 27150 5 8 1 1 0 0
pin2=2
}
T 19360 27100 9 8 1 0 0 0
D8
V 19250 26500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19000 26500 19200 26500 1
{
T 19100 26550 5 8 1 1 0 0
pin1=1
}
V 19250 25310 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19000 25300 19200 25300 1
{
T 19100 25350 5 8 1 1 0 0
pin7=7
}
T 19360 25300 9 8 1 0 0 0
XI
P 21300 27400 21600 27400 1
{
T 21385 27450 5 8 1 1 0 0
pin19=19
}
T 21060 27400 9 8 1 0 0 0
D7
P 21300 27700 21600 27700 1
{
T 21385 27750 5 8 1 1 0 0
pin18=18
}
T 21060 27700 9 8 1 0 0 0
D6
P 21300 28000 21600 28000 1
{
T 21385 28050 5 8 1 1 0 0
pin17=17
}
T 21060 28000 9 8 1 0 0 0
D5
P 21300 28300 21600 28300 1
{
T 21385 28350 5 8 1 1 0 0
pin16=16
}
T 21060 28300 9 8 1 0 0 0
D4
P 21300 28600 21600 28600 1
{
T 21385 28650 5 8 1 1 0 0
pin12=12
}
T 21060 28600 9 8 1 0 0 0
D3
T 19400 29750 9 10 1 0 0 0
IDT7204
B 19300 25100 2000 4600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 21300 29800 5 10 0 0 0 0
device=IDT7204
P 21300 27100 21600 27100 1
{
T 21385 27150 5 8 1 1 0 0
pin13=13
}
T 21060 27100 9 8 1 0 0 0
D8
V 21350 26500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 21400 26500 21600 26500 1
{
T 21400 26550 5 8 1 1 0 0
pin15=15
}
T 21160 26500 9 8 1 0 0 0
R
T 19360 28000 9 8 1 0 0 0
D5
V 21350 25900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 21350 25600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 21350 25300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 21060 25900 9 8 1 0 0 0
EF
T 20760 25300 9 8 1 0 0 0
XO/HF
T 21060 25600 9 8 1 0 0 0
FF
V 19250 25610 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19000 25600 19200 25600 1
{
T 19015 25650 5 8 1 1 0 0
pin22=22
}
T 19360 25600 9 8 1 0 0 0
RS
V 19250 25910 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19000 25900 19200 25900 1
{
T 19015 25950 5 8 1 1 0 0
pin23=23
}
T 19360 25900 9 8 1 0 0 0
FL/RT
P 21400 25900 21600 25900 1
{
T 21400 25950 5 8 1 1 0 0
pin21=21
}
P 21400 25600 21600 25600 1
{
T 21400 25650 5 8 1 1 0 0
pin8=8
}
P 21400 25300 21600 25300 1
{
T 21400 25350 5 8 1 1 0 0
pin20=20
}
]
T 27900 29200 9 40 1 0 0 0
EMBEDDED COMPONENTS!
