Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Tue Aug 21 12:42:33 2018
| Host             : pcminn34.cern.ch running 64-bit Scientific Linux CERN SLC release 6.10 (Carbon)
| Command          : report_power -file MakeHT_power_routed.rpt -pb MakeHT_power_summary_routed.pb -rpx MakeHT_power_routed.rpx
| Design           : MakeHT
| Device           : xc7vx690tffg1927-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.470  |
| Dynamic (W)              | 0.144  |
| Device Static (W)        | 0.326  |
| Effective TJA (C/W)      | 0.8    |
| Max Ambient (C)          | 84.6   |
| Junction Temperature (C) | 25.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.026 |        3 |       --- |             --- |
| Slice Logic             |     0.044 |    34617 |       --- |             --- |
|   LUT as Logic          |     0.033 |    15188 |    433200 |            3.51 |
|   CARRY4                |     0.010 |     3292 |    108300 |            3.04 |
|   Register              |    <0.001 |    10629 |    866400 |            1.23 |
|   F7/F8 Muxes           |    <0.001 |       60 |    433200 |            0.01 |
|   LUT as Shift Register |    <0.001 |     1724 |    174200 |            0.99 |
|   Others                |     0.000 |       46 |       --- |             --- |
| Signals                 |     0.058 |    28201 |       --- |             --- |
| Block RAM               |     0.016 |     20.5 |      1470 |            1.39 |
| Static Power            |     0.326 |          |           |                 |
| Total                   |     0.470 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.332 |       0.143 |      0.189 |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.001 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| MakeHT                       |     0.144 |
|   hfETLUT_0_U                |     0.002 |
|     MakeHT_rgnETLUT_0_rom_U  |     0.002 |
|   hfETLUT_1_U                |     0.003 |
|     MakeHT_rgnETLUT_1_rom_U  |     0.003 |
|   hfETLUT_2_U                |     0.003 |
|     MakeHT_rgnETLUT_2_rom_U  |     0.003 |
|   hfETLUT_3_U                |     0.003 |
|     MakeHT_rgnETLUT_3_rom_U  |     0.003 |
|   hfETLUT_4_U                |     0.002 |
|     MakeHT_rgnETLUT_4_rom_U  |     0.002 |
|   hfETLUT_5_U                |     0.004 |
|     MakeHT_rgnETLUT_5_rom_U  |     0.004 |
|   hfETLUT_6_U                |     0.002 |
|     MakeHT_rgnETLUT_6_rom_U  |     0.002 |
|   hfETLUT_7_U                |     0.002 |
|     MakeHT_rgnETLUT_7_rom_U  |     0.002 |
|   rgnETLUT_0_U               |     0.002 |
|     MakeHT_rgnETLUT_0_rom_U  |     0.002 |
|   rgnETLUT_10_U              |     0.003 |
|     MakeHT_rgnETLUT_10_rom_U |     0.003 |
|   rgnETLUT_11_U              |     0.003 |
|     MakeHT_rgnETLUT_11_rom_U |     0.003 |
|   rgnETLUT_12_U              |     0.002 |
|     MakeHT_rgnETLUT_12_rom_U |     0.002 |
|   rgnETLUT_13_U              |     0.002 |
|     MakeHT_rgnETLUT_13_rom_U |     0.002 |
|   rgnETLUT_1_U               |     0.002 |
|     MakeHT_rgnETLUT_1_rom_U  |     0.002 |
|   rgnETLUT_2_U               |     0.002 |
|     MakeHT_rgnETLUT_2_rom_U  |     0.002 |
|   rgnETLUT_3_U               |     0.002 |
|     MakeHT_rgnETLUT_3_rom_U  |     0.002 |
|   rgnETLUT_4_U               |     0.002 |
|     MakeHT_rgnETLUT_4_rom_U  |     0.002 |
|   rgnETLUT_5_U               |     0.001 |
|     MakeHT_rgnETLUT_5_rom_U  |     0.001 |
|   rgnETLUT_6_U               |     0.002 |
|     MakeHT_rgnETLUT_6_rom_U  |     0.002 |
|   rgnETLUT_7_U               |     0.002 |
|     MakeHT_rgnETLUT_7_rom_U  |     0.002 |
|   rgnETLUT_8_U               |     0.002 |
|     MakeHT_rgnETLUT_8_rom_U  |     0.002 |
|   rgnETLUT_9_U               |     0.002 |
|     MakeHT_rgnETLUT_9_rom_U  |     0.002 |
+------------------------------+-----------+


