set ::env(PROJECT_NAME) bitonic_mesh
set ::env(DESIGN_TOP) system100
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/bitonic_mesh/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/bitonic_mesh/rtl/system100.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
