 
                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home1/PD08/Vaishnavii/.synopsys_icc2_gui/preferences.tcl
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
create_lib -technology /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9m.tf \
           -ref_libs  { \
                         /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/CLIBs/saed32_hvt.ndm  \
                         /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/CLIBs/saed32_lvt.ndm \
                         /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/CLIBs/saed32_rvt.ndm  \
                         /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/CLIBs/saed32_sram_lp.ndm} riscv_MACRO_no_clk_alu_block
Information: Loading technology file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9m.tf' (FILE-007)
{riscv_MACRO_no_clk_alu_block}
read_verilog /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/rtl/RISC_V_macro_no_clk_alu.v 
Loading verilog file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/rtl/RISC_V_macro_no_clk_alu.v'
Information: Reading Verilog into new design 'msrv32_alu' in library 'riscv_MACRO_no_clk_alu_block'. (VR-012)
Number of modules read: 1
Top level ports: 100
Total ports in all modules: 100
Total nets in all modules: 972
Total instances in all modules: 904
Elapsed = 00:00:00.04, CPU = 00:00:00.03
1
icc2_shell> link_block
Using libraries: riscv_MACRO_no_clk_alu_block saed32_hvt saed32_lvt saed32_rvt saed32_sram_lp
Linking block riscv_MACRO_no_clk_alu_block:msrv32_alu.design
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Design 'msrv32_alu' was successfully linked.
1
icc2_shell> 
reset_upf
Information: UPF constraints of the design have been removed. (UPF-132)
1
load_upf /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/script/ricsv_MACRO_no_clk_UPF.upf 
Information: Loading UPF file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/script/ricsv_MACRO_no_clk_UPF.upf' (FILE-007)
create_supply_net VDD
create_supply_net VSS
create_supply_set ss_main -function {power VDD} -function {ground VSS}
create_power_domain PD_TOP  -supply {primary ss_main}
create_supply_port VDD -domain PD_TOP -direction in
create_supply_port VSS -domain PD_TOP -direction in
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSS
set_design_attributes -elements {.} -attribute correlated_supply_group {*}
add_power_state -supply ss_main -state ON  { -supply_expr { power == {FULL_ON 0.95 0.95 1.16} && ground == {FULL_ON 0.0} } }
create_power_state_group PST
add_power_state -group PST \
        -state RUN   {-logic_expr { ss_main==ON }}
1
commit_upf
Information: Related supplies are not explicitly specified on 100 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
read_parasitic_tech -name {riscv_MACRO_no_clk_1} 
Error: Required argument '-tlup' was not found (CMD-007)
Information: script '/tmp/icc2_shell-2.EgbNGb'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech -name {riscv_MACRO_no_clk_1} "
    (file "/tmp/icc2_shell-2.EgbNGb" line 1)
 -- End Extended Error Info
read_parasitic_tech -name {riscv_MACRO_no_clk_1} \
                    -tlup {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9m_Cmin.lv.tluplus} \
                    -layermap {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V//tech/saed32nm_tf_itf_tluplus.map}
Error: File '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V//tech/saed32nm_tf_itf_tluplus.map' cannot be found using search_path of: '. .'. (FILE-002)
Error: Unable to open file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V//tech/saed32nm_tf_itf_tluplus.map' for reading; layer map file read problem (FILE-001)
Information: script '/tmp/icc2_shell-2.BojHKy'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech -name {riscv_MACRO_no_clk_1} \
                    -tlup {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9..."
    (file "/tmp/icc2_shell-2.BojHKy" line 1)
 -- End Extended Error Info
read_parasitic_tech -name {riscv_MACRO_no_clk_1} \
                    -tlup {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9m_Cmin.lv.tluplus} \
                    -layermap {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map}
Error: File '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map' cannot be found using search_path of: '. .'. (FILE-002)
Error: Unable to open file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map' for reading; layer map file read problem (FILE-001)
Information: script '/tmp/icc2_shell-2.mXSaNR'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech -name {riscv_MACRO_no_clk_1} \
                    -tlup {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9..."
    (file "/tmp/icc2_shell-2.mXSaNR" line 1)
 -- End Extended Error Info
read_parasitic_tech -name {riscv_MACRO_no_clk_alu} \
                    -tlup {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9m_Cmin.lv.tluplus} \
                    -layermap {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map}
Error: File '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map' cannot be found using search_path of: '. .'. (FILE-002)
Error: Unable to open file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map' for reading; layer map file read problem (FILE-001)
Information: script '/tmp/icc2_shell-2.sAELIn'
                stopped at line 2 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech -name {riscv_MACRO_no_clk_alu} \
                    -tlup {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1..."
    (file "/tmp/icc2_shell-2.sAELIn" line 2)
 -- End Extended Error Info
read_parasitic_tech -name {riscv_MACRO_no_clk_alu} \
                    -tlup {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref//tech/saed32nm_1p9m_Cmin.lv.tluplus} \
                    -layermap {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map}
Error: File '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map' cannot be found using search_path of: '. .'. (FILE-002)
Error: Unable to open file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/tech/saed32nm_tf_itf_tluplus.map' for reading; layer map file read problem (FILE-001)
Information: script '/tmp/icc2_shell-2.wRuUrl'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech -name {riscv_MACRO_no_clk_alu} \
                    -tlup {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref//tech/saed32nm_..."
    (file "/tmp/icc2_shell-2.wRuUrl" line 1)
 -- End Extended Error Info
read_parasitic_tech -name {riscv_MACRO_no_clk_1} -tlup {../../../ref/tech/saed32nm_1p9m_Cmin.lv.tluplus} -layermap  \
{../../../ref/tech/saed32nm_tf_itf_tluplus.map}1
read_parasitic_tech -name {riscv_MACRO_no_clk_alu} -tlup {../../../ref/tech/saed32nm_1p9m_Cmin.lv.tluplus} -layermap  \
{../../../ref/tech/saed32nm_tf_itf_tluplus.map}1
current_corner default
{default}
set_parasitic_parameters -early_spec riscv_MACRO_no_clk_1 -late_spec riscv_MACRO_no_clk_1
1
set_process_number 0.99 -corners default
1
set_temperature 125 -corners default
1
set_voltage 0.75 -corners default
1
current_mode default
{default}
set_scenario_status default -active true -setup true -hold true -max_transition true -max_capacitance true -min_capacitance true -leakage_power true  \
-dynamic_power trueScenario default (mode default corner default) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {1.8} -core_utilization {0.7} -orientation N
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M1'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M2'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M3'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M4'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M5'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M6'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M7'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M8'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M9'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'MRDL'. (DPUI-924)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.28%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
link_design
Information: The command 'link_block' cleared the undo history. (UNDO-016)
Warning: Block 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design' is already linked. (LNK-067)
0
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_alu
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:15:34 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/904
Ground net VSS                0/904
--------------------------------------------------------------------------------
Information: connections of 1808 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M7
# Vertical Metal layers: M2,M6
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M7 \
   -horizontal_width {0.3} -horizontal_spacing {0.35} \
   -vertical_layer M6 -vertical_width {0.3} -vertical_spacing {0.35}
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring \
   -pattern {{name: ring_pattern} \
   {nets: {VDD VSS }} {offset: {0.2 0.2}}} -core \
        -extension {stop:design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern P_top_two \
        -layers { \
                { {horizontal_layer: M7} {width: 0.2} {spacing: interleaving} {pitch: 6.687} {offset: 0.836}  {trim : true} } \
                { {vertical_layer: M6}   {width: 0.2} {spacing: interleaving} {pitch: 7}   {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern P_top_two.
1
set_pg_strategy M7M6_mesh -pattern {{name: P_top_two } {nets: VDD VSS}} -core \
                          -extension {stop:outermost_ring}
Successfully set PG strategy M7M6_mesh.
compile_pg -strategies M7M6_mesh 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M7M6_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M7M6_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M7M6_mesh .
Check and fix DRC for 32 wires for strategy M7M6_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 15
Checking DRC for 15 wires:100%
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 17
Checking DRC for 17 wires:10% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M7M6_mesh .
Working on strategy M7M6_mesh.
Number of detected intersections: 127
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 127 stacked vias for strategy M7M6_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 127
Checking DRC for 127 stacked vias:25% 100%
Runtime of via DRC checking for strategy M7M6_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 64 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 64
Checking DRC for 64 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 50% 55% 60% 65% 80% 80% 80% 90% 90% 90% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M7M6_mesh.
Checking 127 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 64 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 191 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern P_m2_triple \
        -layers { \
                { {vertical_layer: M2} {width: 0.2} {spacing: interleaving} {pitch: 7}  {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern P_m2_triple.
1
set_pg_strategy M2_mesh -pattern {{name: P_m2_triple } {nets: VDD VSS}} -core \
                         
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 15 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 15
Checking DRC for 15 wires:100%
Creating 15 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 127 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 127
Checking DRC for 127 stacked vias:0% 5% 15% 15% 20% 20% 25% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 127 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 15 wires.
Committing wires takes 0.00 seconds.
Committed 508 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core \
   -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 34
Checking DRC for 34 wires:5% 100%
Creating 34 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 510 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 510
Checking DRC for 510 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
247 regular vias are not fixed
Via DRC checking runtime 3.00 seconds.
via connection runtime: 3 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 263 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 8 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 255 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 34 wires.
Committing wires takes 0.00 seconds.
Committed 255 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
1
################################set_block_pin_constraints -self -allowed_layers {M4 M5} -sides {3 4}
Information: Block pin constraints allowed_layers, sides are set for top block msrv32_alu. (DPPA-403)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-04-24 10:15:43 / Session: 0.13 hr / Command: 0.00 hr / Memory: 568 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL

Non default block pin constraint setting(s) of top block: msrv32_alu
allowed_layers: M4 M5 
sides:          3 4

CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 100
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 100
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.01u 00:00:00.00s 00:00:00.02e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-04-24 10:15:43 / Session: 0.13 hr / Command: 0.00 hr / Memory: 568 MB (FLW-8100)
1
check_pg_connectivity 
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 904
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 44
Number of VDD Vias: 470
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 904
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 45
Number of VSS Vias: 492
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 904
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drc 
Command check_pg_drc started  at Thu Apr 24 10:15:52 2025
Command check_pg_drc finished at Thu Apr 24 10:15:52 2025
CPU usage for check_pg_drc: 0.02 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.02 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
shape_blocksInformation: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-24 10:15:58 / Session: 0.14 hr / Command: 0.00 hr / Memory: 568 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.01. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.00. (DPUI-903)
Information: Peak memory usage for shape_block : 567 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-24 10:15:58 / Session: 0.14 hr / Command: 0.00 hr / Memory: 568 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-24 10:16:01 / Session: 0.14 hr / Command: 0.00 hr / Memory: 568 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for msrv32_alu, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
Warning: Corner default:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 904 cells affected for early, 904 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Network of supply net VDD has no early voltage defined in corner default. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner default. (PVT-014)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_alu
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:16:03 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design msrv32_alu: 14114.106 microns.
  wire length in design msrv32_alu (see through blk pins): 14114.106 microns.
  ------------------
  Total wire length: 14114.106 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design msrv32_alu:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design msrv32_alu:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design msrv32_alu: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view msrv32_alu_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:01.55. (DPUI-902)
Information: CPU time for create_placement : 00:00:01.36. (DPUI-903)
Information: Peak memory usage for create_placement : 729 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-24 10:16:03 / Session: 0.14 hr / Command: 0.00 hr / Memory: 729 MB (FLW-8100)
1
legalize_placementInformation: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-24 10:16:05 / Session: 0.14 hr / Command: 0.00 hr / Memory: 729 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 34 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 382 vias out of 962 total vias.

Legalizing Top Level Design msrv32_alu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1310 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 56 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3044.39          904        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    904
number of references:                56
number of site rows:                 33
number of locations attempted:    32979
number of locations failed:       12803  (38.8%)

Legality of references at locations:
37 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   170       3121      1151 ( 36.9%)       1792       985 ( 55.0%)  AO22X1_LVT
    56       1644       667 ( 40.6%)       1083       594 ( 54.8%)  OA22X1_LVT
    47       1504       652 ( 43.4%)       1000       593 ( 59.3%)  AO221X1_LVT
   127       2862       551 ( 19.3%)       1199       431 ( 35.9%)  INVX1_LVT
   119       2535       471 ( 18.6%)        784       331 ( 42.2%)  NAND2X0_LVT
    34        845       386 ( 45.7%)        512       334 ( 65.2%)  AO222X1_LVT
    41        946       338 ( 35.7%)        623       273 ( 43.8%)  HADDX1_LVT
    22        456       319 ( 70.0%)        400       288 ( 72.0%)  MUX41X1_LVT
    48       1077       341 ( 31.7%)        464       241 ( 51.9%)  AO21X1_LVT
    18        560       286 ( 51.1%)        376       253 ( 67.3%)  OA221X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         40        30 ( 75.0%)         32        25 ( 78.1%)  MUX41X2_LVT
    22        456       319 ( 70.0%)        400       288 ( 72.0%)  MUX41X1_LVT
    18        560       286 ( 51.1%)        376       253 ( 67.3%)  OA221X1_LVT
     1         24        13 ( 54.2%)          0         0 (  0.0%)  NOR2X2_LVT
     2         24        10 ( 41.7%)         24        16 ( 66.7%)  OAI222X1_LVT
    34        845       386 ( 45.7%)        512       334 ( 65.2%)  AO222X1_LVT
     1         40        19 ( 47.5%)         32        18 ( 56.2%)  AO222X2_LVT
    47       1504       652 ( 43.4%)       1000       593 ( 59.3%)  AO221X1_LVT
     2         32        15 ( 46.9%)         32        16 ( 50.0%)  OA21X1_LVT
     7        192        81 ( 42.2%)        144        78 ( 54.2%)  OAI22X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         904 (8419 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.690 um ( 0.41 row height)
rms weighted cell displacement:   0.690 um ( 0.41 row height)
max cell displacement:            3.158 um ( 1.89 row height)
avg cell displacement:            0.590 um ( 0.35 row height)
avg weighted cell displacement:   0.590 um ( 0.35 row height)
number of cells moved:              904
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U800 (NAND3X0_LVT)
  Input location: (9.0159,13.3167)
  Legal location: (8.944,10.16)
  Displacement:   3.158 um ( 1.89 row height)
Cell: U806 (OA22X1_LVT)
  Input location: (6.5198,20.6517)
  Legal location: (8.792,20.192)
  Displacement:   2.318 um ( 1.39 row height)
Cell: U829 (AND2X1_LVT)
  Input location: (10.156,51.9567)
  Legal location: (12.288,51.96)
  Displacement:   2.132 um ( 1.28 row height)
Cell: U1296 (NAND2X0_LVT)
  Input location: (29.9251,22.7901)
  Legal location: (31.896,23.536)
  Displacement:   2.107 um ( 1.26 row height)
Cell: U628 (AOI22X1_LVT)
  Input location: (14.9633,29.748)
  Legal location: (17,30.224)
  Displacement:   2.092 um ( 1.25 row height)
Cell: U489 (AO221X1_LVT)
  Input location: (7.7527,20.2896)
  Legal location: (8.792,18.52)
  Displacement:   2.052 um ( 1.23 row height)
Cell: U733 (AO222X1_LVT)
  Input location: (3.3446,19.737)
  Legal location: (5.296,20.192)
  Displacement:   2.004 um ( 1.20 row height)
Cell: U1229 (MUX41X1_LVT)
  Input location: (26.7098,24.1118)
  Legal location: (28.552,23.536)
  Displacement:   1.930 um ( 1.15 row height)
Cell: U683 (AO22X1_LVT)
  Input location: (6.8901,30.4362)
  Legal location: (8.792,30.224)
  Displacement:   1.914 um ( 1.14 row height)
Cell: U808 (NAND2X0_LVT)
  Input location: (5.8151,21.336)
  Legal location: (7.272,20.192)
  Displacement:   1.852 um ( 1.11 row height)

Legalization succeeded.
Total Legalizer CPU: 1.219
Total Legalizer Wall Time: 1.364
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-24 10:16:06 / Session: 0.14 hr / Command: 0.00 hr / Memory: 729 MB (FLW-8100)
1
check_pg_drc 
Command check_pg_drc started  at Thu Apr 24 10:16:10 2025
Command check_pg_drc finished at Thu Apr 24 10:16:11 2025
CPU usage for check_pg_drc: 0.45 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.46 seconds ( 0.00 hours)
Total number of errors found: 1
   1 insufficient spacing on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_connectivity 
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 904
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 44
Number of VDD Vias: 470
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 45
Number of VSS Vias: 492
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
place_optInformation: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-24 10:18:03 / Session: 0.17 hr / Command: 0.00 hr / Memory: 729 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: No default buffer/inverter available for voltage areas DEFAULT_VA. (OPT-014)
Warning: Can not find available buffer/inverter lib cells for the site unit. (OPT-016)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061113 ohm/um, via_r = 0.459274 ohm/cut, c = 0.074996 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088297 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No voltages defined for design
Error: There are undefined voltages in setup. Optimization aborted. (OPT-001)
Error: Scenario Manager creation failed. Optimization aborted. (OPT-041)
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-24 10:18:04 / Session: 0.17 hr / Command: 0.00 hr / Memory: 748 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-24 10:18:04 / Session: 0.17 hr / Command: 0.00 hr / Memory: 748 MB (FLW-8100)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 972, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 972, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-24 10:18:04 / Session: 0.17 hr / Command: 0.00 hr / Memory: 748 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete place_opt / initial_place (FLW-8004)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-24 10:18:04 / Session: 0.17 hr / Command: 0.00 hr / Memory: 748 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.WnODCI'
                stopped at line 1 due to error. (CMD-081)
Extended error info:
0
    while executing
"place_opt"
    (file "/tmp/icc2_shell-2.WnODCI" line 1)
 -- End Extended Error Info
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CreateViaTool
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {xPitch} -value {0.120}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {yPitch} -value {0.120}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {master} -value {VIA12SQ_C}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{7.944 3.021} {8.713 2.733}} -scale 0.016
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Apr 24 10:20:19 2025
Command check_pg_drc finished at Thu Apr 24 10:20:20 2025
CPU usage for check_pg_drc: 0.43 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.45 seconds ( 0.00 hours)
Total number of errors found: 1
   1 insufficient spacing on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> 
place_optInformation: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-24 10:20:41 / Session: 0.22 hr / Command: 0.00 hr / Memory: 748 MB (FLW-8100)
Information: The command 'place_opt' cleared the undo history. (UNDO-016)
INFO: place_opt is running in balanced flow mode
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: No default buffer/inverter available for voltage areas DEFAULT_VA. (OPT-014)
Warning: Can not find available buffer/inverter lib cells for the site unit. (OPT-016)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No voltages defined for design
Error: There are undefined voltages in setup. Optimization aborted. (OPT-001)
Error: Scenario Manager creation failed. Optimization aborted. (OPT-041)
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-24 10:20:42 / Session: 0.22 hr / Command: 0.00 hr / Memory: 765 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-24 10:20:42 / Session: 0.22 hr / Command: 0.00 hr / Memory: 765 MB (FLW-8100)
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-24 10:20:42 / Session: 0.22 hr / Command: 0.00 hr / Memory: 765 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete place_opt / initial_place (FLW-8004)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-24 10:20:42 / Session: 0.22 hr / Command: 0.00 hr / Memory: 765 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.LWSLEV'
                stopped at line 1 due to error. (CMD-081)
Extended error info:
0
    while executing
"place_opt"
    (file "/tmp/icc2_shell-2.LWSLEV" line 1)
 -- End Extended Error Info
icc2_shell> set_voltage 0.75 -object-corners default
Error: unknown option '-object-corners' (CMD-010)
Error: extra positional option 'default' (CMD-012)
icc2_shell> set_voltage 0.75 -object_list VDD -corners default
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
1
icc2_shell> place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-24 10:21:58 / Session: 0.24 hr / Command: 0.00 hr / Memory: 765 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061113 ohm/um, via_r = 0.459274 ohm/cut, c = 0.074996 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088297 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-24 10:21:59 / Session: 0.24 hr / Command: 0.00 hr / Memory: 780 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-24 10:21:59 / Session: 0.24 hr / Command: 0.00 hr / Memory: 780 MB (FLW-8100)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 972, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 972, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
INFO: Using corner default for worst leakage corner
Note - message 'POW-034' limit (10) exceeded. Remainder will be suppressed.
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 972, of which 972 non-clock nets
Number of nets with 0 toggle rate: 14
Max toggle rate = 0.36558, average toggle rate = 0.139004
Max non-clock toggle rate = 0.36558
eLpp weight range = (0, 2.63001)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 972
Amt power = 0.1
Non-default weight range: (0.9, 1.163)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.65446e+08
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:    118 s ( 0.03 hr) ELAPSE:    857 s ( 0.24 hr) MEM-PEAK:   792 Mb Thu Apr 24 10:22:02 2025
END_CMD: optimize_dft          CPU:    118 s ( 0.03 hr) ELAPSE:    857 s ( 0.24 hr) MEM-PEAK:   792 Mb Thu Apr 24 10:22:02 2025
----------------------------------------------------------------
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-24 10:22:02 / Session: 0.24 hr / Command: 0.00 hr / Memory: 792 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-24 10:22:02 / Session: 0.24 hr / Command: 0.00 hr / Memory: 792 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-24 10:22:02 / Session: 0.24 hr / Command: 0.00 hr / Memory: 792 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-24 10:22:02 / Session: 0.24 hr / Command: 0.00 hr / Memory: 792 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061113 ohm/um, via_r = 0.459274 ohm/cut, c = 0.074340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.087988 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 972, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 972, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1274 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 8(r) x 8(c) GridCells YDim 8.36 XDim 8.36
Total 0.0190 seconds to load 904 cell instances into cellmap, 904 cells are off site row
Moveable cells: 904; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4156, cell height 1.6720, cell area 2.3669 for total 904 placed and application fixed cells
Information: Current block utilization is '0.70280', effective utilization is '0.70281'. (OPT-055)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:17         ~     0.000  2139.638     0.000     7.527         3       147         0     0.000       792 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:21         ~     0.000  2139.638     0.000     7.527         3       147         0     0.000       855 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:21         ~     0.000  2139.638     0.000     7.527         3       147         0     0.000       857 

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 972 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Found 7 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1579.546997)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [5]  50% ...
    [6]  60% ...
    [7]  70% ...
    [7] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            2            8
  Inverters:           20            8
------------ ------------ ------------
      Total:           22           16
------------ ------------ ------------

Number of Drivers Sized: 2 [28.57%]

                      P: 1 [14.29%]
                      N: 1 [14.29%]

WINFO: 966 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.04 sec ELAPSE 0 hr : 0 min : 1.19 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 897612 K / inuse 880012 K
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.060956 ohm/um, via_r = 0.459229 ohm/cut, c = 0.074512 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088074 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 966, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 966, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:22         ~     0.000  2162.765     0.000     0.000         9       135         0     0.000       876 


    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:22         ~     0.000  2162.765     0.000     0.000         9       135         0     0.000       876 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-24 10:22:08 / Session: 0.24 hr / Command: 0.00 hr / Memory: 877 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-24 10:22:08 / Session: 0.24 hr / Command: 0.00 hr / Memory: 877 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-24 10:22:08 / Session: 0.24 hr / Command: 0.00 hr / Memory: 877 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-24 10:22:08 / Session: 0.24 hr / Command: 0.00 hr / Memory: 877 MB (FLW-8100)

Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.060956 ohm/um, via_r = 0.459229 ohm/cut, c = 0.074512 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088074 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 966, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 966, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:23         ~     0.000  2162.765     0.000     0.000         9       135         0     0.000       876 

Running initial optimization step.
Place-opt command begin                   CPU:    87 s (  0.02 hr )  ELAPSE:   863 s (  0.24 hr )  MEM-PEAK:   876 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:    87 s (  0.02 hr )  ELAPSE:   864 s (  0.24 hr )  MEM-PEAK:   876 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  229944832
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  229944832      2162.77        898          9        135
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  229944832      2162.77        898
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:    93 s (  0.03 hr )  ELAPSE:   870 s (  0.24 hr )  MEM-PEAK:   876 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       876

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0612 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0215 seconds to load 898 cell instances into cellmap, 882 cells are off site row
Moveable cells: 898; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4404, cell height 1.6720, cell area 2.4084 for total 898 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       876

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       876

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       876
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       876
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       876

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8696 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.enforce_macro_track_utilization                  :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.report_congestion_enable_cell_snapping           :        false               
global.span_pg_blk_nbr                                  :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Message ZRT-030 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-539 is limited to 10 by default. Use set_message_info to see more messages of this type.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 2 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 968, of which 0 are not extracted
Total number of open nets = 964, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DBIn Done] Total (MB): Used   30  Alloctr   30  Proc 8697 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 8697 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,58.78um,58.78um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 8697 
Net statistics:
Total number of nets     = 968
Number of nets to route  = 964
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 964, Total Half Perimeter Wire Length (HPWL) 14700 microns
HPWL   0 ~   50 microns: Net Count      897     Total HPWL         9689 microns
HPWL  50 ~  100 microns: Net Count       62     Total HPWL         4494 microns
HPWL 100 ~  200 microns: Net Count        5     Total HPWL          518 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 8699 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  1.94     on layer (1)    M1
Average gCell capacity  9.92     on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.33     on layer (4)    M4
Average gCell capacity  2.66     on layer (5)    M5
Average gCell capacity  2.40     on layer (6)    M6
Average gCell capacity  1.20     on layer (7)    M7
Average gCell capacity  1.34     on layer (8)    M8
Average gCell capacity  0.66     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 11.09         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.43  on layer (7)    M7
Average number of tracks per gCell 1.43  on layer (8)    M8
Average number of tracks per gCell 0.74  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 12250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 8700 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 8700 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    3 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 8700 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  107 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 8807 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  136  Alloctr  137  Proc 8807 
Initial. Routing result:
Initial. Both Dirs: Overflow =   113 Max = 3 GRCs =   245 (10.00%)
Initial. H routing: Overflow =    76 Max = 2 (GRCs = 22) GRCs =   192 (15.67%)
Initial. V routing: Overflow =    37 Max = 3 (GRCs =  2) GRCs =    53 (4.33%)
Initial. M1         Overflow =    17 Max = 1 (GRCs = 18) GRCs =    18 (1.47%)
Initial. M2         Overflow =    37 Max = 3 (GRCs =  2) GRCs =    52 (4.24%)
Initial. M3         Overflow =    58 Max = 2 (GRCs = 22) GRCs =   173 (14.12%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 15691.45
Initial. Layer M1 wire length = 339.72
Initial. Layer M2 wire length = 5526.41
Initial. Layer M3 wire length = 4657.69
Initial. Layer M4 wire length = 2613.64
Initial. Layer M5 wire length = 2141.10
Initial. Layer M6 wire length = 111.65
Initial. Layer M7 wire length = 301.25
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 7152
Initial. Via VIA12SQ_C count = 3538
Initial. Via VIA23SQ_C count = 2825
Initial. Via VIA34SQ_C count = 475
Initial. Via VIA45SQ_C count = 269
Initial. Via VIA56SQ_C count = 27
Initial. Via VIA67SQ_C count = 18
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:22:17 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  136  Alloctr  137  Proc 8808 
phase1. Routing result:
phase1. Both Dirs: Overflow =    12 Max = 1 GRCs =    13 (0.53%)
phase1. H routing: Overflow =    12 Max = 1 (GRCs = 13) GRCs =    13 (1.06%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    12 Max = 1 (GRCs = 13) GRCs =    13 (1.06%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 16030.78
phase1. Layer M1 wire length = 435.17
phase1. Layer M2 wire length = 5488.89
phase1. Layer M3 wire length = 4250.58
phase1. Layer M4 wire length = 3011.00
phase1. Layer M5 wire length = 2250.96
phase1. Layer M6 wire length = 178.73
phase1. Layer M7 wire length = 415.46
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 7358
phase1. Via VIA12SQ_C count = 3557
phase1. Via VIA23SQ_C count = 2752
phase1. Via VIA34SQ_C count = 614
phase1. Via VIA45SQ_C count = 360
phase1. Via VIA56SQ_C count = 47
phase1. Via VIA67SQ_C count = 28
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  106  Alloctr  106  Proc  111 
[End of Whole Chip Routing] Total (MB): Used  136  Alloctr  137  Proc 8808 

Congestion utilization per direction:
Average vertical track utilization   = 35.27 %
Peak    vertical track utilization   = 77.27 %
Average horizontal track utilization = 41.57 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  106  Alloctr  106  Proc  111 
[End of Global Routing] Total (MB): Used  136  Alloctr  136  Proc 8808 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8808 
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       988
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       988
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner default for honoring max prepone/postpone limits
CUS cannot build any sink!

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       996
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       996
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       996
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24       996
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner default for honoring max prepone/postpone limits
CUS cannot build any sink!

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24      1004
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24      1004
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24      1004
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24      1004
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24      1004
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24      1004

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       2162.77  229944832.00         898              0.24      1004

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       2160.22  229457120.00         897              0.24      1004
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       2160.22  229457120.00         897              0.24      1004
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       2160.22  229457120.00         897              0.24      1004
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       2132.52  218089456.00         897              0.25      1004
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       2132.52  218089456.00         897              0.25      1004
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1004


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-24 10:22:33 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1004 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1004

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-24 10:22:33 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1004 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-24 10:22:33 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1004 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-24 10:22:33 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1004 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1004
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0592 seconds to build cellmap data
Snapped 897 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8824 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 8824 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,58.78um,58.78um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 8824 
Net statistics:
Total number of nets     = 967
Number of nets to route  = 963
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 963, Total Half Perimeter Wire Length (HPWL) 14768 microns
HPWL   0 ~   50 microns: Net Count      897     Total HPWL         9785 microns
HPWL  50 ~  100 microns: Net Count       61     Total HPWL         4464 microns
HPWL 100 ~  200 microns: Net Count        5     Total HPWL          520 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 8824 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  2.52     on layer (1)    M1
Average gCell capacity  9.92     on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.33     on layer (4)    M4
Average gCell capacity  2.66     on layer (5)    M5
Average gCell capacity  2.40     on layer (6)    M6
Average gCell capacity  1.20     on layer (7)    M7
Average gCell capacity  1.34     on layer (8)    M8
Average gCell capacity  0.66     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 11.09         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.43  on layer (7)    M7
Average number of tracks per gCell 1.43  on layer (8)    M8
Average number of tracks per gCell 0.74  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 12250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   32  Proc 8824 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   32  Proc 8824 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 8824 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  136  Alloctr  136  Proc 8888 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  136  Alloctr  137  Proc 8888 
Initial. Routing result:
Initial. Both Dirs: Overflow =   110 Max = 3 GRCs =   253 (10.33%)
Initial. H routing: Overflow =    75 Max = 2 (GRCs = 20) GRCs =   194 (15.84%)
Initial. V routing: Overflow =    35 Max = 3 (GRCs =  3) GRCs =    59 (4.82%)
Initial. M1         Overflow =    16 Max = 2 (GRCs =  1) GRCs =    15 (1.22%)
Initial. M2         Overflow =    35 Max = 3 (GRCs =  3) GRCs =    58 (4.73%)
Initial. M3         Overflow =    57 Max = 2 (GRCs = 19) GRCs =   177 (14.45%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 15867.24
Initial. Layer M1 wire length = 261.03
Initial. Layer M2 wire length = 5810.08
Initial. Layer M3 wire length = 4908.15
Initial. Layer M4 wire length = 2549.44
Initial. Layer M5 wire length = 2072.88
Initial. Layer M6 wire length = 66.11
Initial. Layer M7 wire length = 199.54
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 7145
Initial. Via VIA12SQ_C count = 3557
Initial. Via VIA23SQ_C count = 2800
Initial. Via VIA34SQ_C count = 491
Initial. Via VIA45SQ_C count = 263
Initial. Via VIA56SQ_C count = 18
Initial. Via VIA67SQ_C count = 16
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:22:34 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  137  Alloctr  137  Proc 8888 
phase1. Routing result:
phase1. Both Dirs: Overflow =    12 Max = 1 GRCs =    13 (0.53%)
phase1. H routing: Overflow =    12 Max = 1 (GRCs = 13) GRCs =    13 (1.06%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    12 Max = 1 (GRCs = 13) GRCs =    13 (1.06%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 16090.43
phase1. Layer M1 wire length = 291.03
phase1. Layer M2 wire length = 5779.38
phase1. Layer M3 wire length = 4508.12
phase1. Layer M4 wire length = 2820.11
phase1. Layer M5 wire length = 2209.90
phase1. Layer M6 wire length = 111.35
phase1. Layer M7 wire length = 357.17
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 13.38
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 7321
phase1. Via VIA12SQ_C count = 3577
phase1. Via VIA23SQ_C count = 2736
phase1. Via VIA34SQ_C count = 622
phase1. Via VIA45SQ_C count = 312
phase1. Via VIA56SQ_C count = 38
phase1. Via VIA67SQ_C count = 32
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 2
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  106  Alloctr  106  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  137  Alloctr  137  Proc 8888 

Congestion utilization per direction:
Average vertical track utilization   = 34.88 %
Peak    vertical track utilization   = 73.68 %
Average horizontal track utilization = 39.42 %
Peak    horizontal track utilization = 109.09 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  106  Alloctr  106  Proc   64 
[End of Global Routing] Total (MB): Used  136  Alloctr  137  Proc 8888 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -23  Alloctr  -23  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8888 
Using per-layer congestion maps for congestion reduction.
Information: 47.84% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.08% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 39.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.70 to 0.73. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 965, of which 965 non-clock nets
Number of nets with 0 toggle rate: 14
Max toggle rate = 0.36558, average toggle rate = 0.139389
Max non-clock toggle rate = 0.36558
eLpp weight range = (0, 2.88107)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 965
Amt power = 0.1
Non-default weight range: (0.9, 1.18811)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.62192e+08
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0626 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 8(r) x 8(c) GridCells YDim 8.36 XDim 8.36
Total 0.0214 seconds to load 897 cell instances into cellmap, 897 cells are off site row
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4219, cell height 1.6720, cell area 2.3774 for total 897 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 34 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 382 vias out of 962 total vias.

Legalizing Top Level Design msrv32_alu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0616 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3044.39          897        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    897
number of references:                59
number of site rows:                 33
number of locations attempted:    33704
number of locations failed:       12417  (36.8%)

Legality of references at locations:
40 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   170       3490      1191 ( 34.1%)       2094       994 ( 47.5%)  AO22X1_RVT
    56       1559       650 ( 41.7%)       1224       597 ( 48.8%)  OA22X1_RVT
    47       1254       551 ( 43.9%)        894       504 ( 56.4%)  AO221X1_RVT
   119       2485       445 ( 17.9%)       1451       409 ( 28.2%)  NAND2X0_RVT
    35        845       369 ( 43.7%)        582       317 ( 54.5%)  AO222X1_RVT
    41        849       365 ( 43.0%)        661       303 ( 45.8%)  HADDX1_RVT
    18        680       304 ( 44.7%)        544       289 ( 53.1%)  OA221X1_RVT
    89       1825       318 ( 17.4%)       1126       272 ( 24.2%)  INVX0_HVT
    32        848       271 ( 32.0%)        640       270 ( 42.2%)  NAND3X0_RVT
    24        430       314 ( 73.0%)        302       223 ( 73.8%)  MUX41X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    24        430       314 ( 73.0%)        302       223 ( 73.8%)  MUX41X1_RVT
    13        296       160 ( 54.1%)        224       155 ( 69.2%)  OA222X1_RVT
     1         16        10 ( 62.5%)         16         7 ( 43.8%)  OAI222X1_RVT
     1         32        16 ( 50.0%)         32        16 ( 50.0%)  NAND2X1_LVT
    47       1254       551 ( 43.9%)        894       504 ( 56.4%)  AO221X1_RVT
    18        680       304 ( 44.7%)        544       289 ( 53.1%)  OA221X1_RVT
    35        845       369 ( 43.7%)        582       317 ( 54.5%)  AO222X1_RVT
     6         88        38 ( 43.2%)         64        34 ( 53.1%)  AOI21X1_RVT
     1         16         8 ( 50.0%)          8         3 ( 37.5%)  OR2X4_RVT
    56       1559       650 ( 41.7%)       1224       597 ( 48.8%)  OA22X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         897 (8391 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.570 um ( 0.34 row height)
rms weighted cell displacement:   0.570 um ( 0.34 row height)
max cell displacement:            2.088 um ( 1.25 row height)
avg cell displacement:            0.485 um ( 0.29 row height)
avg weighted cell displacement:   0.485 um ( 0.29 row height)
number of cells moved:              897
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U1278 (AO221X1_RVT)
  Input location: (17.2485,14.6932)
  Legal location: (19.28,15.176)
  Displacement:   2.088 um ( 1.25 row height)
Cell: U440 (INVX4_RVT)
  Input location: (9.4999,27.0144)
  Legal location: (11.528,26.88)
  Displacement:   2.033 um ( 1.22 row height)
Cell: U703 (AO222X1_RVT)
  Input location: (6.8851,9.006)
  Legal location: (8.792,8.488)
  Displacement:   1.976 um ( 1.18 row height)
Cell: U580 (AO221X1_RVT)
  Input location: (20.4701,16.7912)
  Legal location: (20.04,18.52)
  Displacement:   1.781 um ( 1.07 row height)
Cell: U1363 (AO221X1_RVT)
  Input location: (7.1462,26.2304)
  Legal location: (8.792,26.88)
  Displacement:   1.769 um ( 1.06 row height)
Cell: U605 (AO22X1_RVT)
  Input location: (20.6806,18.5389)
  Legal location: (21.104,20.192)
  Displacement:   1.706 um ( 1.02 row height)
Cell: U664 (AO221X1_RVT)
  Input location: (8.5529,16.5222)
  Legal location: (6.968,16.848)
  Displacement:   1.618 um ( 0.97 row height)
Cell: U668 (AO222X1_RVT)
  Input location: (15.276,9.6603)
  Legal location: (13.808,10.16)
  Displacement:   1.551 um ( 0.93 row height)
Cell: U590 (NAND2X0_RVT)
  Input location: (22.3135,20.1531)
  Legal location: (23.688,20.192)
  Displacement:   1.375 um ( 0.82 row height)
Cell: U855 (OA22X1_RVT)
  Input location: (25.0252,13.8571)
  Legal location: (24.752,15.176)
  Displacement:   1.347 um ( 0.81 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 897 out of 897 cells, ratio = 1.000000
Total displacement = 519.753784(um)
Max displacement = 2.514300(um), U1278 (19.072500, 16.365200, 2) => (21.104000, 16.848000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.15(um)
  0 ~  20% cells displacement <=      0.25(um)
  0 ~  30% cells displacement <=      0.35(um)
  0 ~  40% cells displacement <=      0.45(um)
  0 ~  50% cells displacement <=      0.55(um)
  0 ~  60% cells displacement <=      0.64(um)
  0 ~  70% cells displacement <=      0.73(um)
  0 ~  80% cells displacement <=      0.84(um)
  0 ~  90% cells displacement <=      1.02(um)
  0 ~ 100% cells displacement <=      2.51(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074411 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088178 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-24 10:22:39 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-24 10:22:39 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-24 10:22:39 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074411 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088178 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-24 10:22:40 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0618 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0206 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4219, cell height 1.6720, cell area 2.3774 for total 897 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0625 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0216 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4219, cell height 1.6720, cell area 2.3774 for total 897 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068

CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner default for honoring max prepone/postpone limits
CUS cannot build any sink!

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner default for honoring max prepone/postpone limits
CUS cannot build any sink!

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0       2132.52  32660984.00         897              0.25      1068

CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068
CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              965              965           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0       2132.01  30215964.00         897              0.25      1068
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02210702 cumPct:    42.48 estdown: 0.02992917 cumUp:  108 numDown:  699 status= valid
Knee-Processing :  cumEst: 0.04764920 cumPct:    91.57 estdown: 0.00438703 cumUp:  582 numDown:  225 status= valid
Knee-Processing :  cumEst: 0.05203623 cumPct:   100.00 estdown: 0.00000000 cumUp:  897 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0       2132.01  29800598.00         897              0.25      1068
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0       2132.01  29800598.00         897              0.25      1068

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0       2132.01  29800598.00         897              0.25      1068

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-24 10:22:50 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-24 10:22:50 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    125 s ( 0.03 hr) ELAPSE :    905 s ( 0.25 hr) MEM-PEAK :  1068 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    125 s ( 0.03 hr) ELAPSE :    905 s ( 0.25 hr) MEM-PEAK :  1068 Mb
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0       2132.01  29800598.00         897              0.25      1068
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 34 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 382 vias out of 962 total vias.

Legalizing Top Level Design msrv32_alu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0620 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 57 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3044.39          897        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    897
number of references:                57
number of site rows:                 33
number of locations attempted:    21336
number of locations failed:        7401  (34.7%)

Legality of references at locations:
38 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   170       2538       839 ( 33.1%)       1326       583 ( 44.0%)  AO22X1_RVT
    56        823       326 ( 39.6%)        568       253 ( 44.5%)  OA22X1_RVT
    47        742       319 ( 43.0%)        446       245 ( 54.9%)  AO221X1_RVT
   119       1703       285 ( 16.7%)        811       166 ( 20.5%)  NAND2X0_RVT
    41        586       253 ( 43.2%)        405       171 ( 42.2%)  HADDX1_RVT
    35        565       241 ( 42.7%)        358       182 ( 50.8%)  AO222X1_RVT
    24        342       247 ( 72.2%)        182       128 ( 70.3%)  MUX41X1_RVT
    48        733       214 ( 29.2%)        466       150 ( 32.2%)  AO21X1_RVT
    32        480       164 ( 34.2%)        360       152 ( 42.2%)  NAND3X0_RVT
    28        414       173 ( 41.8%)        318       138 ( 43.4%)  AOI22X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    24        342       247 ( 72.2%)        182       128 ( 70.3%)  MUX41X1_RVT
    13        208       104 ( 50.0%)        136        85 ( 62.5%)  OA222X1_RVT
    47        742       319 ( 43.0%)        446       245 ( 54.9%)  AO221X1_RVT
    18        312       142 ( 45.5%)        248       122 ( 49.2%)  OA221X1_RVT
     6         88        38 ( 43.2%)         56        29 ( 51.8%)  AOI21X1_RVT
     1         16         8 ( 50.0%)          8         3 ( 37.5%)  OR2X4_RVT
    35        565       241 ( 42.7%)        358       182 ( 50.8%)  AO222X1_RVT
     8        152        59 ( 38.8%)         64        39 ( 60.9%)  OR3X1_LVT
     3         56        25 ( 44.6%)         48        22 ( 45.8%)  AND3X2_RVT
     2         32        16 ( 50.0%)         32        12 ( 37.5%)  OAI222X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         897 (8389 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.005 um ( 0.00 row height)
rms weighted cell displacement:   0.005 um ( 0.00 row height)
max cell displacement:            0.152 um ( 0.09 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                1
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U438 (AND3X2_RVT)
  Input location: (33.112,20.192)
  Legal location: (32.96,20.192)
  Displacement:   0.152 um ( 0.09 row height)
Cell: U739 (INVX0_HVT)
  Input location: (19.28,21.864)
  Legal location: (19.28,21.864)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U740 (INVX0_HVT)
  Input location: (16.848,21.864)
  Legal location: (16.848,21.864)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U730 (INVX0_HVT)
  Input location: (5.296,1.8)
  Legal location: (5.296,1.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U727 (INVX0_HVT)
  Input location: (7.272,10.16)
  Legal location: (7.272,10.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U557 (INVX0_HVT)
  Input location: (24.296,46.944)
  Legal location: (24.296,46.944)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U705 (INVX0_HVT)
  Input location: (3.32,28.552)
  Legal location: (3.32,28.552)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U579 (INVX0_HVT)
  Input location: (24.6,13.504)
  Legal location: (24.6,13.504)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U555 (INVX0_HVT)
  Input location: (23.688,41.928)
  Legal location: (23.688,41.928)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U741 (INVX0_HVT)
  Input location: (17.608,21.864)
  Legal location: (17.608,21.864)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074411 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088178 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-24 10:22:52 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-24 10:22:52 / Session: 0.25 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0633 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0215 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4215, cell height 1.6720, cell area 2.3768 for total 897 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         2       2132.01  29800598.00         897              0.25      1068
CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              965              965           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         2       2132.01  29800598.00         897              0.25      1068
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         2       2132.01  29800598.00         897              0.25      1068
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         1       2132.01  30017394.00         897              0.25      1068
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         1       2132.01  30017394.00         897              0.25      1068
Place-opt optimization Phase 60 Iter  5         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068

CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-24 10:22:54 / Session: 0.25 hr / Command: 0.02 hr / Memory: 1068 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-24 10:22:54 / Session: 0.25 hr / Command: 0.02 hr / Memory: 1068 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    128 s ( 0.04 hr) ELAPSE :    909 s ( 0.25 hr) MEM-PEAK :  1068 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    128 s ( 0.04 hr) ELAPSE :    909 s ( 0.25 hr) MEM-PEAK :  1068 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 34 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 382 vias out of 962 total vias.

Legalizing Top Level Design msrv32_alu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0588 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 58 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3044.39          897        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    897
number of references:                58
number of site rows:                 33
number of locations attempted:    21360
number of locations failed:        7395  (34.6%)

Legality of references at locations:
39 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   170       2538       844 ( 33.3%)       1326       583 ( 44.0%)  AO22X1_RVT
    56        831       320 ( 38.5%)        560       248 ( 44.3%)  OA22X1_RVT
    47        742       313 ( 42.2%)        446       240 ( 53.8%)  AO221X1_RVT
   119       1703       285 ( 16.7%)        811       166 ( 20.5%)  NAND2X0_RVT
    41        586       257 ( 43.9%)        421       177 ( 42.0%)  HADDX1_RVT
    35        565       241 ( 42.7%)        358       182 ( 50.8%)  AO222X1_RVT
    24        342       247 ( 72.2%)        182       128 ( 70.3%)  MUX41X1_RVT
    48        733       214 ( 29.2%)        474       153 ( 32.3%)  AO21X1_RVT
    32        480       164 ( 34.2%)        360       152 ( 42.2%)  NAND3X0_RVT
    28        414       173 ( 41.8%)        318       138 ( 43.4%)  AOI22X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    24        342       247 ( 72.2%)        182       128 ( 70.3%)  MUX41X1_RVT
    13        208       104 ( 50.0%)        136        85 ( 62.5%)  OA222X1_RVT
    18        312       142 ( 45.5%)        248       122 ( 49.2%)  OA221X1_RVT
     1         16         8 ( 50.0%)         16         7 ( 43.8%)  AND3X4_RVT
    47        742       313 ( 42.2%)        446       240 ( 53.8%)  AO221X1_RVT
     6         88        38 ( 43.2%)         56        29 ( 51.8%)  AOI21X1_RVT
     1         16         8 ( 50.0%)          8         3 ( 37.5%)  OR2X4_RVT
    35        565       241 ( 42.7%)        358       182 ( 50.8%)  AO222X1_RVT
     8        152        59 ( 38.8%)         80        45 ( 56.2%)  OR3X1_LVT
     2         32        16 ( 50.0%)         32        12 ( 37.5%)  OAI222X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         897 (8391 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.004 um ( 0.00 row height)
rms weighted cell displacement:   0.004 um ( 0.00 row height)
max cell displacement:            0.152 um ( 0.09 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                1
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U1150 (NAND3X0_RVT)
  Input location: (31.744,20.192)
  Legal location: (31.592,20.192)
  Displacement:   0.152 um ( 0.09 row height)
Cell: U739 (INVX0_HVT)
  Input location: (19.28,21.864)
  Legal location: (19.28,21.864)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U740 (INVX0_HVT)
  Input location: (16.848,21.864)
  Legal location: (16.848,21.864)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U730 (INVX0_HVT)
  Input location: (5.296,1.8)
  Legal location: (5.296,1.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U727 (INVX0_HVT)
  Input location: (7.272,10.16)
  Legal location: (7.272,10.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U557 (INVX0_HVT)
  Input location: (24.296,46.944)
  Legal location: (24.296,46.944)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U705 (INVX0_HVT)
  Input location: (3.32,28.552)
  Legal location: (3.32,28.552)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U579 (INVX0_HVT)
  Input location: (24.6,13.504)
  Legal location: (24.6,13.504)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U555 (INVX0_HVT)
  Input location: (23.688,41.928)
  Legal location: (23.688,41.928)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U741 (INVX0_HVT)
  Input location: (17.608,21.864)
  Legal location: (17.608,21.864)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074411 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088178 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-24 10:22:55 / Session: 0.25 hr / Command: 0.02 hr / Memory: 1068 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0598 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0260 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4219, cell height 1.6720, cell area 2.3774 for total 897 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-24 10:22:55 / Session: 0.25 hr / Command: 0.02 hr / Memory: 1068 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0       2132.52  29848864.00         897              0.25      1068
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  53.930181209339  8.634501264044  0.781218440852  7.442083311238  3.181169549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  18.267897309427  0.014050554666  4.045085244037  5.020605216976  6.345897729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  56.320881444586  7.609947898245  3.894364164966  9.819999661759  1.487350587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  69.079279754570  7.466746801152  8.788067007826  8.572536684759  1.334195135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  26.076693995845  6.246181896945  2.738790739211  6.086733706504  8.868247094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  15.159607024446  3.794773526915  0.705430968271  6.012888617343  3.718523493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  44.938423017031  0.435341833921  6.662674526730  8.833424149383  2.924363716216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012804123  69.696524653000  5.220210199015  1.353397038724  6.508164285577  3.718851983731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015511999  01.832942050820  2.625281480915  0.179175842141  1.696278930334  1.418348037515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330991019  07.995397398206  1.031115079146  5.295602107259  5.477269163008  6.963370903103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287277774  62.673349610485  0.500216785391  5.658316545567  2.147545672894  4.543887116565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  4.006284593142  4.294279842180  7.527878346613  1.807232744146  5.787945747876
3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531697663  4.588422996212  2.011679507759  6.784739677862  2.430567170402  6.035769900032  8.450161122718  1.115102414701  2.873968727205  1.355134198278
3.513982681183  7.251909973334  4.364082445867  6.097316227173  8.943853649669  8.199997617591  4.873470877632  1.063932667679  0.780633269831  3.142886301878  1.214167683230  0.723648543448  2.700352967050  4.504947602403  9.281749816139
8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  1.425386746381  9.922517599187  4.740437102735  6.567945915027  5.706185426119  8.134474536181
4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673380650  4.886823459472  4.589024093368  4.843949944897  1.115490206860  4.658432922000  1.040729161217  3.459055592197  0.417095920915  9.000687935466
0.923084268142  6.900558834607  1.932652248244  4.637945673504  8.707054511682  7.160128887173  4.337185109939  5.627083733617  8.527726838946  7.726376521169  2.851315474529  9.466775875212  9.794076655580  7.261369731131  3.977648600721
7.096252547515  9.474176900649  3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821040823  8.357404680356  1.612079180244  0.195671542603  1.325858245024  8.025526131359
3.595213535407  5.634512012804  1.234775181265  3.000522000417  7.603135331833  8.724650816448  5.577371884848  3.731125482936  8.010550338671  4.941242254212  6.219154509007  6.272914375520  1.071763225607  4.711099658514  7.436417732764
6.769794349324  2.169387701551  1.999899972300  5.082026250754  6.850301791961  4.214116962781  3.033414183355  3.751556509437  9.098936029136  7.026425459020  5.258072049978  4.714164329689  4.577329173171  2.747214019815  9.207413944331
4.146371380413  5.249843613309  9.101986197452  7.982061031902  8.279245295623  4.072595477269  3.630086963367  4.031037847093  6.415157027411  3.361564766944  5.625754905239  5.659423026024  1.896452523894  4.014638124531  6.104106921605
1.556578038173  7.302479639287  2.777744187540  4.010485050000  3.533179565833  7.845567214754  5.872894454387  4.616565921217  8.639017937505  8.743104670800  2.595851839509  8.516281375186  0.852723908341  1.238318915604  9.079602725026
0.832464623950  0.641382370221  2.269387184029  6.193142429406  6.690968752789  9.646613180723  2.944146578793  2.247876358918  1.122191135103  6.960963734141  3.108798548443  8.813053602286  4.403739906053  1.697663258842  2.996225701167
9.507759678473  9.677862243056  7.170402387977  1.500032845095  8.970596111512  3.714701287396  8.927205135512  1.698278351398  2.681183725190  9.973334436408  5.601855009731  6.227386046507  3.649648519999  7.617591287347  0.877645606393
2.667679078063  3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139952544  0.544100211771  1.101274818589  9.575066146653  0.635837079190  8.207805557253  6.784759933418  2.635412527926
3.772609823652  8.340626142538  6.746381676652  9.199187474022  4.950513656796  6.215027570618  5.626119813446  1.036181572312  1.071581676070  7.767486141822  4.090070962469  7.562254928679  1.193900860867  3.380650288682  3.459485958902
4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095345907  6.892197041709  5.120915900067  4.435466192308  4.268142691760  8.834607293265  5.269730863794  5.673717071097  4.511661416012  8.887173233718  5.109942062708
3.733617852772  6.838946772637  6.521169969532  7.074529946656  2.623090979409  7.955580726136  9.931131397763  5.100721809625  2.547515948122  6.900649422209  6.732503431043  5.135024710958  2.695805430883  3.424349183292  4.350229716918
3.179612142422  5.277311156782  1.040823519141  6.280356161286  6.938022019569  2.842603132585  8.445024802551  3.631359459521  3.535407564166  2.012804223477  8.102751700052  2.000620961605  5.331812572465  0.816448357737  1.884851873112
5.482936801055  0.338671494124  2.254212305316  6.109007627270  1.123308107178  4.525607471109  9.858514743640  4.232764776979  4.349324217643  7.701551299989  2.993896908202  6.250967886322  1.791940121411  6.962781103341  4.183368875155
6.509437909893  6.029136702642  5.459020209208  4.649978471495  1.177467457734  0.473171274721  4.219815920740  0.444331514637  1.380413525699  3.613309010198  8.077401598206  1.031115028216  5.295602107259  5.477269163008  6.963370903103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605255657  8.038173731952  9.639287377774  6.067599201048  5.050213554609  9.565812484556  7.214754387289  4.454390961656
5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123964085274  4.208341123831  8.115604907969  9.225026183246  4.623950065843  2.370221326938  9.064078419314  2.429619860388  8.752768664661  3.180723094414  6.578706724787
6.358918112219  1.135103696096  3.734141094270  0.148443881384  0.450064440375  0.206053169766  3.458842299621  2.201167050775  9.678473968491  2.243056817040  4.267926950003  2.845208098341  6.111591071470  1.287396692720  5.135525669827
8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393366767  9.078063327698  1.314288730187  0.785866728323  0.072556730414  6.270016026705  0.450494580240  3.928186131613
9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808820782  6.857253678475  9.133418263540  9.027926477260  9.823652835777  6.142538774638  3.556601719918  7.474235696343  3.656775321502  7.570618362611  9.813459603618
1.472312107158  1.675365776748  6.041822107958  4.562469756204  1.727387119392  1.160867338065  0.488682345947  2.458902509336  8.484394995194  7.111549120686  2.029293252200  0.104264892291  5.345986389219  7.041709312091  5.900070943546
6.092308426814  2.690055883460  7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708473361  7.852772684509  6.772637752116  1.849581507452  9.946869463691  0.979488495558  0.726136793113  1.397776010072
1.709625254751  5.947417690064  9.322209371101  7.031043513581  1.519666269582  6.730883342434  9.383292435021  6.216918417961  2.142422528446  1.156782204082  5.499190428035  6.161499894194  2.019548984260  3.132585644502  4.802564863135
9.359521353540  7.563451201280  4.123477518126  5.300052200041  7.760313533183  3.872465081644  8.557737188484  8.373112648293  6.801055034572  1.494124325421  4.285365410900  7.627483313622  8.107157152560  7.471109785851  4.743653923276
4.676979434932  4.216938770155  1.199989997230  0.508202625075  4.685030179196  1.421411696278  1.303341418335  5.375155650943  7.909893602913  6.702642545902  2.183084864997  8.471608369968  7.457713747317  1.274721221981  5.920753544433
1.414637138041  3.524984361330  9.910198619745  2.798206103190  2.827924529562  3.407259547726  9.363008696336  7.403103784709  3.641515702741  1.336156476694  6.120752050523  9.565134239602  2.189626082389  4.401463632453  1.610422842160
5.155657803817  3.730247963928  7.277774418754  0.401048505000  0.353317956583  3.784556721475  4.587289445438  7.461656592121  7.863901793750  5.874310467080  2.817762743950  9.851810064518  4.085253120834  1.123831611560  4.907972422502
6.083246462395  0.064138237022  1.226938718402  9.619314242940  6.669096875278  9.964661318072  3.294414657879  3.224787635891  8.112219113510  3.696096373414  3.978056414844  3.881597297228  4.440354720605  3.169766145884  2.299634720116
7.950775967847  3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  0.128362160973  1.622920531650  5.364945681999  9.761759948734  7.087776710639
3.266767907806  3.326983131428  8.630187880581  7.928323007234  3.539122627003  7.326705045049  4.780240392817  3.631613985254  4.054410021006  6.110127471858  1.539233474665  3.063775639002  8.820761385725  3.678475713341  8.263553402792
6.377260982365  2.834062614253  8.674638167665  2.919918747402  2.495051365679  6.621502757061  8.562611981344  6.103618147231  2.107158167536  5.776748604182  4.081734856246  9.756417324950  7.119371816086  7.338065848868  2.345950745890
2.409336848439  4.994489711154  9.020686014924  4.452200010405  1.691909534590  7.689219704170  9.512091590006  7.443546609230  8.426814269005  5.883460719326  7.108600846379  4.567563639292  5.451147971601  2.888717143371  8.510906456270
8.373361785277  2.683894677263  7.652116996953  2.707452994665  6.262309097940  9.795558072613  6.993113139776  3.510072170962  5.254751594741  7.690064932220  1.255987103104  3.513794303188  6.269561373088  3.342434738329  2.435034121691
8.317961214242  2.527731115678  2.104082351914  1.628035616128  6.693802201956  9.284260313258  5.844502480255  1.363135935952  1.353540756345  1.201280412347  9.492902930005  2.200254928253  3.533162087246  5.081644655773  7.188497337311
2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  1.871016450820  2.625288610725  0.179175842141  1.696278930334  1.418348037515

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 29848864.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 29848864.0      2132.52        897          8        135
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 29848864.0      2132.52        897

Place-opt command complete                CPU:   130 s (  0.04 hr )  ELAPSE:   911 s (  0.25 hr )  MEM-PEAK:  1068 MB
Place-opt command statistics  CPU=43 sec (0.01 hr) ELAPSED=48 sec (0.01 hr) MEM-PEAK=1.043 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-24 10:22:56 / Session: 0.25 hr / Command: 0.02 hr / Memory: 1068 MB (FLW-8100)
1
icc2_shell> 
check_pg_drc 
Command check_pg_drc started  at Thu Apr 24 10:23:30 2025
Command check_pg_drc finished at Thu Apr 24 10:23:30 2025
CPU usage for check_pg_drc: 0.89 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.64 seconds ( 0.00 hours)
Total number of errors found: 1
   1 insufficient spacing on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
place_optInformation: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-24 10:23:36 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-24 10:23:36 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-24 10:23:36 / Session: 0.26 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 965, of which 965 non-clock nets
Number of nets with 0 toggle rate: 14
Max toggle rate = 0.36558, average toggle rate = 0.139389
Max non-clock toggle rate = 0.36558
eLpp weight range = (0, 2.62273)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 965
Amt power = 0.1
Non-default weight range: (0.9, 1.16227)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.62116e+08
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:    177 s ( 0.05 hr) ELAPSE:    954 s ( 0.26 hr) MEM-PEAK:  1068 Mb Thu Apr 24 10:23:39 2025
END_CMD: optimize_dft          CPU:    177 s ( 0.05 hr) ELAPSE:    954 s ( 0.26 hr) MEM-PEAK:  1068 Mb Thu Apr 24 10:23:39 2025
----------------------------------------------------------------
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-24 10:23:39 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-24 10:23:39 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-24 10:23:39 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-24 10:23:39 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074213 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.087924 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0656 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 8(r) x 8(c) GridCells YDim 8.36 XDim 8.36
Total 0.0214 seconds to load 897 cell instances into cellmap, 897 cells are off site row
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4219, cell height 1.6720, cell area 2.3774 for total 897 placed and application fixed cells
Information: Current block utilization is '0.70050', effective utilization is '0.70048'. (OPT-055)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:15:54         ~     0.000  2132.522     0.000     0.329         8       135         0     0.000      1068 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:15:58         ~     0.000  2132.522     0.000     0.329         8       135         0     0.000      1068 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:15:58         ~     0.000  2132.522     0.000     0.329         8       135         0     0.000      1068 

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 965 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Found 7 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1579.546997)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [5]  50% ...
    [6]  60% ...
    [7]  70% ...
    [7] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            8            8
  Inverters:            6            6
------------ ------------ ------------
      Total:           14           14
------------ ------------ ------------

Number of Drivers Sized: 1 [14.29%]

                      P: 1 [14.29%]
                      N: 0 [0.00%]

WINFO: 965 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.14 sec ELAPSE 0 hr : 0 min : 1.19 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1094044 K / inuse 946484 K
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061113 ohm/um, via_r = 0.459274 ohm/cut, c = 0.074251 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.087947 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:16:00         ~     0.000  2151.583     0.000     0.000         8       135         0     0.000      1068 


    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:16:00         ~     0.000  2151.583     0.000     0.000         8       135         0     0.000      1068 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-24 10:23:45 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-24 10:23:45 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-24 10:23:45 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-24 10:23:45 / Session: 0.27 hr / Command: 0.00 hr / Memory: 1068 MB (FLW-8100)

Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061113 ohm/um, via_r = 0.459274 ohm/cut, c = 0.074251 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.087947 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:16:00         ~     0.000  2151.583     0.000     0.000         8       135         0     0.000      1068 

Running initial optimization step.
Place-opt command begin                   CPU:   142 s (  0.04 hr )  ELAPSE:   961 s (  0.27 hr )  MEM-PEAK:  1068 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   142 s (  0.04 hr )  ELAPSE:   961 s (  0.27 hr )  MEM-PEAK:  1068 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 40903004.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 40903004.0      2151.58        897          8        135
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 40903004.0      2151.58        897
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   148 s (  0.04 hr )  ELAPSE:   967 s (  0.27 hr )  MEM-PEAK:  1068 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0508 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0217 seconds to load 897 cell instances into cellmap, 883 cells are off site row
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4346, cell height 1.6720, cell area 2.3986 for total 897 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068

CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner default for honoring max prepone/postpone limits
CUS cannot build any sink!

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner default for honoring max prepone/postpone limits
CUS cannot build any sink!

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Place-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068

Disable clock slack update for ideal clocks
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       2151.58  40903004.00         897              0.27      1068
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.27      1068
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.27      1068


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-24 10:24:07 / Session: 0.27 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.27      1068

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-24 10:24:07 / Session: 0.27 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-24 10:24:07 / Session: 0.27 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-24 10:24:07 / Session: 0.27 hr / Command: 0.01 hr / Memory: 1068 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.27      1068
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0633 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 897 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8888 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 8888 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,58.78um,58.78um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 8888 
Net statistics:
Total number of nets     = 967
Number of nets to route  = 963
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 963, Total Half Perimeter Wire Length (HPWL) 14501 microns
HPWL   0 ~   50 microns: Net Count      902     Total HPWL         9887 microns
HPWL  50 ~  100 microns: Net Count       60     Total HPWL         4505 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          110 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 8888 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  2.54     on layer (1)    M1
Average gCell capacity  9.92     on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.33     on layer (4)    M4
Average gCell capacity  2.66     on layer (5)    M5
Average gCell capacity  2.40     on layer (6)    M6
Average gCell capacity  1.20     on layer (7)    M7
Average gCell capacity  1.34     on layer (8)    M8
Average gCell capacity  0.66     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 11.09         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.43  on layer (7)    M7
Average number of tracks per gCell 1.43  on layer (8)    M8
Average number of tracks per gCell 0.74  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 12250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   32  Proc 8888 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   32  Proc 8888 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 8888 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  136  Alloctr  137  Proc 8920 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  137  Alloctr  137  Proc 8920 
Initial. Routing result:
Initial. Both Dirs: Overflow =   100 Max = 5 GRCs =   207 (8.45%)
Initial. H routing: Overflow =    61 Max = 2 (GRCs = 16) GRCs =   155 (12.65%)
Initial. V routing: Overflow =    39 Max = 5 (GRCs =  1) GRCs =    52 (4.24%)
Initial. M1         Overflow =    13 Max = 2 (GRCs =  1) GRCs =    12 (0.98%)
Initial. M2         Overflow =    39 Max = 5 (GRCs =  1) GRCs =    52 (4.24%)
Initial. M3         Overflow =    48 Max = 2 (GRCs = 15) GRCs =   143 (11.67%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 15560.25
Initial. Layer M1 wire length = 252.71
Initial. Layer M2 wire length = 5739.12
Initial. Layer M3 wire length = 4849.17
Initial. Layer M4 wire length = 2402.98
Initial. Layer M5 wire length = 1962.30
Initial. Layer M6 wire length = 71.20
Initial. Layer M7 wire length = 282.77
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6965
Initial. Via VIA12SQ_C count = 3542
Initial. Via VIA23SQ_C count = 2672
Initial. Via VIA34SQ_C count = 428
Initial. Via VIA45SQ_C count = 267
Initial. Via VIA56SQ_C count = 30
Initial. Via VIA67SQ_C count = 26
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:24:08 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  137  Alloctr  137  Proc 8920 
phase1. Routing result:
phase1. Both Dirs: Overflow =    10 Max = 2 GRCs =    10 (0.41%)
phase1. H routing: Overflow =    10 Max = 2 (GRCs =  1) GRCs =    10 (0.82%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    10 Max = 2 (GRCs =  1) GRCs =    10 (0.82%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 15856.91
phase1. Layer M1 wire length = 293.89
phase1. Layer M2 wire length = 5642.21
phase1. Layer M3 wire length = 4500.11
phase1. Layer M4 wire length = 2783.29
phase1. Layer M5 wire length = 2224.91
phase1. Layer M6 wire length = 83.69
phase1. Layer M7 wire length = 328.81
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 7211
phase1. Via VIA12SQ_C count = 3568
phase1. Via VIA23SQ_C count = 2655
phase1. Via VIA34SQ_C count = 579
phase1. Via VIA45SQ_C count = 339
phase1. Via VIA56SQ_C count = 38
phase1. Via VIA67SQ_C count = 32
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  106  Alloctr  106  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  137  Alloctr  137  Proc 8920 

Congestion utilization per direction:
Average vertical track utilization   = 34.14 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization = 39.13 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  106  Alloctr  106  Proc   32 
[End of Global Routing] Total (MB): Used  136  Alloctr  137  Proc 8920 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -23  Alloctr  -23  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8920 
Using per-layer congestion maps for congestion reduction.
Information: 48.65% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.49% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 39.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.70 to 0.72. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 965, of which 965 non-clock nets
Number of nets with 0 toggle rate: 14
Max toggle rate = 0.36558, average toggle rate = 0.139389
Max non-clock toggle rate = 0.36558
eLpp weight range = (0, 2.87398)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 965
Amt power = 0.1
Non-default weight range: (0.9, 1.1874)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.59562e+08
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1113 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 8(r) x 8(c) GridCells YDim 8.36 XDim 8.36
Total 0.0184 seconds to load 897 cell instances into cellmap, 897 cells are off site row
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4226, cell height 1.6720, cell area 2.3785 for total 897 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 34 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 382 vias out of 962 total vias.

Legalizing Top Level Design msrv32_alu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0425 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 62 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3044.39          897        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    897
number of references:                62
number of site rows:                 33
number of locations attempted:    27315
number of locations failed:       10075  (36.9%)

Legality of references at locations:
43 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   170       2944       980 ( 33.3%)       1613       750 ( 46.5%)  AO22X1_RVT
    56       1119       437 ( 39.1%)        824       396 ( 48.1%)  OA22X1_RVT
    47        967       425 ( 44.0%)        671       383 ( 57.1%)  AO221X1_RVT
   119       2094       434 ( 20.7%)       1212       354 ( 29.2%)  NAND2X0_RVT
    35        764       334 ( 43.7%)        574       310 ( 54.0%)  AO222X1_RVT
    89       1605       329 ( 20.5%)        920       260 ( 28.3%)  INVX0_HVT
    24        465       336 ( 72.3%)        348       246 ( 70.7%)  MUX41X1_RVT
    48        905       307 ( 33.9%)        664       257 ( 38.7%)  AO21X1_RVT
    41        670       275 ( 41.0%)        492       209 ( 42.5%)  HADDX1_RVT
    28        472       169 ( 35.8%)        392       158 ( 40.3%)  AOI22X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    24        465       336 ( 72.3%)        348       246 ( 70.7%)  MUX41X1_RVT
    13        304       164 ( 53.9%)        264       159 ( 60.2%)  OA222X1_RVT
     6         96        52 ( 54.2%)         96        51 ( 53.1%)  AOI21X1_RVT
     6        104        51 ( 49.0%)         88        49 ( 55.7%)  AND4X1_RVT
     8        216       102 ( 47.2%)        168        95 ( 56.5%)  OR3X1_LVT
     7        136        66 ( 48.5%)        112        59 ( 52.7%)  OAI22X1_RVT
     2         40        20 ( 50.0%)         32        16 ( 50.0%)  OAI222X1_RVT
    47        967       425 ( 44.0%)        671       383 ( 57.1%)  AO221X1_RVT
    18        360       161 ( 44.7%)        264       140 ( 53.0%)  OA221X1_RVT
    35        764       334 ( 43.7%)        574       310 ( 54.0%)  AO222X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         897 (8395 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.635 um ( 0.38 row height)
rms weighted cell displacement:   0.635 um ( 0.38 row height)
max cell displacement:            2.249 um ( 1.35 row height)
avg cell displacement:            0.536 um ( 0.32 row height)
avg weighted cell displacement:   0.536 um ( 0.32 row height)
number of cells moved:              897
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U1102 (OA221X1_RVT)
  Input location: (13.5804,14.726)
  Legal location: (15.784,15.176)
  Displacement:   2.249 um ( 1.35 row height)
Cell: U738 (AO22X1_RVT)
  Input location: (17.26,14.3967)
  Legal location: (19.28,15.176)
  Displacement:   2.165 um ( 1.29 row height)
Cell: U651 (NAND3X0_RVT)
  Input location: (10.1984,33.1831)
  Legal location: (12.288,33.568)
  Displacement:   2.125 um ( 1.27 row height)
Cell: U439 (INVX4_RVT)
  Input location: (15.5693,14.8237)
  Legal location: (17.608,15.176)
  Displacement:   2.069 um ( 1.24 row height)
Cell: U1127 (OA221X1_RVT)
  Input location: (9.8704,15.7121)
  Legal location: (11.832,15.176)
  Displacement:   2.034 um ( 1.22 row height)
Cell: U1363 (AO221X1_RVT)
  Input location: (13.9493,26.0855)
  Legal location: (15.784,26.88)
  Displacement:   1.999 um ( 1.20 row height)
Cell: U1098 (OA221X1_RVT)
  Input location: (11.8191,15.0813)
  Legal location: (13.656,15.176)
  Displacement:   1.839 um ( 1.10 row height)
Cell: U1308 (AOI22X1_RVT)
  Input location: (23.2296,15.2468)
  Legal location: (25.056,15.176)
  Displacement:   1.828 um ( 1.09 row height)
Cell: U1325 (AOI22X1_RVT)
  Input location: (19.1046,15.7357)
  Legal location: (20.8,15.176)
  Displacement:   1.785 um ( 1.07 row height)
Cell: U1329 (AO221X1_RVT)
  Input location: (20.9923,15.1393)
  Legal location: (22.776,15.176)
  Displacement:   1.784 um ( 1.07 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 897 out of 897 cells, ratio = 1.000000
Total displacement = 578.838318(um)
Max displacement = 2.799300(um), U738 (17.260000, 14.396700, 0) => (19.280001, 16.848000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.28(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.49(um)
  0 ~  50% cells displacement <=      0.60(um)
  0 ~  60% cells displacement <=      0.71(um)
  0 ~  70% cells displacement <=      0.79(um)
  0 ~  80% cells displacement <=      0.92(um)
  0 ~  90% cells displacement <=      1.15(um)
  0 ~ 100% cells displacement <=      2.80(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074277 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088116 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-24 10:24:12 / Session: 0.27 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-24 10:24:12 / Session: 0.27 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-24 10:24:12 / Session: 0.27 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.27      1100
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074277 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088116 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-24 10:24:13 / Session: 0.27 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0610 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0215 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4226, cell height 1.6720, cell area 2.3785 for total 897 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0608 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0216 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4226, cell height 1.6720, cell area 2.3785 for total 897 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.27      1100
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100

CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner default for honoring max prepone/postpone limits
CUS cannot build any sink!

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner default for honoring max prepone/postpone limits
CUS cannot build any sink!

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0       2133.54  33865556.00         897              0.28      1100

CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100

Disable clock slack update for ideal clocks
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100
CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              965              965           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0       2133.03  30985826.00         897              0.28      1100
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02304180 cumPct:    43.48 estdown: 0.02994733 cumUp:  107 numDown:  700 status= valid
Knee-Processing :  cumEst: 0.04853828 cumPct:    91.60 estdown: 0.00445090 cumUp:  580 numDown:  227 status= valid
Knee-Processing :  cumEst: 0.05298917 cumPct:   100.00 estdown: 0.00000000 cumUp:  897 numDown:    0 status= valid

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0       2131.76  30107654.00         897              0.28      1100
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0       2131.76  30107654.00         897              0.28      1100

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0       2131.76  30107654.00         897              0.28      1100

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-24 10:24:23 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-24 10:24:23 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    176 s ( 0.05 hr) ELAPSE :    997 s ( 0.28 hr) MEM-PEAK :  1100 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    176 s ( 0.05 hr) ELAPSE :    997 s ( 0.28 hr) MEM-PEAK :  1100 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0       2131.76  30107654.00         897              0.28      1100
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 34 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 382 vias out of 962 total vias.

Legalizing Top Level Design msrv32_alu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0617 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 60 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3044.39          897        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    897
number of references:                60
number of site rows:                 33
number of locations attempted:    20993
number of locations failed:        7392  (35.2%)

Legality of references at locations:
41 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   170       2487       825 ( 33.2%)       1165       531 ( 45.6%)  AO22X1_RVT
   119       1711       358 ( 20.9%)        908       245 ( 27.0%)  NAND2X0_RVT
    56        855       308 ( 36.0%)        536       252 ( 47.0%)  OA22X1_RVT
    47        759       307 ( 40.4%)        439       239 ( 54.4%)  AO221X1_RVT
    24        401       292 ( 72.8%)        229       159 ( 69.4%)  MUX41X1_RVT
    35        581       246 ( 42.3%)        358       182 ( 50.8%)  AO222X1_RVT
    41        590       249 ( 42.2%)        428       175 ( 40.9%)  HADDX1_RVT
    89       1197       251 ( 21.0%)        640       172 ( 26.9%)  INVX0_HVT
    48        745       242 ( 32.5%)        456       166 ( 36.4%)  AO21X1_RVT
    18        288       137 ( 47.6%)        208       107 ( 51.4%)  OA221X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    24        401       292 ( 72.8%)        229       159 ( 69.4%)  MUX41X1_RVT
    13        200       102 ( 51.0%)        176        97 ( 55.1%)  OA222X1_RVT
     6         96        46 ( 47.9%)         72        40 ( 55.6%)  AND4X1_RVT
     6         72        39 ( 54.2%)         64        30 ( 46.9%)  AOI21X1_RVT
     2         24        12 ( 50.0%)         24        12 ( 50.0%)  OAI222X1_RVT
     7        112        55 ( 49.1%)         88        44 ( 50.0%)  OAI22X1_RVT
    18        288       137 ( 47.6%)        208       107 ( 51.4%)  OA221X1_RVT
     8        128        55 ( 43.0%)         80        43 ( 53.8%)  OR3X1_LVT
     1         16         7 ( 43.8%)         16         8 ( 50.0%)  NOR2X2_RVT
    35        581       246 ( 42.3%)        358       182 ( 50.8%)  AO222X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         897 (8388 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U739 (INVX0_HVT)
  Input location: (17.76,21.864)
  Legal location: (17.76,21.864)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U730 (INVX0_HVT)
  Input location: (9.552,10.16)
  Legal location: (9.552,10.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U727 (INVX0_HVT)
  Input location: (10.008,6.816)
  Legal location: (10.008,6.816)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U705 (INVX0_HVT)
  Input location: (4.232,31.896)
  Legal location: (4.232,31.896)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U586 (AND2X2_HVT)
  Input location: (25.816,18.52)
  Legal location: (25.816,18.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U579 (INVX0_HVT)
  Input location: (7.12,28.552)
  Legal location: (7.12,28.552)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U557 (INVX0_HVT)
  Input location: (29.008,51.96)
  Legal location: (29.008,51.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U555 (INVX0_HVT)
  Input location: (28.704,43.6)
  Legal location: (28.704,43.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HFSINV_76_0 (INVX0_HVT)
  Input location: (14.568,45.272)
  Legal location: (14.568,45.272)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U740 (INVX0_HVT)
  Input location: (15.784,18.52)
  Legal location: (15.784,18.52)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074277 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088116 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-24 10:24:24 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-24 10:24:24 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0625 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0212 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4214, cell height 1.6720, cell area 2.3765 for total 897 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         2       2131.76  30107654.00         897              0.28      1100
CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              965              965           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         2       2131.76  30107654.00         897              0.28      1100
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.00        0.00      0.00         2       2131.76  30107654.00         897              0.28      1100
Place-opt optimization Phase 59 Iter  3         0.00        0.00      0.00         1       2131.76  30324454.00         897              0.28      1100
Place-opt optimization Phase 59 Iter  4         0.00        0.00      0.00         1       2131.76  30324454.00         897              0.28      1100
Place-opt optimization Phase 59 Iter  5         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100

CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-24 10:24:26 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-24 10:24:26 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    180 s ( 0.05 hr) ELAPSE :   1001 s ( 0.28 hr) MEM-PEAK :  1100 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    180 s ( 0.05 hr) ELAPSE :   1001 s ( 0.28 hr) MEM-PEAK :  1100 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 34 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 382 vias out of 962 total vias.

Legalizing Top Level Design msrv32_alu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0637 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 61 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3044.39          897        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    897
number of references:                61
number of site rows:                 33
number of locations attempted:    21009
number of locations failed:        7397  (35.2%)

Legality of references at locations:
42 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   170       2487       825 ( 33.2%)       1165       531 ( 45.6%)  AO22X1_RVT
   119       1711       358 ( 20.9%)        908       245 ( 27.0%)  NAND2X0_RVT
    56        855       308 ( 36.0%)        536       252 ( 47.0%)  OA22X1_RVT
    47        759       307 ( 40.4%)        439       239 ( 54.4%)  AO221X1_RVT
    24        401       292 ( 72.8%)        229       159 ( 69.4%)  MUX41X1_RVT
    35        581       246 ( 42.3%)        358       182 ( 50.8%)  AO222X1_RVT
    41        590       249 ( 42.2%)        428       175 ( 40.9%)  HADDX1_RVT
    89       1197       251 ( 21.0%)        640       172 ( 26.9%)  INVX0_HVT
    48        745       242 ( 32.5%)        456       166 ( 36.4%)  AO21X1_RVT
    18        288       137 ( 47.6%)        208       107 ( 51.4%)  OA221X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    24        401       292 ( 72.8%)        229       159 ( 69.4%)  MUX41X1_RVT
    13        200       102 ( 51.0%)        176        97 ( 55.1%)  OA222X1_RVT
     6         96        46 ( 47.9%)         72        40 ( 55.6%)  AND4X1_RVT
     6         72        39 ( 54.2%)         64        30 ( 46.9%)  AOI21X1_RVT
     2         24        12 ( 50.0%)         24        12 ( 50.0%)  OAI222X1_RVT
     7        112        55 ( 49.1%)         88        44 ( 50.0%)  OAI22X1_RVT
    18        288       137 ( 47.6%)        208       107 ( 51.4%)  OA221X1_RVT
     8        128        55 ( 43.0%)         80        43 ( 53.8%)  OR3X1_LVT
     1         16         7 ( 43.8%)         16         8 ( 50.0%)  NOR2X2_RVT
    35        581       246 ( 42.3%)        358       182 ( 50.8%)  AO222X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         897 (8390 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U739 (INVX0_HVT)
  Input location: (17.76,21.864)
  Legal location: (17.76,21.864)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U730 (INVX0_HVT)
  Input location: (9.552,10.16)
  Legal location: (9.552,10.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U727 (INVX0_HVT)
  Input location: (10.008,6.816)
  Legal location: (10.008,6.816)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U705 (INVX0_HVT)
  Input location: (4.232,31.896)
  Legal location: (4.232,31.896)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U586 (AND2X2_HVT)
  Input location: (25.816,18.52)
  Legal location: (25.816,18.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U579 (INVX0_HVT)
  Input location: (7.12,28.552)
  Legal location: (7.12,28.552)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U557 (INVX0_HVT)
  Input location: (29.008,51.96)
  Legal location: (29.008,51.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U555 (INVX0_HVT)
  Input location: (28.704,43.6)
  Legal location: (28.704,43.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HFSINV_76_0 (INVX0_HVT)
  Input location: (14.568,45.272)
  Legal location: (14.568,45.272)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U740 (INVX0_HVT)
  Input location: (15.784,18.52)
  Legal location: (15.784,18.52)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design Average RC for design msrv32_alu  (NEX-011)
Information: r = 1.061270 ohm/um, via_r = 0.459320 ohm/cut, c = 0.074277 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.382020 ohm/um, via_r = 0.573847 ohm/cut, c = 0.088116 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_alu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-24 10:24:28 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1308 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0271 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.4217, cell height 1.6720, cell area 2.3771 for total 897 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-24 10:24:28 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (18000 18000) (569760 569760)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0       2132.27  30155922.00         897              0.28      1100
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  5.088456200933  9.863642751073  6.078102664085  2.744208141123  8.318128104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  4.953034541094  2.700353591182  3.840439764440  3.750206853169  7.663461342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  7.324736808244  5.867814889923  7.173873085364  9.669819799761  7.591490847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  5.264018989655  4.570951701364  5.624857508820  7.826857053678  4.759146918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  1.476341222107  9.584777517057  2.041706087119  3.921160667338  0.650491182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  8.697493665224  8.244678842868  3.504859405451  1.682716812888  7.173446218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  4.639622609371  1.017246191814  5.811598366269  5.826730683342  4.349396792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  6.894423877518  1.265515100501  0.417749013533  1.833872265081  6.448560237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  5.541499389997  2.300713350926  0.754664730179  1.961421211696  2.781316841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  6.685465798619  7.452901559985  1.902806624529  5.623407059547  7.269376508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  2.563722374418  7.540614391387  0.000332017956  5.833784356721  4.754590789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  3.507771538718  4.029822667024  9.406648796875  2.789964461318  0.723207914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  6.332262640238  7.977363356066  5.095876759611  1.512371270128  7.396805220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  7.564185787880  5.817131676889  2.343518822627  0.037326505045  0.494793740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  5.814129238167  6.652122261529  4.022474751365  6.796621302757  0.618575111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  4.825575286014  9.244665553892  4.051670609534  5.907689019704  1.709525591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  5.913107716996  9.532910705776  6.656241009097  9.409795358072  6.136906613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  9.068659682351  9.141831388498  1.286672502201  9.569284060313  2.585857002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  7.400770021230  5.316823253544  7.270191030810  7.178452360747  1.109998351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  5.928090502020  9.208677240629  1.495196446745  7.734047117127  4.721434481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  9.432921294424  6.976863876738  5.921066180218  9.647382189440  1.463845953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  7.696912680093  3.986556203767  1.607891096408  5.274420634112  3.831824060490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  9.372828014109  4.270227197160  1.384024706444  0.375020405316  9.766358384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  0.619998240824  4.586973226944  2.717368138536  4.966981799976  1.759151234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392917363  1.613985256852  4.410021106611  3.115953458965  5.457287968358  3.562466580882  0.782685525367  8.475926841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981444610  3.618147233667  7.158167636577  9.736186782210  7.958669549927  6.204151438711  9.392116886733  8.065051368234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590106744  3.546609232299  6.814269105588  6.458291926522  4.824659672408  7.350466770545  1.168271401288  8.717356871851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139876351  0.072170964972  4.751594841769  3.052414820937  1.101916407303  3.581130666626  9.582673888334  2.434941829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480355136  3.135935954582  3.540756445120  4.278994947751  8.126743308272  0.041755731353  3.183387046508  1.644868273718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474464042  3.276467699390  4.932421793877  3.143691598999  7.230263123214  5.075447203017  9.196142941169  6.278143834141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592174004  4.433141465160  8.041352598436  4.340656419861  9.745482995587  3.190261492452  9.562340525954  7.726949800869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161141934  2.160515567137  3.817373124796  6.938482177441  8.754253279727  5.000014031795  6.583378255672  1.475461228944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490896992  2.502608326093  2.395006513823  0.032887093871  8.402174006391  2.940645609687  5.278996266131  8.072332941465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229062122  0.116795079943  7.847396878622  7.315336104023  8.797928175295  4.509568405961  1.151237947012  8.739692772051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708876321  0.639326678147  7.806332798313  4.438528418788  0.581905907277  7.234332612262  7.003732470504  5.049481524039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826454090  2.792637728445  2.365283506261  7.263522863816  7.665404066741  7.402228205136  5.679662950275  7.061869761198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234694724  5.890240935031  8.439499548971  4.164667468601  4.924658395978  0.405148890953  4.590768721970  4.170964709159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851199395  6.270837338525  5.277268489467  0.273420611699  6.953483810166  4.665605930909  7.940979355807  2.613602811313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243602162  1.691831798578  4.242252873111  8.688975808235  1.914375978438  6.128648080220  1.956928226031  3.258597950248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718948483  7.311254821715  0.105503486714  2.422187942123  0.531874165943  2.727090933081  0.717845056074  7.110901085147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  3.279746790202  0.920059615581  7.149590474674  5.773404531712  7.472155698159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  6.620139869442  4.697878278192  6.592187448021  8.964738038944  0.146396745316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  0.446538908009  3.398847511895  5.160760939640  8.527442883411  2.383194656049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  2.614129541410  9.427214600235  8.138483200644  4.037502860531  6.976647088422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  2.748836564082  4.458889213113  2.271717643853  6.496698999997  6.175927373470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  4.027239385896  5.545910682337  6.356227488088  2.078268372536  7.847504834182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  0.689352618221  0.795058840494  5.620496973871  1.939211408673  3.806517386823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  1.351563132652  2.482657853742  6.735027407054  5.116827960128  8.871747837185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  2.011985422093  7.110383536232  1.358194896662  6.958267108833  4.243406332924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  3.133533434775  1.812866226329  0.004156303135  3.318338524650  8.164498077371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  0.020003199899  9.723218208823  2.507525550301  7.919614014116  9.627826533414

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 30155922.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 30155922.0      2132.27        897          8        135
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 30155922.0      2132.27        897

Place-opt command complete                CPU:   183 s (  0.05 hr )  ELAPSE:  1004 s (  0.28 hr )  MEM-PEAK:  1100 MB
Place-opt command statistics  CPU=40 sec (0.01 hr) ELAPSED=43 sec (0.01 hr) MEM-PEAK=1.074 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-24 10:24:29 / Session: 0.28 hr / Command: 0.01 hr / Memory: 1100 MB (FLW-8100)
1
Information: 3 out of 4 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
Information: 108 out of 118 POW-034 messages were not printed due to limit 10  (MSG-3913)
check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:24:32 2025
Command check_pg_drc finished at Thu Apr 24 10:24:33 2025
CPU usage for check_pg_drc: 0.79 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.76 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 897
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 44
Number of VDD Vias: 470
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 45
Number of VSS Vias: 492
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
set_routing_rule all -clear -default_rule -min_routing_layer 1 -max_routing_layer 9
Warning: Nothing implicitly matched 'all' (SEL-003)
Error: Nothing matched for net_list (SEL-005)
0
route_auto -max_detail_route_iterations 30
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-04-24 10:24:49 / Session: 0.28 hr / Command: 0.00 hr / Memory: 1100 MB (FLW-8100)
Warning: max_routing_layer is not set in the design.
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   27  Proc 8920 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,58.78um,58.78um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 8920 
Net statistics:
Total number of nets     = 967
Number of nets to route  = 965
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 965, Total Half Perimeter Wire Length (HPWL) 14481 microns
HPWL   0 ~   50 microns: Net Count      905     Total HPWL         9953 microns
HPWL  50 ~  100 microns: Net Count       59     Total HPWL         4418 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          110 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 8920 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  2.30     on layer (1)    M1
Average gCell capacity  9.92     on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.33     on layer (4)    M4
Average gCell capacity  2.66     on layer (5)    M5
Average gCell capacity  2.40     on layer (6)    M6
Average gCell capacity  1.20     on layer (7)    M7
Average gCell capacity  1.34     on layer (8)    M8
Average gCell capacity  0.66     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 11.09         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.43  on layer (7)    M7
Average number of tracks per gCell 1.43  on layer (8)    M8
Average number of tracks per gCell 0.74  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 12250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 8920 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 8920 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 8920 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 8984 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  209  Proc 8984 
Initial. Routing result:
Initial. Both Dirs: Overflow =   117 Max = 4 GRCs =   246 (10.04%)
Initial. H routing: Overflow =    85 Max = 4 (GRCs =  1) GRCs =   193 (15.76%)
Initial. V routing: Overflow =    31 Max = 4 (GRCs =  1) GRCs =    53 (4.33%)
Initial. M1         Overflow =    28 Max = 2 (GRCs =  1) GRCs =    37 (3.02%)
Initial. M2         Overflow =    31 Max = 4 (GRCs =  1) GRCs =    53 (4.33%)
Initial. M3         Overflow =    56 Max = 4 (GRCs =  1) GRCs =   155 (12.65%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 15462.04
Initial. Layer M1 wire length = 306.60
Initial. Layer M2 wire length = 5755.39
Initial. Layer M3 wire length = 4994.75
Initial. Layer M4 wire length = 2245.75
Initial. Layer M5 wire length = 1836.24
Initial. Layer M6 wire length = 87.53
Initial. Layer M7 wire length = 235.78
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6793
Initial. Via VIA12SQ_C count = 3559
Initial. Via VIA23SQ_C count = 2618
Initial. Via VIA34SQ_C count = 362
Initial. Via VIA45SQ_C count = 212
Initial. Via VIA56SQ_C count = 24
Initial. Via VIA67SQ_C count = 18
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:24:50 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  209  Proc 8984 
phase1. Routing result:
phase1. Both Dirs: Overflow =    41 Max = 5 GRCs =    74 (3.02%)
phase1. H routing: Overflow =    27 Max = 2 (GRCs =  1) GRCs =    54 (4.41%)
phase1. V routing: Overflow =    13 Max = 5 (GRCs =  1) GRCs =    20 (1.63%)
phase1. M1         Overflow =    25 Max = 2 (GRCs =  1) GRCs =    36 (2.94%)
phase1. M2         Overflow =    13 Max = 5 (GRCs =  1) GRCs =    20 (1.63%)
phase1. M3         Overflow =     1 Max = 1 (GRCs = 18) GRCs =    18 (1.47%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 15683.55
phase1. Layer M1 wire length = 393.53
phase1. Layer M2 wire length = 5663.05
phase1. Layer M3 wire length = 4578.55
phase1. Layer M4 wire length = 2586.68
phase1. Layer M5 wire length = 2065.41
phase1. Layer M6 wire length = 89.18
phase1. Layer M7 wire length = 307.16
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 6973
phase1. Via VIA12SQ_C count = 3582
phase1. Via VIA23SQ_C count = 2582
phase1. Via VIA34SQ_C count = 498
phase1. Via VIA45SQ_C count = 261
phase1. Via VIA56SQ_C count = 28
phase1. Via VIA67SQ_C count = 22
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Apr 24 10:24:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  209  Alloctr  209  Proc 8984 
phase2. Routing result:
phase2. Both Dirs: Overflow =    26 Max = 2 GRCs =    38 (1.55%)
phase2. H routing: Overflow =    26 Max = 2 (GRCs =  1) GRCs =    38 (3.10%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =    26 Max = 2 (GRCs =  1) GRCs =    38 (3.10%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 15738.35
phase2. Layer M1 wire length = 393.26
phase2. Layer M2 wire length = 5631.29
phase2. Layer M3 wire length = 4545.99
phase2. Layer M4 wire length = 2662.20
phase2. Layer M5 wire length = 2068.21
phase2. Layer M6 wire length = 102.86
phase2. Layer M7 wire length = 334.54
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 7010
phase2. Via VIA12SQ_C count = 3580
phase2. Via VIA23SQ_C count = 2585
phase2. Via VIA34SQ_C count = 520
phase2. Via VIA45SQ_C count = 269
phase2. Via VIA56SQ_C count = 32
phase2. Via VIA67SQ_C count = 24
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Apr 24 10:24:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  209  Alloctr  209  Proc 8984 
phase3. Routing result:
phase3. Both Dirs: Overflow =    26 Max = 2 GRCs =    38 (1.55%)
phase3. H routing: Overflow =    26 Max = 2 (GRCs =  1) GRCs =    38 (3.10%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =    26 Max = 2 (GRCs =  1) GRCs =    38 (3.10%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 15736.62
phase3. Layer M1 wire length = 393.18
phase3. Layer M2 wire length = 5649.65
phase3. Layer M3 wire length = 4545.99
phase3. Layer M4 wire length = 2642.18
phase3. Layer M5 wire length = 2068.21
phase3. Layer M6 wire length = 102.86
phase3. Layer M7 wire length = 334.54
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 7007
phase3. Via VIA12SQ_C count = 3580
phase3. Via VIA23SQ_C count = 2584
phase3. Via VIA34SQ_C count = 518
phase3. Via VIA45SQ_C count = 269
phase3. Via VIA56SQ_C count = 32
phase3. Via VIA67SQ_C count = 24
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  209  Proc 8984 

Congestion utilization per direction:
Average vertical track utilization   = 33.61 %
Peak    vertical track utilization   = 76.47 %
Average horizontal track utilization = 38.82 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc   64 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 8984 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   60  Proc 8984 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   24  Alloctr   25  Proc 8984 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 4028 of 10939


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   25  Alloctr   25  Proc 8984 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   25  Alloctr   25  Proc 8984 

Number of wires with overlap after iteration 1 = 2043 of 8566


Wire length and via report:
---------------------------
Number of M1 wires: 772                   : 0
Number of M2 wires: 4464                 VIA12SQ_C: 3874
Number of M3 wires: 2670                 VIA23SQ_C: 3878
Number of M4 wires: 439                  VIA34SQ_C: 589
Number of M5 wires: 187                  VIA45SQ_C: 275
Number of M6 wires: 22           VIA56SQ_C: 33
Number of M7 wires: 12           VIA67SQ_C: 25
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 8566              vias: 8674

Total M1 wire length: 448.7
Total M2 wire length: 6202.2
Total M3 wire length: 5055.7
Total M4 wire length: 2643.6
Total M5 wire length: 2062.2
Total M6 wire length: 101.5
Total M7 wire length: 332.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 16845.9

Longest M1 wire length: 26.6
Longest M2 wire length: 29.8
Longest M3 wire length: 29.0
Longest M4 wire length: 53.5
Longest M5 wire length: 44.0
Longest M6 wire length: 24.9
Longest M7 wire length: 38.9
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   24  Proc 8984 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   33  Alloctr   34  Proc 8984 
Total number of nets = 967, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 16 candidate regions.
Start DR iteration 0: uniform partition
Routed  1/16 Partitions, Violations =   21
Routed  2/16 Partitions, Violations =   10
Routed  3/16 Partitions, Violations =   46
Routed  4/16 Partitions, Violations =   86
Routed  5/16 Partitions, Violations =   96
Routed  6/16 Partitions, Violations =   86
Routed  7/16 Partitions, Violations =   82
Routed  8/16 Partitions, Violations =   58
Routed  9/16 Partitions, Violations =   46
Routed  10/16 Partitions, Violations =  46
Routed  11/16 Partitions, Violations =  46
Routed  12/16 Partitions, Violations =  32
Routed  13/16 Partitions, Violations =  35
Routed  14/16 Partitions, Violations =  22
Routed  15/16 Partitions, Violations =  10
Routed  16/16 Partitions, Violations =  9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 3
        Less than minimum area : 1
        Short : 5

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Iter 0] Total (MB): Used   89  Alloctr   90  Proc 8984 

End DR iteration 0 with 16 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    8
Routed  2/3 Partitions, Violations =    5
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   90  Proc 8984 

End DR iteration 1 with 3 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   23  Alloctr   24  Proc 8984 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 8984 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    16822 micron
Total Number of Contacts =             8350
Total Number of Wires =                8575
Total Number of PtConns =              1016
Total Number of Routed Wires =       8575
Total Routed Wire Length =           16704 micron
Total Number of Routed Contacts =       8350
        Layer             M1 :        454 micron
        Layer             M2 :       6142 micron
        Layer             M3 :       5056 micron
        Layer             M4 :       2716 micron
        Layer             M5 :       2019 micron
        Layer             M6 :        103 micron
        Layer             M7 :        332 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         24
        Via        VIA56SQ_C :         32
        Via   VIA45SQ_C(rot) :        267
        Via        VIA34SQ_C :        587
        Via   VIA34SQ_C(rot) :          1
        Via        VIA23SQ_C :         31
        Via   VIA23SQ_C(rot) :       3621
        Via        VIA12SQ_C :       3373
        Via   VIA12SQ_C(rot) :        380
        Via       VIA12BAR_C :         33
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (1 / 8350 vias)
 
    Layer VIA1       =  0.03% (1      / 3787    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3786    vias)
    Layer VIA2       =  0.00% (0      / 3652    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3652    vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (588     vias)
    Layer VIA4       =  0.00% (0      / 267     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (267     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.01% (1 / 8350 vias)
 
    Layer VIA1       =  0.03% (1      / 3787    vias)
    Layer VIA2       =  0.00% (0      / 3652    vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
    Layer VIA4       =  0.00% (0      / 267     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (1 / 8350 vias)
 
    Layer VIA1       =  0.03% (1      / 3787    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3786    vias)
    Layer VIA2       =  0.00% (0      / 3652    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3652    vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (588     vias)
    Layer VIA4       =  0.00% (0      / 267     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (267     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 

Total number of nets = 967
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-04-24 10:24:59 / Session: 0.29 hr / Command: 0.00 hr / Memory: 1164 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-04-24 10:24:59 / Session: 0.29 hr / Command: 0.00 hr / Memory: 1164 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Route-opt command begin                   CPU:   196 s (  0.05 hr )  ELAPSE:  1034 s (  0.29 hr )  MEM-PEAK:  1164 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design msrv32_alu has 967 nets, 0 global routed, 965 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_alu'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_alu 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 965 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 965, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   196 s (  0.05 hr )  ELAPSE:  1034 s (  0.29 hr )  MEM-PEAK:  1164 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 30155922.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 30155922.0      2132.27        897
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 30155922.0      2132.27        897
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
INFO: using 1 threads
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Route-opt initialization complete         CPU:   200 s (  0.06 hr )  ELAPSE:  1039 s (  0.29 hr )  MEM-PEAK:  1164 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 885 total shapes.
Layer M2: cached 15 shapes out of 5284 total shapes.
Cached 382 vias out of 9312 total vias.
Total 0.0880 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 12(r) x 12(c) GridCells YDim 5.016 XDim 5.016
Total 0.0878 seconds to load 897 cell instances into cellmap
Moveable cells: 897; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
965 out of 965 data nets are detail routed, 0 out of 0 clock nets is detail routed and total 965 nets have been analyzed
Only data route nets/shapes. Estimated current stage is after clock and data detail route stage
Average cell width 1.4217, cell height 1.6720, cell area 2.3771 for total 897 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -       2132.27  30155922.00         897              0.29      1164

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -       2132.27  30155922.00         897              0.29      1164
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164

Disable clock slack update for ideal clocks
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164

Disable clock slack update for ideal clocks
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       2162.77  6801196.50         897              0.29      1164
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0       2156.67  6712018.50         897              0.29      1164
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       2156.67  6712018.50         897              0.29      1164

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0       2156.67  6712018.50         897              0.29      1164
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00         0       2156.67  6712018.50         897              0.29      1164

Route-opt optimization complete                 0.00        0.00      0.00         0       2156.67  6712018.50         897              0.29      1164

Route-opt route preserve complete         CPU:   212 s (  0.06 hr )  ELAPSE:  1050 s (  0.29 hr )  MEM-PEAK:  1164 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/msrv32_alu_1629403_556746272.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 885 total shapes.
Layer M2: cached 15 shapes out of 5284 total shapes.
Cached 382 vias out of 9312 total vias.

Legalizing Top Level Design msrv32_alu ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0604 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 66 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3044.39          897        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    897
number of references:                66
number of site rows:                 33
number of locations attempted:    21159
number of locations failed:        7382  (34.9%)

Legality of references at locations:
47 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   170       2471       801 ( 32.4%)       1178       509 ( 43.2%)  AO22X1_HVT
    56        863       309 ( 35.8%)        536       248 ( 46.3%)  OA22X1_HVT
   120       1546       300 ( 19.4%)        832       208 ( 25.0%)  INVX0_HVT
    42        671       274 ( 40.8%)        391       212 ( 54.2%)  AO221X1_HVT
    34        581       245 ( 42.2%)        342       171 ( 50.0%)  AO222X1_RVT
    71       1098       239 ( 21.8%)        549       155 ( 28.2%)  NAND2X0_HVT
    40        619       202 ( 32.6%)        392       140 ( 35.7%)  AO21X1_HVT
    28        458       171 ( 37.3%)        308       136 ( 44.2%)  HADDX1_HVT
    17        250       181 ( 72.4%)        125        85 ( 68.0%)  MUX41X1_RVT
    46        685       140 ( 20.4%)        399        96 ( 24.1%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  AO222X1_HVT
    17        250       181 ( 72.4%)        125        85 ( 68.0%)  MUX41X1_RVT
     7        143        84 ( 58.7%)        127        84 ( 66.1%)  MUX41X2_HVT
     2         32        17 ( 53.1%)         32        19 ( 59.4%)  OAI222X1_HVT
     5         56        27 ( 48.2%)         32        22 ( 68.8%)  AO221X1_RVT
    13        200       100 ( 50.0%)        168        95 ( 56.5%)  OA222X1_HVT
     8        120        55 ( 45.8%)         72        43 ( 59.7%)  OR3X1_HVT
     1         16         6 ( 37.5%)          8         6 ( 75.0%)  FADDX1_RVT
     7        112        55 ( 49.1%)         96        49 ( 51.0%)  OAI22X1_HVT
     6         72        39 ( 54.2%)         56        24 ( 42.9%)  AOI21X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         897 (8486 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.196 um ( 0.12 row height)
rms weighted cell displacement:   0.196 um ( 0.12 row height)
max cell displacement:            1.976 um ( 1.18 row height)
avg cell displacement:            0.037 um ( 0.02 row height)
avg weighted cell displacement:   0.037 um ( 0.02 row height)
number of cells moved:               47
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U583 (AND3X1_HVT)
  Input location: (27.336,33.568)
  Legal location: (29.312,33.568)
  Displacement:   1.976 um ( 1.18 row height)
Cell: U497 (AOI22X2_HVT)
  Input location: (25.36,33.568)
  Legal location: (27.184,33.568)
  Displacement:   1.824 um ( 1.09 row height)
Cell: U1275 (OA22X1_HVT)
  Input location: (28.096,3.472)
  Legal location: (29.768,3.472)
  Displacement:   1.672 um ( 1.00 row height)
Cell: U1263 (NAND2X0_HVT)
  Input location: (24.6,33.568)
  Legal location: (26.272,33.568)
  Displacement:   1.672 um ( 1.00 row height)
Cell: U1253 (NAND2X0_HVT)
  Input location: (23.688,33.568)
  Legal location: (25.208,33.568)
  Displacement:   1.520 um ( 0.91 row height)
Cell: U1280 (NAND2X1_HVT)
  Input location: (22.168,33.568)
  Legal location: (23.688,33.568)
  Displacement:   1.520 um ( 0.91 row height)
Cell: U477 (AOI22X2_HVT)
  Input location: (11.072,40.256)
  Legal location: (9.704,40.256)
  Displacement:   1.368 um ( 0.82 row height)
Cell: U1169 (HADDX1_HVT)
  Input location: (24.6,3.472)
  Legal location: (25.968,3.472)
  Displacement:   1.368 um ( 0.82 row height)
Cell: U1330 (NAND2X1_HVT)
  Input location: (20.952,33.568)
  Legal location: (22.168,33.568)
  Displacement:   1.216 um ( 0.73 row height)
Cell: U472 (AOI22X2_HVT)
  Input location: (12.744,40.256)
  Legal location: (11.68,40.256)
  Displacement:   1.064 um ( 0.64 row height)

Legalization succeeded.
Total Legalizer CPU: 0.493
Total Legalizer Wall Time: 0.522
----------------------------------------------------------------

Route-opt legalization complete           CPU:   212 s (  0.06 hr )  ELAPSE:  1051 s (  0.29 hr )  MEM-PEAK:  1164 MB
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_alu
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:25:16 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 897/897
Ground net VSS                897/897
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   24  Alloctr   24  Proc 8984 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: Analysis] Total (MB): Used   24  Alloctr   24  Proc 8984 
Num of eco nets = 967
Num of open eco nets = 190
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: Init] Total (MB): Used   24  Alloctr   24  Proc 8984 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   29  Proc 8984 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,58.78um,58.78um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 8984 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 967
Number of nets to route  = 190
190 nets are partially connected,
 of which 190 are detail routed and 0 are global routed.
777 nets are fully connected,
 of which 777 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 190, Total Half Perimeter Wire Length (HPWL) 3983 microns
HPWL   0 ~   50 microns: Net Count      167     Total HPWL         2277 microns
HPWL  50 ~  100 microns: Net Count       23     Total HPWL         1706 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   33  Proc 8984 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  2.27     on layer (1)    M1
Average gCell capacity  9.92     on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.33     on layer (4)    M4
Average gCell capacity  2.66     on layer (5)    M5
Average gCell capacity  2.40     on layer (6)    M6
Average gCell capacity  1.20     on layer (7)    M7
Average gCell capacity  1.34     on layer (8)    M8
Average gCell capacity  0.66     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 11.09         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.43  on layer (7)    M7
Average number of tracks per gCell 1.43  on layer (8)    M8
Average number of tracks per gCell 0.74  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 12250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   33  Alloctr   34  Proc 8984 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   33  Alloctr   34  Proc 8984 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   33  Alloctr   34  Proc 8984 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   48 
[End of Blocked Pin Detection] Total (MB): Used  209  Alloctr  210  Proc 9032 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  210  Proc 9032 
Initial. Routing result:
Initial. Both Dirs: Overflow =   131 Max = 3 GRCs =   169 (6.90%)
Initial. H routing: Overflow =   121 Max = 3 (GRCs =  8) GRCs =   152 (12.41%)
Initial. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    17 (1.39%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
Initial. M2         Overflow =     7 Max = 2 (GRCs =  3) GRCs =    15 (1.22%)
Initial. M3         Overflow =   118 Max = 3 (GRCs =  8) GRCs =   149 (12.16%)
Initial. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 134.76
Initial. Layer M1 wire length = 5.65
Initial. Layer M2 wire length = 66.94
Initial. Layer M3 wire length = 60.56
Initial. Layer M4 wire length = 1.62
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 156
Initial. Via VIA12SQ_C count = 82
Initial. Via VIA23SQ_C count = 72
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:25:16 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  210  Proc 9032 
phase1. Routing result:
phase1. Both Dirs: Overflow =   122 Max = 3 GRCs =   165 (6.73%)
phase1. H routing: Overflow =   112 Max = 3 (GRCs =  6) GRCs =   148 (12.08%)
phase1. V routing: Overflow =    10 Max = 2 (GRCs =  3) GRCs =    17 (1.39%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase1. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =    15 (1.22%)
phase1. M3         Overflow =   109 Max = 3 (GRCs =  6) GRCs =   145 (11.84%)
phase1. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 197.63
phase1. Layer M1 wire length = 7.85
phase1. Layer M2 wire length = 129.62
phase1. Layer M3 wire length = 56.94
phase1. Layer M4 wire length = 1.62
phase1. Layer M5 wire length = 1.60
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 164
phase1. Via VIA12SQ_C count = 86
phase1. Via VIA23SQ_C count = 71
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 3
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Apr 24 10:25:17 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  209  Alloctr  210  Proc 9032 
phase2. Routing result:
phase2. Both Dirs: Overflow =   120 Max = 3 GRCs =   163 (6.65%)
phase2. H routing: Overflow =   108 Max = 3 (GRCs =  5) GRCs =   145 (11.84%)
phase2. V routing: Overflow =    12 Max = 2 (GRCs =  5) GRCs =    18 (1.47%)
phase2. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase2. M2         Overflow =    10 Max = 2 (GRCs =  5) GRCs =    16 (1.31%)
phase2. M3         Overflow =   105 Max = 3 (GRCs =  5) GRCs =   142 (11.59%)
phase2. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase2. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 226.91
phase2. Layer M1 wire length = 17.13
phase2. Layer M2 wire length = 155.91
phase2. Layer M3 wire length = 46.94
phase2. Layer M4 wire length = 1.62
phase2. Layer M5 wire length = 5.32
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 167
phase2. Via VIA12SQ_C count = 93
phase2. Via VIA23SQ_C count = 65
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 5
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Apr 24 10:25:17 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  209  Alloctr  210  Proc 9032 
phase3. Routing result:
phase3. Both Dirs: Overflow =   119 Max = 3 GRCs =   161 (6.57%)
phase3. H routing: Overflow =   107 Max = 3 (GRCs =  5) GRCs =   143 (11.67%)
phase3. V routing: Overflow =    12 Max = 2 (GRCs =  5) GRCs =    18 (1.47%)
phase3. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase3. M2         Overflow =    10 Max = 2 (GRCs =  5) GRCs =    16 (1.31%)
phase3. M3         Overflow =   104 Max = 3 (GRCs =  5) GRCs =   140 (11.43%)
phase3. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase3. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 241.86
phase3. Layer M1 wire length = 17.13
phase3. Layer M2 wire length = 167.55
phase3. Layer M3 wire length = 43.04
phase3. Layer M4 wire length = 5.73
phase3. Layer M5 wire length = 8.41
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 171
phase3. Via VIA12SQ_C count = 93
phase3. Via VIA23SQ_C count = 65
phase3. Via VIA34SQ_C count = 6
phase3. Via VIA45SQ_C count = 7
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc   48 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  210  Proc 9032 

Congestion utilization per direction:
Average vertical track utilization   = 37.34 %
Peak    vertical track utilization   = 89.47 %
Average horizontal track utilization = 43.10 %
Peak    horizontal track utilization = 142.86 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc   48 
[End of Global Routing] Total (MB): Used  209  Alloctr  210  Proc 9032 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 9032 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc   48 
[ECO: GR] Total (MB): Used   60  Alloctr   61  Proc 9032 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   24  Alloctr   25  Proc 9032 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 421 of 797


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   25  Alloctr   26  Proc 9032 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   25  Alloctr   26  Proc 9032 

Number of wires with overlap after iteration 1 = 303 of 565


Wire length and via report:
---------------------------
Number of M1 wires: 220                   : 0
Number of M2 wires: 209                  VIA12SQ_C: 213
Number of M3 wires: 117                  VIA23SQ_C: 181
Number of M4 wires: 14           VIA34SQ_C: 20
Number of M5 wires: 5            VIA45SQ_C: 9
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 565               vias: 423

Total M1 wire length: 76.4
Total M2 wire length: 174.7
Total M3 wire length: 99.4
Total M4 wire length: 39.6
Total M5 wire length: 8.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 398.6

Longest M1 wire length: 3.5
Longest M2 wire length: 8.5
Longest M3 wire length: 2.9
Longest M4 wire length: 9.1
Longest M5 wire length: 3.6
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   24  Alloctr   25  Proc 9032 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   21  Alloctr   21  Proc   48 
[ECO: CDR] Total (MB): Used   24  Alloctr   25  Proc 9032 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Total number of nets = 967, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 16 candidate regions.
Start DR iteration 0: uniform partition
Routed  1/16 Partitions, Violations =   19
Routed  2/16 Partitions, Violations =   19
Routed  3/16 Partitions, Violations =   5
Routed  4/16 Partitions, Violations =   55
Routed  5/16 Partitions, Violations =   55
Routed  6/16 Partitions, Violations =   55
Routed  7/16 Partitions, Violations =   55
Routed  8/16 Partitions, Violations =   22
Routed  9/16 Partitions, Violations =   26
Routed  10/16 Partitions, Violations =  26
Routed  11/16 Partitions, Violations =  26
Routed  12/16 Partitions, Violations =  26
Routed  13/16 Partitions, Violations =  19
Routed  14/16 Partitions, Violations =  14
Routed  15/16 Partitions, Violations =  10
Routed  16/16 Partitions, Violations =  10

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      10
        Diff net spacing : 3
        Less than minimum area : 1
        Same net spacing : 1
        Short : 5

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Iter 0] Total (MB): Used   89  Alloctr   90  Proc 9032 

End DR iteration 0 with 16 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    6
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   90  Proc 9032 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = op_1_in[29]
Net 2 = op_1_in[26]
Net 3 = op_1_in[25]
Net 4 = op_1_in[24]
Net 5 = op_1_in[23]
Net 6 = op_1_in[22]
Net 7 = op_1_in[21]
Net 8 = op_1_in[20]
Net 9 = op_1_in[19]
Net 10 = op_1_in[18]
Net 11 = op_1_in[17]
Net 12 = op_1_in[16]
Net 13 = op_1_in[15]
Net 14 = op_1_in[12]
Net 15 = op_1_in[11]
Net 16 = op_1_in[0]
Net 17 = op_2_in[31]
Net 18 = op_2_in[30]
Net 19 = op_2_in[29]
Net 20 = op_2_in[28]
Net 21 = op_2_in[23]
Net 22 = op_2_in[22]
Net 23 = op_2_in[4]
Net 24 = op_2_in[3]
Net 25 = op_2_in[2]
Net 26 = op_2_in[0]
Net 27 = opcode_in[3]
Net 28 = opcode_in[2]
Net 29 = opcode_in[1]
Net 30 = result_out[27]
Net 31 = n406
Net 32 = n408
Net 33 = n410
Net 34 = n412
Net 35 = n414
Net 36 = n416
Net 37 = n419
Net 38 = n420
Net 39 = n422
Net 40 = n423
Net 41 = n424
Net 42 = n425
Net 43 = n426
Net 44 = n427
Net 45 = n430
Net 46 = n431
Net 47 = n437
Net 48 = n439
Net 49 = n455
Net 50 = n456
Net 51 = n460
Net 52 = n467
Net 53 = n472
Net 54 = n481
Net 55 = n482
Net 56 = n486
Net 57 = n488
Net 58 = n493
Net 59 = n504
Net 60 = n509
Net 61 = n510
Net 62 = n514
Net 63 = n521
Net 64 = n528
Net 65 = n532
Net 66 = n533
Net 67 = n534
Net 68 = n535
Net 69 = n536
Net 70 = n537
Net 71 = n542
Net 72 = n548
Net 73 = n558
Net 74 = n561
Net 75 = n568
Net 76 = n569
Net 77 = n570
Net 78 = n571
Net 79 = n572
Net 80 = n577
Net 81 = n599
Net 82 = n601
Net 83 = n608
Net 84 = n611
Net 85 = n617
Net 86 = n646
Net 87 = n672
Net 88 = n673
Net 89 = n683
Net 90 = n685
Net 91 = n696
Net 92 = n697
Net 93 = n699
Net 94 = n702
Net 95 = n710
Net 96 = n723
Net 97 = n724
Net 98 = n725
Net 99 = n726
Net 100 = n729
.... and 149 other nets
Total number of changed nets = 249 (out of 967)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   24  Alloctr   25  Proc 9032 
[ECO: DR] Elapsed real time: 0:00:05 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: DR] Stage (MB): Used   21  Alloctr   21  Proc   48 
[ECO: DR] Total (MB): Used   24  Alloctr   25  Proc 9032 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    16966 micron
Total Number of Contacts =             8412
Total Number of Wires =                8850
Total Number of PtConns =              1037
Total Number of Routed Wires =       8850
Total Routed Wire Length =           16847 micron
Total Number of Routed Contacts =       8412
        Layer             M1 :        491 micron
        Layer             M2 :       6193 micron
        Layer             M3 :       5082 micron
        Layer             M4 :       2740 micron
        Layer             M5 :       2025 micron
        Layer             M6 :        103 micron
        Layer             M7 :        332 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         24
        Via        VIA56SQ_C :         32
        Via   VIA45SQ_C(rot) :        275
        Via        VIA34SQ_C :        607
        Via   VIA34SQ_C(rot) :          1
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       3651
        Via        VIA12SQ_C :       3371
        Via   VIA12SQ_C(rot) :        390
        Via       VIA12BAR_C :         33
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 

Total number of nets = 967
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    16966 micron
Total Number of Contacts =             8412
Total Number of Wires =                8850
Total Number of PtConns =              1037
Total Number of Routed Wires =       8850
Total Routed Wire Length =           16847 micron
Total Number of Routed Contacts =       8412
        Layer             M1 :        491 micron
        Layer             M2 :       6193 micron
        Layer             M3 :       5082 micron
        Layer             M4 :       2740 micron
        Layer             M5 :       2025 micron
        Layer             M6 :        103 micron
        Layer             M7 :        332 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         24
        Via        VIA56SQ_C :         32
        Via   VIA45SQ_C(rot) :        275
        Via        VIA34SQ_C :        607
        Via   VIA34SQ_C(rot) :          1
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       3651
        Via        VIA12SQ_C :       3371
        Via   VIA12SQ_C(rot) :        390
        Via       VIA12BAR_C :         33
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 498 nets
[ECO: End] Elapsed real time: 0:00:05 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   48 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9032 

Route-opt ECO routing complete            CPU:   217 s (  0.06 hr )  ELAPSE:  1056 s (  0.29 hr )  MEM-PEAK:  1212 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  6.119162000933  9.863642725658  6.078102664085  2.744208141123  8.318128104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  3.978226341094  2.700351669688  3.840439764440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  1.283843598268  1.183938316794  3.334415108244
5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  0.065942694780  2.403131399438  6.139831244054
4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.767583672495  0.513862962159  5.027559318562
6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.477220199020  6.860355410980  2.000183751691
9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.519671358373  3.617068948111  8.946751337652
1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.406849433342  4.349599468963  0.216295618317
9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.845419602200  0.417976589061  1.833851165081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.904325588770  1.551305155425  2.300587902625
0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.495039390044  4.331620803666  0.413503684361
3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.482298297382  3.894617639360  4.531699119342
1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.471134736343  9.509066263414  3.964064974420
8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.589313069113  5.103801652975  4.141073970014
8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.967093570513  5.512374483437  1.398247818372
5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.914730972627  0.037531361647  0.494769940392
Information: The net parasitics of block msrv32_alu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
Information: Design msrv32_alu has 967 nets, 0 global routed, 965 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_alu'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_alu 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 965 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 965, routed nets = 965, across physical hierarchy nets = 0, parasitics cached nets = 965, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6712018.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 6712018.50      2156.67        897
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 6712018.50      2156.67        897

Route-opt command complete                CPU:   218 s (  0.06 hr )  ELAPSE:  1057 s (  0.29 hr )  MEM-PEAK:  1212 MB
Route-opt command statistics  CPU=22 sec (0.01 hr) ELAPSED=23 sec (0.01 hr) MEM-PEAK=1.184 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-04-24 10:25:22 / Session: 0.29 hr / Command: 0.01 hr / Memory: 1212 MB (FLW-8100)
1
route_ecoInformation: Serialized np data
INFO: timer data saved to /tmp/msrv32_alu_1629403_556746272.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   24  Alloctr   24  Proc 9032 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: Analysis] Total (MB): Used   24  Alloctr   24  Proc 9032 
Num of eco nets = 967
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: Init] Total (MB): Used   24  Alloctr   24  Proc 9032 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'


Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   89  Alloctr   90  Proc 9032 

Total Wire Length =                    16967 micron
Total Number of Contacts =             8412
Total Number of Wires =                8848
Total Number of PtConns =              1040
Total Number of Routed Wires =       8848
Total Routed Wire Length =           16847 micron
Total Number of Routed Contacts =       8412
        Layer             M1 :        491 micron
        Layer             M2 :       6193 micron
        Layer             M3 :       5082 micron
        Layer             M4 :       2740 micron
        Layer             M5 :       2025 micron
        Layer             M6 :        103 micron
        Layer             M7 :        332 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         24
        Via        VIA56SQ_C :         32
        Via   VIA45SQ_C(rot) :        275
        Via        VIA34SQ_C :        607
        Via   VIA34SQ_C(rot) :          1
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       3651
        Via        VIA12SQ_C :       3371
        Via   VIA12SQ_C(rot) :        390
        Via       VIA12BAR_C :         33
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 967)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   24  Alloctr   25  Proc 9032 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DR] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: DR] Total (MB): Used   24  Alloctr   25  Proc 9032 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    16967 micron
Total Number of Contacts =             8412
Total Number of Wires =                8848
Total Number of PtConns =              1040
Total Number of Routed Wires =       8848
Total Routed Wire Length =           16847 micron
Total Number of Routed Contacts =       8412
        Layer             M1 :        491 micron
        Layer             M2 :       6193 micron
        Layer             M3 :       5082 micron
        Layer             M4 :       2740 micron
        Layer             M5 :       2025 micron
        Layer             M6 :        103 micron
        Layer             M7 :        332 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         24
        Via        VIA56SQ_C :         32
        Via   VIA45SQ_C(rot) :        275
        Via        VIA34SQ_C :        607
        Via   VIA34SQ_C(rot) :          1
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       3651
        Via        VIA12SQ_C :       3371
        Via   VIA12SQ_C(rot) :        390
        Via       VIA12BAR_C :         33
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 

Total number of nets = 967
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    16967 micron
Total Number of Contacts =             8412
Total Number of Wires =                8848
Total Number of PtConns =              1040
Total Number of Routed Wires =       8848
Total Routed Wire Length =           16847 micron
Total Number of Routed Contacts =       8412
        Layer             M1 :        491 micron
        Layer             M2 :       6193 micron
        Layer             M3 :       5082 micron
        Layer             M4 :       2740 micron
        Layer             M5 :       2025 micron
        Layer             M6 :        103 micron
        Layer             M7 :        332 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         24
        Via        VIA56SQ_C :         32
        Via   VIA45SQ_C(rot) :        275
        Via        VIA34SQ_C :        607
        Via   VIA34SQ_C(rot) :          1
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       3651
        Via        VIA12SQ_C :       3371
        Via   VIA12SQ_C(rot) :        390
        Via       VIA12BAR_C :         33
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (1 / 8412 vias)
 
    Layer VIA1       =  0.03% (1      / 3795    vias)
        Weight 1     =  0.03% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (3794    vias)
    Layer VIA2       =  0.00% (0      / 3678    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3678    vias)
    Layer VIA3       =  0.00% (0      / 608     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (608     vias)
    Layer VIA4       =  0.00% (0      / 275     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (275     vias)
    Layer VIA5       =  0.00% (0      / 32      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (32      vias)
    Layer VIA6       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9032 
Information: 1 out of 11 POW-034 messages were not printed due to limit 10  (MSG-3913)
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3   Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End       Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] Init        Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 967.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
1
report_congestion
Information: The command 'report_congestion' cleared the undo history. (UNDO-016)
****************************************
Report : congestion
Design : msrv32_alu
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:25:33 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |     197 |     3 |     161  ( 6.57%) |       5
H routing |     174 |     3 |     143  (11.67%) |       5
V routing |      23 |     2 |      18  ( 1.47%) |       5

1
report_timingInformation: Deserialized np data
INFO: timer data loaded from /tmp/msrv32_alu_1629403_556746272.timdat
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_alu
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:25:36 2025
****************************************
No paths.
1
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_alu
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:25:40 2025
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
   max_transition                                                              
                             Required        Actual                            
   Net                      Transition     Transition        Slack  Violation  
  ---------------------------------------------------------------------------
   n1272                        0.91           0.86           0.05  (MET)      

  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
1
report_timing****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_alu
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:25:46 2025
****************************************
No paths.
1
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 897
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 44
Number of VDD Vias: 470
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 45
Number of VSS Vias: 492
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:26:29 2025
Command check_pg_drc finished at Thu Apr 24 10:26:30 2025
CPU usage for check_pg_drc: 0.65 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.74 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
write_script -force -format icc2 -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu_spef
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'msrv32_alu'. Setting clock frequency to 1 GHz. (POW-034)
1
write_parasitics -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu_parasitics
Information: Design msrv32_alu has 967 nets, 0 global routed, 965 detail routed. (NEX-024)
NEX: extract design msrv32_alu
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design'. (TIM-125)
NEX: write corner ID 0 parasitics to /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu_parasitics.riscv_MACRO_no_clk_1_125.spef 
spefName /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu_parasitics.riscv_MACRO_no_clk_1_125.spef, corner name default 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
write_sdf /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu.sdf
1
write_verilog /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu.v
1
write_gds /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu.gds
1
write_sdc -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_no_clk/output/riscv_MACRO_no_clk_alu.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
save_block -as MACRO_with_no_clk_ALU_done
Information: Saving 'riscv_MACRO_no_clk_alu_block:msrv32_alu.design' to 'riscv_MACRO_no_clk_alu_block:MACRO_with_no_clk_ALU_done.design'. (DES-028)
Warning: No valid clocks available in design 'MACRO_with_no_clk_ALU_done'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'MACRO_with_no_clk_ALU_done'. Setting clock frequency to 1 GHz. (POW-034)
1
