

================================================================
== Synthesis Summary Report of 'STEPMUL'
================================================================
+ General Information: 
    * Date:           Tue Mar 18 15:42:25 2025
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        Crypto
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ STEPMUL  |     -|  0.26|        4|  32.000|         -|        5|     -|        no|     -|  3 (1%)|  168 (~0%)|  178 (~0%)|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+--------+---------+-----------+----------+
| Port   | Mode    | Direction | Bitwidth |
+--------+---------+-----------+----------+
| input1 | ap_none | in        | 32       |
| input2 | ap_none | in        | 32       |
| res    | ap_vld  | out       | 64       |
+--------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| input1   | in        | ap_int<32>* |
| input2   | in        | ap_int<32>* |
| res      | out       | ap_int<64>* |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input1   | input1       | port    |
| input2   | input2       | port    |
| res      | res          | port    |
| res      | res_ap_vld   | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                           | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + STEPMUL                                      | 3   |        |          |     |        |         |
|   a_plus_b_fu_101_p2                           | -   |        | a_plus_b | add | fabric | 0       |
|   ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3 | 1   |        | c_plus_d | add | dsp48  | 3       |
|   mul_16ns_16ns_32_1_1_U1                      | 1   |        | ac       | mul | auto   | 0       |
|   mul_16ns_16ns_32_1_1_U2                      | 1   |        | bd       | mul | auto   | 0       |
|   ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3 | 1   |        | mul_ln63 | mul | dsp48  | 3       |
|   add_ln63_fu_141_p2                           | -   |        | add_ln63 | add | fabric | 0       |
|   ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3 | 1   |        | sub_ln63 | sub | dsp48  | 3       |
|   res                                          | -   |        | add_ln65 | add | fabric | 0       |
+------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+-----------------+-------------------------+---------------------------------+------------------------------------------------------+
| Type            | Options                 | Location                        | Messages                                             |
+-----------------+-------------------------+---------------------------------+------------------------------------------------------+
| array_partition | variable=poly factor=2  | pow_mod.cpp:78 in encode, poly  | 'factor' in '#pragma HLS array_partition' is ignored |
| array_partition | variable=basis factor=2 | pow_mod.cpp:79 in encode, basis | 'factor' in '#pragma HLS array_partition' is ignored |
| array_partition | variable=ret factor=2   | pow_mod.cpp:80 in encode, ret   | 'factor' in '#pragma HLS array_partition' is ignored |
+-----------------+-------------------------+---------------------------------+------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------------+--------------------------------------------------+
| Type            | Options                                       | Location                                         |
+-----------------+-----------------------------------------------+--------------------------------------------------+
| inline          |                                               | Arithmetic.cpp:36 in stepmul                     |
| pipeline        |                                               | Arithmetic.cpp:99 in mod_plaintextmodulus        |
| pipeline        |                                               | Arithmetic.cpp:123 in mul_mod                    |
| array_partition | variable=DataRAM complete dim=1               | Crypto.cpp:30 in crypto, DataRAM                 |
| array_partition | variable=DataRAM cyclic factor=BANKNum dim=2  | Crypto.cpp:31 in crypto, DataRAM                 |
| array_partition | variable=BitReverseData cyclic factor=BANKNum | Crypto.cpp:34 in crypto, BitReverseData          |
| array_partition | variable=NTTTWiddleRAM cyclic factor=BANKNum  | Crypto.cpp:38 in crypto, NTTTWiddleRAM           |
| array_partition | variable=INTTTWiddleRAM cyclic factor=BANKNum | Crypto.cpp:39 in crypto, INTTTWiddleRAM          |
| stream          | depth=4096 variable=DataInStream              | Crypto.cpp:46 in crypto, DataInStream            |
| stream          | depth=4096 variable=DataOutStream             | Crypto.cpp:47 in crypto, DataOutStream           |
| interface       | axis port=DataInStream                        | Crypto.cpp:49 in crypto, DataInStream            |
| interface       | axis port=DataOutStream                       | Crypto.cpp:50 in crypto, DataOutStream           |
| interface       | s_axilite port=NTTTwiddleIn                   | Crypto.cpp:52 in crypto, NTTTwiddleIn            |
| interface       | s_axilite port=INTTTwiddleIn                  | Crypto.cpp:53 in crypto, INTTTwiddleIn           |
| interface       | s_axilite port=return                         | Crypto.cpp:55 in crypto, return                  |
| interface       | s_axilite port=RAMSel                         | Crypto.cpp:56 in crypto, RAMSel                  |
| interface       | s_axilite port=RAMSel1                        | Crypto.cpp:57 in crypto, RAMSel1                 |
| interface       | s_axilite port=OP                             | Crypto.cpp:58 in crypto, OP                      |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:72 in crypto                          |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:84 in crypto                          |
| pipeline        |                                               | Crypto.cpp:86 in crypto                          |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:116 in crypto                         |
| pipeline        |                                               | Crypto.cpp:118 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:128 in crypto                         |
| unroll          | factor=PE_NUM                                 | Crypto.cpp:131 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:143 in crypto                         |
| unroll          | factor=PE_NUM                                 | Crypto.cpp:146 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:159 in crypto                         |
| unroll          | factor=PE_NUM                                 | Crypto.cpp:162 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:176 in crypto                         |
| unroll          | factor=PE_NUM                                 | Crypto.cpp:180 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:192 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:198 in crypto                         |
| pipeline        |                                               | Crypto.cpp:200 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:207 in crypto                         |
| loop_tripcount  | min=10 max=20                                 | Crypto.cpp:214 in crypto                         |
| unroll          | factor=PE_NUM                                 | Crypto.cpp:217 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:237 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:243 in crypto                         |
| pipeline        |                                               | Crypto.cpp:245 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:252 in crypto                         |
| loop_tripcount  | min=10 max=20                                 | Crypto.cpp:258 in crypto                         |
| unroll          | factor=PE_NUM                                 | Crypto.cpp:262 in crypto                         |
| unroll          | factor=MOD_NUM                                | Crypto.cpp:279 in crypto                         |
| pipeline        |                                               | Crypto.cpp:283 in crypto                         |
| stream          | depth=12288 variable=data_in_stream           | Crypto_TB.cpp:8 in crypto_test, data_in_stream   |
| stream          | depth=12288 variable=data_in_stream1          | Crypto_TB.cpp:9 in crypto_test, data_in_stream1  |
| stream          | depth=12288 variable=data_out_stream          | Crypto_TB.cpp:10 in crypto_test, data_out_stream |
| inline          |                                               | PE_UNIT.cpp:13 in pe_unit                        |
| inline          |                                               | pow_mod.cpp:7 in mod65537                        |
| unroll          |                                               | pow_mod.cpp:10 in mod65537                       |
| loop_tripcount  | min=0 max=16                                  | pow_mod.cpp:42 in modexp                         |
| interface       | mode=s_axilite port=poly                      | pow_mod.cpp:73 in encode, poly                   |
| interface       | mode=s_axilite port=basis                     | pow_mod.cpp:74 in encode, basis                  |
| interface       | mode=s_axilite port=ret                       | pow_mod.cpp:75 in encode, ret                    |
| interface       | mode=s_axilite port=return                    | pow_mod.cpp:76 in encode, return                 |
| unroll          | factor=2                                      | pow_mod.cpp:96 in encode                         |
+-----------------+-----------------------------------------------+--------------------------------------------------+


