{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494746118337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Hierarchy Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Hierarchy Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494746118339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 04:15:18 2017 " "Processing started: Sun May 14 04:15:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494746118339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494746118339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc -c uc --elaborate_hierarchy " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc -c uc --elaborate_hierarchy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494746118340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494746118987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft16.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "/home/pet/Documents/Hardware/ShiftLeft16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494746119097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494746119097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft2.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "/home/pet/Documents/Hardware/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494746119099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494746119099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend1to32.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend1to32 " "Found entity 1: SignExtend1to32" {  } { { "SignExtend1to32.v" "" { Text "/home/pet/Documents/Hardware/SignExtend1to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494746119100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494746119100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uControl.v 1 1 " "Found 1 design units, including 1 entities, in source file uControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "uControl.v" "" { Text "/home/pet/Documents/Hardware/uControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494746119102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494746119102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Div.v(4) " "Verilog HDL Declaration information at Div.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Div.v" "" { Text "/home/pet/Documents/Hardware/Div.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1494746119103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Div.v(5) " "Verilog HDL Declaration information at Div.v(5): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Div.v" "" { Text "/home/pet/Documents/Hardware/Div.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1494746119103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Div.v 1 1 " "Found 1 design units, including 1 entities, in source file Div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.v" "" { Text "/home/pet/Documents/Hardware/Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494746119103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494746119103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Div " "Elaborating entity \"Div\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494746119189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Hierarchy Elaboration 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Hierarchy Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494746119232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 04:15:19 2017 " "Processing ended: Sun May 14 04:15:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494746119232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494746119232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494746119232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494746119232 ""}
