
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035978                       # Number of seconds simulated
sim_ticks                                 35977788807                       # Number of ticks simulated
final_tick                               563894045466                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 287911                       # Simulator instruction rate (inst/s)
host_op_rate                                   362998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3134212                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908920                       # Number of bytes of host memory used
host_seconds                                 11479.05                       # Real time elapsed on the host
sim_insts                                  3304944630                       # Number of instructions simulated
sim_ops                                    4166867494                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2347648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       467968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3951488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1508224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1508224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8832                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18341                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3656                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30871                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11783                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11783                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31422053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65252704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13007136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109831319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             149426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41920975                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41920975                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41920975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31422053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65252704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13007136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151752294                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86277672                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31054502                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25256073                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075542                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13177836                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12236690                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191463                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91594                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34355577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169620672                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31054502                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15428153                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35628851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10650599                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5747195                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16786957                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84271161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48642310     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1913074      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2486529      2.95%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3783999      4.49%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3664224      4.35%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2793200      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651417      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2497449      2.96%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16838959     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84271161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359937                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965986                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35499241                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5629605                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34335440                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267572                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8539297                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271020                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202897885                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8539297                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37364516                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1016943                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1880315                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32693755                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2776330                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197025513                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          872                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1198105                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873152                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274519357                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917571046                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917571046                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103770248                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41793                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23598                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7848263                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18255187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9685902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187689                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2989672                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183151911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147568176                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274840                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59538515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    180960213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6394                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84271161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751111                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29516785     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18432079     21.87%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11863574     14.08%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8141930      9.66%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7627080      9.05%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4055039      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2990845      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896058      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747771      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84271161                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725775     69.07%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149828     14.26%     83.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175114     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122791159     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084692      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14554004      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8121652      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147568176                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710387                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1050722                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007120                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380733067                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242730974                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143416386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148618898                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499418                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6987253                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          854                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2463453                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          392                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8539297                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         594911                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97170                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183191641                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1191833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18255187                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9685902                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23062                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73875                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          854                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2439813                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144724594                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13700463                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2843574                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21632981                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20270290                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7932518                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677428                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143453817                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143416386                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92137551                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258738653                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662265                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356103                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60287417                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109841                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75731864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152089                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29397444     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21656338     28.60%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7990764     10.55%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4574678      6.04%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3809423      5.03%     89.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1851939      2.45%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1882663      2.49%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799762      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3768853      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75731864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3768853                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255154851                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374927434                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2006511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862777                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862777                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159048                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159048                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651259547                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198076995                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187436904                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86277672                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30246804                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24596085                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2064957                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12674144                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11797722                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3192656                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87634                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30361914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167796292                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30246804                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14990378                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36903494                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11093769                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7004749                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14860573                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       876828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83252838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46349344     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3247300      3.90%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2623791      3.15%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6368408      7.65%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1719927      2.07%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2215741      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1606148      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          899810      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18222369     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83252838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350575                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.944840                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31761509                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6819505                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35489930                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       240052                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8941838                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5157965                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41159                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200601219                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78932                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8941838                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34080884                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1458816                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1930386                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33355582                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3485328                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193548486                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31412                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1447049                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1081836                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1831                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270997559                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    903590905                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    903590905                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166031844                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104965711                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39900                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22618                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9549940                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18048117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9192930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       144774                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2946829                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183002098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145339075                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288111                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63253213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193260447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6355                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83252838                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.745755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885342                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29369770     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17799933     21.38%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11623140     13.96%     70.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8613192     10.35%     80.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7406278      8.90%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3835183      4.61%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3287016      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       616445      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       701881      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83252838                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         851640     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172873     14.44%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172262     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121090344     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068618      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16083      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14435745      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7728285      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145339075                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684550                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1196785                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375415884                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246294470                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141638200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146535860                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       544484                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7120908                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2814                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          640                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2358931                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8941838                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         620293                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80087                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183040619                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       422669                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18048117                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9192930                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22437                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          640                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1235252                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160253                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2395505                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143034073                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13544325                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2305002                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21071785                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20175748                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7527460                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.657834                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141732430                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141638200                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92300545                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260583688                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641655                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354207                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97268207                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119454880                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63586646                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069871                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74310999                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29340449     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20390384     27.44%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8297003     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4663733      6.28%     84.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3810019      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1545169      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1838757      2.47%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       923052      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3502433      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74310999                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97268207                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119454880                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17761208                       # Number of memory references committed
system.switch_cpus1.commit.loads             10927209                       # Number of loads committed
system.switch_cpus1.commit.membars              16082                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17163514                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107633075                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2431939                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3502433                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253850092                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375030697                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3024834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97268207                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119454880                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97268207                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.887008                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.887008                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.127386                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.127386                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643470676                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195767880                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185110460                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32164                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86277672                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32383638                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26420612                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2158785                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13665553                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12774320                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3346584                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94883                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33539020                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175894367                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32383638                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16120904                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38142891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11265354                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5219432                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16327249                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       829192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85990093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47847202     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3115097      3.62%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4697584      5.46%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3252354      3.78%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2285733      2.66%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2228821      2.59%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1337324      1.56%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2869600      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18356378     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85990093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375342                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038701                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34501116                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5451914                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36417044                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       531523                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9088494                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5455377                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210638459                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9088494                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36417058                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         502459                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2173503                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34993725                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2814849                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204388030                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1180635                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       956151                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286611680                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951420523                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951420523                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176607035                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110004598                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36875                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17605                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8360609                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18743306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9597952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113976                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2955205                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190535363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152247245                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302534                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63485480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194202965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85990093                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770521                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916675                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30877325     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17132427     19.92%     55.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12442565     14.47%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8233085      9.57%     79.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8289670      9.64%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4000961      4.65%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3538872      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       667788      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       807400      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85990093                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         829558     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164330     14.09%     85.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172601     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127350962     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1922742      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17545      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14960452      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7995544      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152247245                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764619                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1166489                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007662                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    391953604                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254056383                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148039258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153413734                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       476817                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7267354                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6412                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2300174                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9088494                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         259884                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49849                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190570520                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       657279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18743306                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9597952                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17605                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1312947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177344                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2490291                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149451276                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13982526                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2795967                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21784105                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21249518                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7801579                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732213                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148102971                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148039258                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95911729                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272509132                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715847                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351958                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102684808                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126573802                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63996917                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2176181                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76901599                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645919                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173994                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29533097     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21968160     28.57%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8298592     10.79%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4650107      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3938248      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1760476      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1685473      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1149641      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3917805      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76901599                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102684808                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126573802                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18773726                       # Number of memory references committed
system.switch_cpus2.commit.loads             11475952                       # Number of loads committed
system.switch_cpus2.commit.membars              17546                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18364565                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113949006                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617943                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3917805                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263554513                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390235741                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 287579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102684808                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126573802                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102684808                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840218                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840218                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190167                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190167                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671218228                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205894029                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193641744                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35092                       # number of misc regfile writes
system.l20.replacements                          8845                       # number of replacements
system.l20.tagsinuse                     10239.977819                       # Cycle average of tags in use
system.l20.total_refs                          554261                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19085                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.041708                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.760349                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.845477                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3788.241475                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5881.130517                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054957                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000766                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369945                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574329                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43410                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43410                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25373                       # number of Writeback hits
system.l20.Writeback_hits::total                25373                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43410                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43410                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43410                       # number of overall hits
system.l20.overall_hits::total                  43410                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8828                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8841                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8832                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8845                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8832                       # number of overall misses
system.l20.overall_misses::total                 8845                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1129358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1097072297                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1098201655                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       457511                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       457511                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1129358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1097529808                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1098659166                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1129358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1097529808                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1098659166                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52238                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52251                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25373                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25373                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52242                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52255                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52242                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52255                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168996                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169203                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169059                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169266                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169059                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169266                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124271.895899                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124216.904762                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 114377.750000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 114377.750000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124267.414855                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124212.455172                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124267.414855                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124212.455172                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5923                       # number of writebacks
system.l20.writebacks::total                     5923                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8828                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8841                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8832                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8845                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8832                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8845                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1013876635                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1014882910                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       420191                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       420191                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1014296826                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1015303101                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1014296826                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1015303101                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168996                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169203                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169059                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169266                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169059                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169266                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114847.829067                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114792.773442                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 105047.750000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 105047.750000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114843.390625                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114788.366422                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114843.390625                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114788.366422                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18355                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          726413                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28595                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.403497                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.813283                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.281448                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3628.897534                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6357.007735                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024005                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000809                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.354385                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.620802                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        52485                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  52485                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19368                       # number of Writeback hits
system.l21.Writeback_hits::total                19368                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        52485                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52485                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        52485                       # number of overall hits
system.l21.overall_hits::total                  52485                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18341                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18354                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18341                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18354                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18341                       # number of overall misses
system.l21.overall_misses::total                18354                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1595941                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2438834588                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2440430529                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1595941                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2438834588                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2440430529                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1595941                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2438834588                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2440430529                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        70826                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              70839                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19368                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19368                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        70826                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               70839                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        70826                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              70839                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.258959                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259095                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.258959                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259095                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.258959                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259095                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132971.734802                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132964.505230                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132971.734802                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132964.505230                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132971.734802                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132964.505230                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3446                       # number of writebacks
system.l21.writebacks::total                     3446                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18341                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18354                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18341                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18354                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18341                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18354                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1474174                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2266009652                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2267483826                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1474174                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2266009652                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2267483826                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1474174                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2266009652                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2267483826                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258959                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259095                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.258959                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259095                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.258959                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259095                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       113398                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123548.860586                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123541.670807                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       113398                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123548.860586                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123541.670807                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       113398                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123548.860586                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123541.670807                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3672                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335132                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15960                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.998246                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          692.992620                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.995611                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1747.372552                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.531881                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9827.107336                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056396                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.142202                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000369                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799732                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30264                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30264                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9922                       # number of Writeback hits
system.l22.Writeback_hits::total                 9922                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30264                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30264                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30264                       # number of overall hits
system.l22.overall_hits::total                  30264                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3656                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3672                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3656                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3672                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3656                       # number of overall misses
system.l22.overall_misses::total                 3672                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2385964                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    468781887                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      471167851                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2385964                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    468781887                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       471167851                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2385964                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    468781887                       # number of overall miss cycles
system.l22.overall_miss_latency::total      471167851                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33920                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33936                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9922                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9922                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33920                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33936                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33920                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33936                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107783                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108204                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107783                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108204                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107783                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108204                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128222.616794                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128313.684913                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128222.616794                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128313.684913                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128222.616794                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128313.684913                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2414                       # number of writebacks
system.l22.writebacks::total                     2414                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3656                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3672                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3656                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3672                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3656                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3672                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    434322699                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    436557403                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    434322699                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    436557403                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    434322699                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    436557403                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107783                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108204                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107783                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108204                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107783                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108204                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118797.237144                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118888.181645                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118797.237144                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118888.181645                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118797.237144                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118888.181645                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016794555                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049989.022177                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16786938                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16786938                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16786938                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16786938                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16786938                       # number of overall hits
system.cpu0.icache.overall_hits::total       16786938                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1550029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1550029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1550029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1550029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1550029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1550029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16786957                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16786957                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16786957                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16786957                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16786957                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16786957                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81580.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81580.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81580.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1142358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1142358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1142358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87873.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52242                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173613346                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52498                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3307.046859                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265536                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734464                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911193                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088807                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10422488                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10422488                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183411                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183411                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17609                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17609                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17605899                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17605899                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17605899                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17605899                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131790                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4691                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4691                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136481                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136481                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136481                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136481                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6466874531                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6466874531                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    470849324                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    470849324                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6937723855                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6937723855                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6937723855                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6937723855                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10554278                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10554278                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17742380                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17742380                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17742380                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17742380                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012487                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012487                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000653                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000653                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007692                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007692                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007692                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007692                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49069.538895                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49069.538895                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 100372.910680                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100372.910680                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50832.891428                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50832.891428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50832.891428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50832.891428                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1769358                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 93124.105263                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25373                       # number of writebacks
system.cpu0.dcache.writebacks::total            25373                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79552                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79552                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4687                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4687                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84239                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84239                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84239                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84239                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52238                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52242                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52242                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1461494204                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1461494204                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       461511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       461511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1461955715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1461955715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1461955715                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1461955715                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27977.606417                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27977.606417                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 115377.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 115377.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27984.298361                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27984.298361                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27984.298361                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27984.298361                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.994663                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016723171                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049845.102823                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.994663                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020825                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794863                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14860554                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14860554                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14860554                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14860554                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14860554                       # number of overall hits
system.cpu1.icache.overall_hits::total       14860554                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2488510                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2488510                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2488510                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2488510                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2488510                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2488510                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14860573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14860573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14860573                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14860573                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14860573                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14860573                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130974.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130974.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130974.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1615954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1615954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1615954                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 124304.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70826                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180370434                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71082                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2537.498016                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.456469                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.543531                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900221                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099779                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10287467                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10287467                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6801834                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6801834                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22041                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22041                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16082                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16082                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17089301                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17089301                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17089301                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17089301                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154444                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154444                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154444                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154444                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154444                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154444                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8722393947                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8722393947                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8722393947                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8722393947                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8722393947                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8722393947                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10441911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10441911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6801834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6801834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17243745                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17243745                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17243745                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17243745                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014791                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014791                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008957                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008957                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008957                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008957                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56476.094552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56476.094552                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56476.094552                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56476.094552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56476.094552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56476.094552                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19368                       # number of writebacks
system.cpu1.dcache.writebacks::total            19368                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83618                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83618                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83618                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83618                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70826                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70826                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70826                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70826                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2856999213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2856999213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2856999213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2856999213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2856999213                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2856999213                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40338.282735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40338.282735                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40338.282735                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40338.282735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40338.282735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40338.282735                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995606                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019471495                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206648.257576                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995606                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16327229                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16327229                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16327229                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16327229                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16327229                       # number of overall hits
system.cpu2.icache.overall_hits::total       16327229                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3084498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3084498                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3084498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3084498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3084498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3084498                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16327249                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16327249                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16327249                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16327249                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16327249                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16327249                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154224.900000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154224.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154224.900000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2401964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2401964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2401964                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150122.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33920                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164592775                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34176                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4816.033913                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.664812                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.335188                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901034                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098966                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10643729                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10643729                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7262683                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7262683                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17575                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17575                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17546                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17546                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17906412                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17906412                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17906412                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17906412                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68243                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68243                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68243                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68243                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68243                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68243                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2218690643                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2218690643                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2218690643                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2218690643                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2218690643                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2218690643                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10711972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10711972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7262683                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7262683                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17546                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17546                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17974655                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17974655                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17974655                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17974655                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006371                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006371                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003797                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003797                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003797                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003797                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32511.622335                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32511.622335                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32511.622335                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32511.622335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32511.622335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32511.622335                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9922                       # number of writebacks
system.cpu2.dcache.writebacks::total             9922                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34323                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34323                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34323                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34323                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34323                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34323                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33920                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33920                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33920                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33920                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33920                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33920                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    707461853                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    707461853                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    707461853                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    707461853                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    707461853                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    707461853                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20856.776327                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20856.776327                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20856.776327                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20856.776327                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20856.776327                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20856.776327                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
