Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sun May  7 16:22:39 2017
| Host         : cally running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4773 register/latch pins with no clock driven by root clock pin: bclkmon/outclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: fsmclkmon/outclk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: serialkclkmon/outclk_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: tx/lrclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11705 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.917        0.000                      0                   71        0.165        0.000                      0                   71        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.345}     40.690          24.576          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.917        0.000                      0                   71        0.165        0.000                      0                   71       19.845        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.917ns  (required time - arrival time)
  Source:                 serialkclkmon/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/outclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.828ns (22.391%)  route 2.870ns (77.609%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 39.123 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.846    -0.973    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  serialkclkmon/count_reg[2]/Q
                         net (fo=6, routed)           0.837     0.320    serialkclkmon/count_reg_n_0_[2]
    SLICE_X3Y137         LUT2 (Prop_lut2_I0_O)        0.124     0.444 f  serialkclkmon/count[7]_i_2/O
                         net (fo=4, routed)           1.071     1.515    serialkclkmon/count[7]_i_2_n_0
    SLICE_X2Y136         LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  serialkclkmon/outclk_i_2/O
                         net (fo=1, routed)           0.962     2.601    serialkclkmon/outclk_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     2.725 r  serialkclkmon/outclk_i_1__1/O
                         net (fo=1, routed)           0.000     2.725    serialkclkmon/outclk_i_1__1_n_0
    SLICE_X2Y133         FDRE                                         r  serialkclkmon/outclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.725    39.123    serialkclkmon/clk_out1
    SLICE_X2Y133         FDRE                                         r  serialkclkmon/outclk_reg/C
                         clock pessimism              0.568    39.691    
                         clock uncertainty           -0.126    39.565    
    SLICE_X2Y133         FDRE (Setup_fdre_C_D)        0.077    39.642    serialkclkmon/outclk_reg
  -------------------------------------------------------------------
                         required time                         39.642    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                 36.917    

Slack (MET) :             36.918ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.828ns (25.889%)  route 2.370ns (74.111%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 39.118 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.965     2.213    fsmclkmon/outclk
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    39.118    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism              0.568    39.686    
                         clock uncertainty           -0.126    39.560    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    39.131    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 36.918    

Slack (MET) :             36.918ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.828ns (25.889%)  route 2.370ns (74.111%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 39.118 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.965     2.213    fsmclkmon/outclk
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    39.118    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism              0.568    39.686    
                         clock uncertainty           -0.126    39.560    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    39.131    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 36.918    

Slack (MET) :             37.056ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.828ns (27.060%)  route 2.232ns (72.940%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 39.117 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.826     2.074    fsmclkmon/outclk
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.719    39.117    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.568    39.685    
                         clock uncertainty           -0.126    39.559    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    39.130    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                 37.056    

Slack (MET) :             37.056ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.828ns (27.060%)  route 2.232ns (72.940%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 39.117 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.826     2.074    fsmclkmon/outclk
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.719    39.117    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.568    39.685    
                         clock uncertainty           -0.126    39.559    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    39.130    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                 37.056    

Slack (MET) :             37.056ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.828ns (27.060%)  route 2.232ns (72.940%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 39.117 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.826     2.074    fsmclkmon/outclk
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.719    39.117    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism              0.568    39.685    
                         clock uncertainty           -0.126    39.559    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    39.130    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                 37.056    

Slack (MET) :             37.056ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.828ns (27.060%)  route 2.232ns (72.940%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 39.117 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.826     2.074    fsmclkmon/outclk
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.719    39.117    fsmclkmon/clk_out1
    SLICE_X5Y128         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism              0.568    39.685    
                         clock uncertainty           -0.126    39.559    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    39.130    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                 37.056    

Slack (MET) :             37.224ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.828ns (28.438%)  route 2.084ns (71.562%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 39.115 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.678     1.926    fsmclkmon/outclk
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.717    39.115    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.590    39.705    
                         clock uncertainty           -0.126    39.579    
    SLICE_X5Y127         FDRE (Setup_fdre_C_R)       -0.429    39.150    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.150    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 37.224    

Slack (MET) :             37.224ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.828ns (28.438%)  route 2.084ns (71.562%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 39.115 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.678     1.926    fsmclkmon/outclk
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.717    39.115    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.590    39.705    
                         clock uncertainty           -0.126    39.579    
    SLICE_X5Y127         FDRE (Setup_fdre_C_R)       -0.429    39.150    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.150    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 37.224    

Slack (MET) :             37.224ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.828ns (28.438%)  route 2.084ns (71.562%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 39.115 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.833    -0.986    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  fsmclkmon/count_reg[9]/Q
                         net (fo=2, routed)           0.682     0.152    fsmclkmon/count_reg_n_0_[9]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.124     0.276 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.303     0.579    fsmclkmon/count[18]_i_6_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.124     0.703 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.421     1.124    fsmclkmon/count[18]_i_5_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124     1.248 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.678     1.926    fsmclkmon/outclk
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.717    39.115    fsmclkmon/clk_out1
    SLICE_X5Y127         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.590    39.705    
                         clock uncertainty           -0.126    39.579    
    SLICE_X5Y127         FDRE (Setup_fdre_C_R)       -0.429    39.150    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         39.150    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 37.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.651    -0.649    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  serialkclkmon/count_reg[5]/Q
                         net (fo=8, routed)           0.112    -0.395    serialkclkmon/count_reg_n_0_[5]
    SLICE_X2Y136         LUT6 (Prop_lut6_I2_O)        0.045    -0.350 r  serialkclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    serialkclkmon/count[0]
    SLICE_X2Y136         FDRE                                         r  serialkclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.924    -0.890    serialkclkmon/clk_out1
    SLICE_X2Y136         FDRE                                         r  serialkclkmon/count_reg[0]/C
                         clock pessimism              0.254    -0.636    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.120    -0.516    serialkclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.652    -0.648    serialkclkmon/clk_out1
    SLICE_X3Y137         FDRE                                         r  serialkclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  serialkclkmon/count_reg[6]/Q
                         net (fo=6, routed)           0.136    -0.371    serialkclkmon/count_reg_n_0_[6]
    SLICE_X2Y137         LUT5 (Prop_lut5_I1_O)        0.048    -0.323 r  serialkclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    serialkclkmon/count[9]
    SLICE_X2Y137         FDRE                                         r  serialkclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.925    -0.889    serialkclkmon/clk_out1
    SLICE_X2Y137         FDRE                                         r  serialkclkmon/count_reg[9]/C
                         clock pessimism              0.254    -0.635    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.131    -0.504    serialkclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.652    -0.648    serialkclkmon/clk_out1
    SLICE_X3Y137         FDRE                                         r  serialkclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  serialkclkmon/count_reg[6]/Q
                         net (fo=6, routed)           0.132    -0.375    serialkclkmon/count_reg_n_0_[6]
    SLICE_X2Y137         LUT6 (Prop_lut6_I0_O)        0.045    -0.330 r  serialkclkmon/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    serialkclkmon/count[7]
    SLICE_X2Y137         FDRE                                         r  serialkclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.925    -0.889    serialkclkmon/clk_out1
    SLICE_X2Y137         FDRE                                         r  serialkclkmon/count_reg[7]/C
                         clock pessimism              0.254    -0.635    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.120    -0.515    serialkclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.652    -0.648    serialkclkmon/clk_out1
    SLICE_X3Y137         FDRE                                         r  serialkclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  serialkclkmon/count_reg[6]/Q
                         net (fo=6, routed)           0.136    -0.371    serialkclkmon/count_reg_n_0_[6]
    SLICE_X2Y137         LUT4 (Prop_lut4_I2_O)        0.045    -0.326 r  serialkclkmon/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    serialkclkmon/count[8]
    SLICE_X2Y137         FDRE                                         r  serialkclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.925    -0.889    serialkclkmon/clk_out1
    SLICE_X2Y137         FDRE                                         r  serialkclkmon/count_reg[8]/C
                         clock pessimism              0.254    -0.635    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.121    -0.514    serialkclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            bclkmon/outclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.565    -0.735    bclkmon/clk_out1
    SLICE_X82Y146        FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.108    -0.486    bclkmon/count_reg_n_0_[1]
    SLICE_X83Y146        LUT6 (Prop_lut6_I0_O)        0.045    -0.441 r  bclkmon/outclk_i_1/O
                         net (fo=1, routed)           0.000    -0.441    bclkmon/outclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  bclkmon/outclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.835    -0.979    bclkmon/clk_out1
    SLICE_X83Y146        FDRE                                         r  bclkmon/outclk_reg/C
                         clock pessimism              0.257    -0.722    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.091    -0.631    bclkmon/outclk_reg
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            lrclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.606    -0.694    lrclkmon/clk_out1
    SLICE_X36Y128        FDRE                                         r  lrclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.530 r  lrclkmon/count_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.387    lrclkmon/count_reg_n_0_[0]
    SLICE_X36Y127        LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  lrclkmon/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.342    lrclkmon/count[5]
    SLICE_X36Y127        FDRE                                         r  lrclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.875    -0.939    lrclkmon/clk_out1
    SLICE_X36Y127        FDRE                                         r  lrclkmon/count_reg[5]/C
                         clock pessimism              0.258    -0.681    
    SLICE_X36Y127        FDRE (Hold_fdre_C_D)         0.121    -0.560    lrclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.651    -0.649    serialkclkmon/clk_out1
    SLICE_X2Y136         FDRE                                         r  serialkclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  serialkclkmon/count_reg[0]/Q
                         net (fo=9, routed)           0.128    -0.357    serialkclkmon/count_reg_n_0_[0]
    SLICE_X3Y136         LUT5 (Prop_lut5_I2_O)        0.048    -0.309 r  serialkclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    serialkclkmon/count[3]
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.924    -0.890    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[3]/C
                         clock pessimism              0.254    -0.636    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.107    -0.529    serialkclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            lrclkmon/outclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.404%)  route 0.137ns (39.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.604    -0.696    lrclkmon/clk_out1
    SLICE_X36Y126        FDRE                                         r  lrclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.532 r  lrclkmon/count_reg[6]/Q
                         net (fo=5, routed)           0.137    -0.395    lrclkmon/count_reg_n_0_[6]
    SLICE_X36Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  lrclkmon/outclk_i_1__2/O
                         net (fo=1, routed)           0.000    -0.350    lrclkmon/outclk_i_1__2_n_0
    SLICE_X36Y126        FDRE                                         r  lrclkmon/outclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.873    -0.941    lrclkmon/clk_out1
    SLICE_X36Y126        FDRE                                         r  lrclkmon/outclk_reg/C
                         clock pessimism              0.245    -0.696    
    SLICE_X36Y126        FDRE (Hold_fdre_C_D)         0.121    -0.575    lrclkmon/outclk_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.347%)  route 0.133ns (41.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.651    -0.649    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  serialkclkmon/count_reg[2]/Q
                         net (fo=6, routed)           0.133    -0.375    serialkclkmon/count_reg_n_0_[2]
    SLICE_X3Y136         LUT6 (Prop_lut6_I5_O)        0.045    -0.330 r  serialkclkmon/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    serialkclkmon/count[5]
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.924    -0.890    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[5]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.092    -0.557    serialkclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.651    -0.649    serialkclkmon/clk_out1
    SLICE_X2Y136         FDRE                                         r  serialkclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  serialkclkmon/count_reg[0]/Q
                         net (fo=9, routed)           0.128    -0.357    serialkclkmon/count_reg_n_0_[0]
    SLICE_X3Y136         LUT5 (Prop_lut5_I3_O)        0.045    -0.312 r  serialkclkmon/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    serialkclkmon/count[2]
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.924    -0.890    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[2]/C
                         clock pessimism              0.254    -0.636    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.091    -0.545    serialkclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.535     BUFGCTRL_X0Y2    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X82Y146    bclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X82Y146    bclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X82Y146    bclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X82Y146    bclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X82Y146    bclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X83Y146    bclkmon/outclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X4Y127     fsmclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X5Y127     fsmclkmon/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.690      172.670    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X2Y136     serialkclkmon/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X2Y136     serialkclkmon/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y136     serialkclkmon/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y136     serialkclkmon/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X2Y136     serialkclkmon/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y136     serialkclkmon/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y127     fsmclkmon/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y127     fsmclkmon/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y127     fsmclkmon/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y127     fsmclkmon/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X82Y146    bclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X82Y146    bclkmon/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X82Y146    bclkmon/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X82Y146    bclkmon/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X82Y146    bclkmon/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X83Y146    bclkmon/outclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y127     fsmclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y127     fsmclkmon/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y127     fsmclkmon/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y127     fsmclkmon/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



