/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef _RTK_DPTX_KENT_REG_H
#define _RTK_DPTX_KENT_REG_H

/**
 * DPTX14 : 0x98030000
 */

#define DPTX14_MAIN                    0x000
#define DPTX14_INTE                    0x008
#define DPTX14_INTS_PREFIFO_DBG        0x00c
#define DPTX14_TIMEGEN_CTRL            0x010
#define DPTX14_DH_WIDTH                0x014
#define DPTX14_DH_TOTAL                0x018
#define DPTX14_DH_DEN_START_END        0x01c
#define DPTX14_DV_DEN_START_END_FIELD1 0x020
#define DPTX14_DITHER_STRENGTH         0x024
#define DPTX14_DV_TOTAL                0x028
#define DPTX14_DV_VS_START_END_FIELD1  0x02c
#define DPTX14_DH_VS_ADJ_FIELD1        0x030
#define DPTX14_DV_SYNC_INTE            0x038
#define DPTX14_INTERRUPT_STATUS        0x03c
#define DPTX14_CC1                     0x040
#define DPTX14_CC2                     0x044
#define DPTX14_CC3                     0x048
#define DPTX14_CC4                     0x04c
#define DPTX14_CC5                     0x050
#define DPTX14_CC6                     0x054
#define DPTX14_CC7                     0x058
#define DPTX14_AUX_CTRL                0x060
#define DPTX14_LANE                    0x064
#define DPTX14_PIX_DIV_STATUS          0x068
#define DPTX14_LINK_DIV_STATUS         0x06c
#define DPTX14_PIX_DIV_CTRL            0x070
#define DPTX14_LINK_DIV_CTRL           0x074

/* DPTX14_MAIN */
#define DPTX14_MAIN_dbg_sel_shift				(28)
#define DPTX14_MAIN_dbg_sel_mask				(0xf0000000)
#define DPTX14_MAIN_dbg_sel(data)				(0xf0000000&((data)<<28))
#define DPTX14_MAIN_dbg_en_shift				(27)
#define DPTX14_MAIN_dbg_en_mask					(0x8000000)
#define DPTX14_MAIN_dbg_en(data)				(0x8000000&((data)<<27))
#define DPTX14_MAIN_avg_mode_shift				(19)
#define DPTX14_MAIN_avg_mode_mask				(0x80000)
#define DPTX14_MAIN_avg_mode(data)				(0x80000&((data)<<19))
#define DPTX14_MAIN_pixel_8bit_shift			(18)
#define DPTX14_MAIN_pixel_8bit_mask				(0x40000)
#define DPTX14_MAIN_pixel_8bit(data)			(0x40000&((data)<<18))
#define DPTX14_MAIN_color_mode_shift			(16)
#define DPTX14_MAIN_color_mode_mask				(0x30000)
#define DPTX14_MAIN_color_mode(data)			(0x30000&((data)<<16))
#define DPTX14_MAIN_prefifo_ck_rd_inv_shift		(9)
#define DPTX14_MAIN_prefifo_ck_rd_inv_mask		(0x200)
#define DPTX14_MAIN_prefifo_ck_rd_inv(data)		(0x200&((data)<<9))
#define DPTX14_MAIN_iso_ana_b_shift				(8)
#define DPTX14_MAIN_iso_ana_b_mask				(0x100)
#define DPTX14_MAIN_iso_ana_b(data)				(0x100&((data)<<8))
#define DPTX14_MAIN_mbias_en_shift				(6)
#define DPTX14_MAIN_mbias_en_mask				(0x40)
#define DPTX14_MAIN_mbias_en(data)				(0x40&((data)<<6))
#define DPTX14_MAIN_pow_pll_shift				(5)
#define DPTX14_MAIN_pow_pll_mask				(0x20)
#define DPTX14_MAIN_pow_pll(data)				(0x20&((data)<<5))
#define DPTX14_MAIN_pow_xtal_shift				(4)
#define DPTX14_MAIN_pow_xtal_mask				(0x10)
#define DPTX14_MAIN_pow_xtal(data)				(0x10&((data)<<4))
#define DPTX14_MAIN_csc_enable_shift			(1)
#define DPTX14_MAIN_csc_enable_mask				(0x2)
#define DPTX14_MAIN_csc_enable(data)			(0x2&((data)<<1))
#define DPTX14_MAIN_dither_enable_shift			(0)
#define DPTX14_MAIN_dither_enable_mask			(0x1)
#define DPTX14_MAIN_dither_enable(data)			(0x1&((data)<<0))
/* DPTX14_LANE */
#define DPTX14_LANE_pdown_l3_shift				(15)
#define DPTX14_LANE_pdown_l3_mask				(0x8000)
#define DPTX14_LANE_pdown_l3(data)				(0x8000&((data)<<15))
#define DPTX14_LANE_pdown_l2_shift				(14)
#define DPTX14_LANE_pdown_l2_mask				(0x4000)
#define DPTX14_LANE_pdown_l2(data)				(0x4000&((data)<<14))
#define DPTX14_LANE_pdown_l1_shift				(13)
#define DPTX14_LANE_pdown_l1_mask				(0x2000)
#define DPTX14_LANE_pdown_l1(data)				(0x2000&((data)<<13))
#define DPTX14_LANE_pdown_l0_shift				(12)
#define DPTX14_LANE_pdown_l0_mask				(0x1000)
#define DPTX14_LANE_pdown_l0(data)				(0x1000&((data)<<12))
#define DPTX14_LANE_beancon_l3_shift			(11)
#define DPTX14_LANE_beancon_l3_mask				(0x800)
#define DPTX14_LANE_beancon_l3(data)			(0x800&((data)<<11))
#define DPTX14_LANE_beancon_l2_shift			(10)
#define DPTX14_LANE_beancon_l2_mask				(0x400)
#define DPTX14_LANE_beancon_l2(data)			(0x400&((data)<<10))
#define DPTX14_LANE_beancon_l1_shift			(9)
#define DPTX14_LANE_beancon_l1_mask				(0x200)
#define DPTX14_LANE_beancon_l1(data)			(0x200&((data)<<9))
#define DPTX14_LANE_beancon_l0_shift			(8)
#define DPTX14_LANE_beancon_l0_mask				(0x100)
#define DPTX14_LANE_beancon_l0(data)			(0x100&((data)<<8))
#define DPTX14_LANE_swap_shift					(3)
#define DPTX14_LANE_swap_mask					(0x8)
#define DPTX14_LANE_swap(data)					(0x8&((data)<<3))
#define DPTX14_LANE_num_shift					(0)
#define DPTX14_LANE_num_mask					(0x7)
#define DPTX14_LANE_num(data)					(0x7&((data)<<0))
/* DPTX14_DH_WIDTH */
#define DPTX14_DH_WIDTH_dh_width_shift			(0)
#define DPTX14_DH_WIDTH_dh_width_mask			(0x1fff)
#define DPTX14_DH_WIDTH_dh_width(data)			(0x1fff&((data)<<0))
/* DPTX14_DH_TOTAL */
#define DPTX14_DH_TOTAL_dh_total_shift			(16)
#define DPTX14_DH_TOTAL_dh_total_mask			(0x1fff0000)
#define DPTX14_DH_TOTAL_dh_total(data)			(0x1fff0000&((data)<<16))
#define DPTX14_DH_TOTAL_dh_total_last_line_shift	(0)
#define DPTX14_DH_TOTAL_dh_total_last_line_mask		(0x1fff)
#define DPTX14_DH_TOTAL_dh_total_last_line(data)	(0x1fff&((data)<<0))
/* DPTX14_DH_DEN_START_END */
#define DPTX14_DH_DEN_START_END_dh_den_sta_shift	(16)
#define DPTX14_DH_DEN_START_END_dh_den_sta_mask		(0x1fff0000)
#define DPTX14_DH_DEN_START_END_dh_den_sta(data)	(0x1fff0000&((data)<<16))
#define DPTX14_DH_DEN_START_END_dh_den_end_shift	(0)
#define DPTX14_DH_DEN_START_END_dh_den_end_mask		(0x1fff)
#define DPTX14_DH_DEN_START_END_dh_den_end(data)	(0x1fff&((data)<<0))
/* DPTX14_DV_DEN_START_END_FIELD1 */
#define DPTX14_DV_DEN_START_END_FIELD1_dv_den_sta_field1_shift	(16)
#define DPTX14_DV_DEN_START_END_FIELD1_dv_den_sta_field1_mask	(0x1fff0000)
#define DPTX14_DV_DEN_START_END_FIELD1_dv_den_sta_field1(data)	(0x1fff0000&((data)<<16))
#define DPTX14_DV_DEN_START_END_FIELD1_dv_den_end_field1_shift	(0)
#define DPTX14_DV_DEN_START_END_FIELD1_dv_den_end_field1_mask	(0x1fff)
#define DPTX14_DV_DEN_START_END_FIELD1_dv_den_end_field1(data)	(0x1fff&((data)<<0))
/* DPTX14_DV_TOTAL */
#define DPTX14_DV_TOTAL_dv_total_shift		(0)
#define DPTX14_DV_TOTAL_dv_total_mask		(0x1fff)
#define DPTX14_DV_TOTAL_dv_total(data)		(0x1fff&((data)<<0))
/* DPTX14_DV_VS_START_END_FIELD1 */
#define DPTX14_DV_VS_START_END_FIELD1_dv_vs_sta_field1_shift	(16)
#define DPTX14_DV_VS_START_END_FIELD1_dv_vs_sta_field1_mask		(0x1fff0000)
#define DPTX14_DV_VS_START_END_FIELD1_dv_vs_sta_field1(data)	(0x1fff0000&((data)<<16))
#define DPTX14_DV_VS_START_END_FIELD1_dv_vs_end_field1_shift	(0)
#define DPTX14_DV_VS_START_END_FIELD1_dv_vs_end_field1_mask		(0x1fff)
#define DPTX14_DV_VS_START_END_FIELD1_dv_vs_end_field1(data)	(0x1fff&((data)<<0))
/* DPTX14_DH_VS_ADJ_FIELD1 */
#define DPTX14_DH_VS_ADJ_FIELD1_dh_vs_adj_field1_shift			(0)
#define DPTX14_DH_VS_ADJ_FIELD1_dh_vs_adj_field1_mask			(0x1fff)
#define DPTX14_DH_VS_ADJ_FIELD1_dh_vs_adj_field1(data)			(0x1fff&((data)<<0))
/* DPTX14_DV_SYNC_INTE */
#define DPTX14_DV_SYNC_INTE_write_en4_shift						(21)
#define DPTX14_DV_SYNC_INTE_write_en4_mask						(0x200000)
#define DPTX14_DV_SYNC_INTE_write_en4(data)						(0x200000&((data)<<21))
#define DPTX14_DV_SYNC_INTE_int_hifi_en_shift					(20)
#define DPTX14_DV_SYNC_INTE_int_hifi_en_mask					(0x100000)
#define DPTX14_DV_SYNC_INTE_int_hifi_en(data)					(0x100000&((data)<<20))
#define DPTX14_DV_SYNC_INTE_write_en3_shift						(19)
#define DPTX14_DV_SYNC_INTE_write_en3_mask						(0x80000)
#define DPTX14_DV_SYNC_INTE_write_en3(data)						(0x80000&((data)<<19))
#define DPTX14_DV_SYNC_INTE_int_acpu_en_shift					(18)
#define DPTX14_DV_SYNC_INTE_int_acpu_en_mask					(0x40000)
#define DPTX14_DV_SYNC_INTE_int_acpu_en(data)					(0x40000&((data)<<18))
#define DPTX14_DV_SYNC_INTE_write_en2_shift						(17)
#define DPTX14_DV_SYNC_INTE_write_en2_mask						(0x20000)
#define DPTX14_DV_SYNC_INTE_write_en2(data)						(0x20000&((data)<<17))
#define DPTX14_DV_SYNC_INTE_int_scpu_en_shift					(16)
#define DPTX14_DV_SYNC_INTE_int_scpu_en_mask					(0x10000)
#define DPTX14_DV_SYNC_INTE_int_scpu_en(data)					(0x10000&((data)<<16))
#define DPTX14_DV_SYNC_INTE_write_en1_shift						(13)
#define DPTX14_DV_SYNC_INTE_write_en1_mask						(0x2000)
#define DPTX14_DV_SYNC_INTE_write_en1(data)						(0x2000&((data)<<13))
#define DPTX14_DV_SYNC_INTE_dv_sync_int_shift					(0)
#define DPTX14_DV_SYNC_INTE_dv_sync_int_mask					(0x1fff)
#define DPTX14_DV_SYNC_INTE_dv_sync_int(data)					(0x1fff&((data)<<0))

#define DPTX14_IP_HPD_CTRL           0x5c0
#define DPTX14_IP_HPD_IRQ            0x5c4
#define DPTX14_IP_HPD_IRQ_EN         0x5c8
#define DPTX14_IP_HPD_TIMER1         0x5cc
#define DPTX14_IP_HPD_TIMER2         0x5d0
#define DPTX14_IP_HPD_TIMER3         0x5d4
#define DPTX14_IP_HPD_TIMER4         0x5d8
#define DPTX14_IP_HPD_TIMER5         0x5dc
#define DPTX14_IP_HPD_TIMER6         0x5e0
#define DPTX14_IP_HPD_TIMER7         0x5e4
#define DPTX14_IP_HPD_LONG0          0x5e8
#define DPTX14_IP_HPD_LONG1          0x5ec
#define DPTX14_IP_HPD_STATE          0x5f0
#define DPTX14_IP_RESERVED_0         0x5f4
#define DPTX14_IP_RESERVED_1         0x5f8

#define DPTX14_IP_AUX_PHY_0          0xd80
#define DPTX14_IP_AUX_PHY_1          0xd84
#define DPTX14_IP_AUX_PHY_2          0xd88
#define DPTX14_IP_AUX_PHY_3          0xd8c
#define DPTX14_IP_AUX_PHY_4          0xd90
#define DPTX14_IP_AUX_PHY_5          0xd94
#define DPTX14_IP_AUX_PHY_6          0xd98
#define DPTX14_IP_AUX_PHY_7          0xd9c

#define DPTX14_IP_AUX_TX_CTRL        0xe80
#define DPTX14_IP_AUX_TIMEOUT        0xe84
#define DPTX14_IP_AUX_FSM_STATUS     0xe88
#define DPTX14_IP_AUXTX_TRAN_CTRL    0xe8c
#define DPTX14_IP_AUXTX_REQ_CMD      0xe90
#define DPTX14_IP_AUXTX_REQ_ADDR_M   0xe94
#define DPTX14_IP_AUXTX_REQ_ADDR_L   0xe98
#define DPTX14_IP_AUXTX_REQ_LEN      0xe9c
#define DPTX14_IP_AUXTX_REQ_DATA     0xea0
#define DPTX14_IP_AUX_REPLY_CMD      0xea4
#define DPTX14_IP_AUX_REPLY_DATA     0xea8
#define DPTX14_IP_AUX_FIFO_CTRL      0xeac
#define DPTX14_IP_AUX_TX_FIFO_STATUS 0xeb0
#define DPTX14_IP_AUX_FIFO_RD_PTR    0xeb4
#define DPTX14_IP_AUX_FIFO_WR_PTR    0xeb8
#define DPTX14_IP_AUX_RETRY_1        0xebc
#define DPTX14_IP_AUX_RETRY_2        0xec0
#define DPTX14_IP_AUX_IRQ_EVENT      0xec4
#define DPTX14_IP_AUX_IRQ_EN         0xec8

#define DPTX14_IP_AUX_DIG_PHY2       0xfc0
#define DPTX14_IP_AUX_DIG_PHY3       0xfc4
#define DPTX14_IP_AUX_DIG_PHY4       0xfc8
#define DPTX14_IP_AUX_DIG_PHY5       0xfcc
#define DPTX14_IP_AUX_DIG_PHY6       0xfd0
#define DPTX14_IP_AUX_DIG_PHY7       0xfd4
#define DPTX14_IP_AUX_DIG_PHY8       0xfd8
#define DPTX14_IP_AUX_DIG_PHY9       0xfdc
#define DPTX14_IP_AUX_DEBUG          0xfe0

/**
 * DPTX14_MAC_IP  : 0x98160104
 */

#define DPTX14_MAC_IP_DPTX_MEAS_CTL0            0x000
#define DPTX14_MAC_IP_DPTX_MEAS_CTL1            0x004
#define DPTX14_MAC_IP_DPTX_MEAS_ERROR_FLG0      0x008
#define DPTX14_MAC_IP_DPTX_MEAS_ERROR_FLG1      0x00c
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PERIOD_A_M   0x010
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PERIOD_A_L   0x014
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PERIOD_FRA_A 0x018
#define DPTX14_MAC_IP_DPTX_MEAS_VS_PERIOD_A_M   0x01c
#define DPTX14_MAC_IP_DPTX_MEAS_VS_PERIOD_A_L   0x020
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PULSE_A_M    0x024
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PULSE_A_L    0x028
#define DPTX14_MAC_IP_DPTX_MEAS_VS_PULSE_A_M    0x02c
#define DPTX14_MAC_IP_DPTX_MEAS_VS_PULSE_A_L    0x030
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PERIOD_D_M   0x034
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PERIOD_D_L   0x038
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PERIOD_FRA_D 0x03c
#define DPTX14_MAC_IP_DPTX_MEAS_VS_PERIOD_D_M   0x040
#define DPTX14_MAC_IP_DPTX_MEAS_VS_PERIOD_D_L   0x044
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PULSE_D_M    0x048
#define DPTX14_MAC_IP_DPTX_MEAS_HS_PULSE_D_L    0x04c
#define DPTX14_MAC_IP_DPTX_MEAS_HS_VS_DELTA_CTL 0x050
#define DPTX14_MAC_IP_DPTX_MEAS_HS_VS_DELTA_IRQ 0x054
#define DPTX14_MAC_IP_DPTX_MEAS_HS_VS_DELTA_WD  0x058
#define DPTX14_MAC_IP_DPTX_MEAS_HS_VS_ERROR_WD  0x05c
#define DPTX14_MAC_IP_DPTX_MEAS_HS_VS_ERROR_IRQ 0x060
#define DPTX14_MAC_IP_DPTX_MEAS2_HS_VS_DLY      0x064
#define DPTX14_MAC_IP_DPTX_MEASURE_DUMMY0       0x06c
#define DPTX14_MAC_IP_DPTX_MEASURE_DUMMY1       0x070
#define DPTX14_MAC_IP_DPTX_MEAS_BYPASS          0x074

/* DPTX14_MAC_IP_DPTX_MEAS_BYPASS */
#define DPTX14_MAC_IP_DPTX_MEAS_BYPASS_measure_bypass_en_shift		(0)
#define DPTX14_MAC_IP_DPTX_MEAS_BYPASS_measure_bypass_en_mask		(0x1)
#define DPTX14_MAC_IP_DPTX_MEAS_BYPASS_measure_bypass_en(data)		(0x1&((data)<<0))

/**
 * DPTX_VGIP_CTRL  : 0x98160280
 */

#define DPTX14_MAC_IP_DPTX_VGIP_CTRL         0x17c
#define DPTX14_MAC_IP_DPTX_VGIP_SIGINV       0x180
#define DPTX14_MAC_IP_DPTX_VGIP_DELAY_CTRL   0x184
#define DPTX14_MAC_IP_DPTX_VGIP_ODD_CTRL     0x188
#define DPTX14_MAC_IP_DPTX_DUMMY             0x18c
#define DPTX14_MAC_IP_DPTX_VGIP_FIELD_DETECT 0x1a4

/**
 * DPTX_H_BOUNDARY_H  : 0x98160300
 */

#define DPTX14_MAC_IP_DPTX_H_BOUNDARY_H     0x1fc
#define DPTX14_MAC_IP_DPTX_H_BOUNDARY_STA_L 0x200
#define DPTX14_MAC_IP_DPTX_H_BOUNDARY_END_L 0x204
#define DPTX14_MAC_IP_DPTX_V_BOUNDARY_H     0x208
#define DPTX14_MAC_IP_DPTX_V_BOUNDARY_STA_L 0x20c
#define DPTX14_MAC_IP_DPTX_V_BOUNDARY_END_L 0x210
#define DPTX14_MAC_IP_DPTX_GRN_NOISE_MARGIN 0x218
#define DPTX14_MAC_IP_DPTX_BLU_NOISE_MARGIN 0x21c
#define DPTX14_MAC_IP_DPTX_AUTO_ADJ_CTRL0   0x224
#define DPTX14_MAC_IP_DPTX_AUTO_DUMMY       0x22c
#define DPTX14_MAC_IP_DPTX_AUTO_ADJ_CTRL1   0x230
#define DPTX14_MAC_IP_DPTX_VER_START_END_H  0x234
#define DPTX14_MAC_IP_DPTX_VER_START_L      0x238
#define DPTX14_MAC_IP_DPTX_VER_END_L        0x23c
#define DPTX14_MAC_IP_DPTX_H_START_END_H    0x240
#define DPTX14_MAC_IP_DPTX_H_START_L        0x244
#define DPTX14_MAC_IP_DPTX_H_END_L          0x248

/**
 * DP_PHY_CTRL  : 0x98160400
 */

#define DPTX14_MAC_IP_DP_PHY_CTRL            0x2fc
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL        0x300
#define DPTX14_MAC_IP_CUSTOM_PATTERN_0       0x304
#define DPTX14_MAC_IP_CUSTOM_PATTERN_1       0x308
#define DPTX14_MAC_IP_CUSTOM_PATTERN_2       0x30c
#define DPTX14_MAC_IP_CUSTOM_PATTERN_3       0x310
#define DPTX14_MAC_IP_CUST4M_PATTERN_0       0x314
#define DPTX14_MAC_IP_CUSTOM_PATTERN_5       0x318
#define DPTX14_MAC_IP_CUSTOM_PATTERN_6       0x31c
#define DPTX14_MAC_IP_CUSTOM_PATTERN_7       0x320
#define DPTX14_MAC_IP_CUSTOM_PATTERN_8       0x324
#define DPTX14_MAC_IP_CUSTOM_PATTERN_9       0x328
#define DPTX14_MAC_IP_COMPLIANCE_EYE_PATTERN 0x32c
#define DPTX14_MAC_IP_DPTX_PHY_CTRL          0x330
#define DPTX14_MAC_IP_DPTX_LANE_SWAP         0x334
#define DPTX14_MAC_IP_DPTX_8B10B_TST         0x338
#define DPTX14_MAC_IP_DPTX_PHY_SR_CTRL0      0x33c
#define DPTX14_MAC_IP_RIV0                   0x340
#define DPTX14_MAC_IP_RIV1                   0x344
#define DPTX14_MAC_IP_RIV2                   0x348
#define DPTX14_MAC_IP_RIV3                   0x34c
#define DPTX14_MAC_IP_RIV4                   0x350
#define DPTX14_MAC_IP_RIV5                   0x354
#define DPTX14_MAC_IP_RIV6                   0x358
#define DPTX14_MAC_IP_RIV7                   0x35c
#define DPTX14_MAC_IP_ERROR_INSERT           0x3a0
#define DPTX14_MAC_IP_DPTX_HDCP_CTRL1        0x3bc
#define DPTX14_MAC_IP_DPTX_HDCP_CTRL2        0x3c0
#define DPTX14_MAC_IP_DP_HDCP_KEY_DL_PORT    0x3c4
#define DPTX14_MAC_IP_DP_HDCP_KEY_OUTPUT     0x3c8
#define DPTX14_MAC_IP_AN_BYTE_7              0x3cc
#define DPTX14_MAC_IP_AN_BYTE_6              0x3d0
#define DPTX14_MAC_IP_AN_BYTE_5              0x3d4
#define DPTX14_MAC_IP_AN_BYTE_4              0x3d8
#define DPTX14_MAC_IP_AN_BYTE_3              0x3dc
#define DPTX14_MAC_IP_AN_BYTE_2              0x3e0
#define DPTX14_MAC_IP_AN_BYTE_1              0x3e4
#define DPTX14_MAC_IP_AN_BYTE_0              0x3e8
#define DPTX14_MAC_IP_M0_BYTE_7              0x3ec
#define DPTX14_MAC_IP_M0_BYTE_6              0x3f0
#define DPTX14_MAC_IP_M0_BYTE_5              0x3f4
#define DPTX14_MAC_IP_M0_BYTE_4              0x3f8

/* DPTX14_MAC_IP_DP_PHY_CTRL */
#define DPTX14_MAC_IP_DP_PHY_CTRL_v2analog_shift		(4)
#define DPTX14_MAC_IP_DP_PHY_CTRL_v2analog_mask			(0xf0)
#define DPTX14_MAC_IP_DP_PHY_CTRL_v2analog(data)		(0xf0&((data)<<4))
#define DPTX14_MAC_IP_DP_PHY_CTRL_lane_num_shift		(2)
#define DPTX14_MAC_IP_DP_PHY_CTRL_lane_num_mask			(0xc)
#define DPTX14_MAC_IP_DP_PHY_CTRL_lane_num(data)		(0xc&((data)<<2))
#define DPTX14_MAC_IP_DP_PHY_CTRL_mst_en_shift			(1)
#define DPTX14_MAC_IP_DP_PHY_CTRL_mst_en_mask			(0x2)
#define DPTX14_MAC_IP_DP_PHY_CTRL_mst_en(data)			(0x2&((data)<<1))
#define DPTX14_MAC_IP_DP_PHY_CTRL_phy_reset_shift		(0)
#define DPTX14_MAC_IP_DP_PHY_CTRL_phy_reset_mask		(0x1)
#define DPTX14_MAC_IP_DP_PHY_CTRL_phy_reset(data)		(0x1&((data)<<0))
/* DPTX14_MAC_IP_DPTX_LANE_SWAP */
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane0_source_shift	(6)
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane0_source_mask	(0xc0)
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane0_source(data)	(0xc0&((data)<<6))
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane1_source_shift	(4)
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane1_source_mask	(0x30)
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane1_source(data)	(0x30&((data)<<4))
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane2_source_shift	(2)
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane2_source_mask	(0xc)
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane2_source(data)	(0xc&((data)<<2))
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane3_source_shift	(0)
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane3_source_mask	(0x3)
#define DPTX14_MAC_IP_DPTX_LANE_SWAP_lane3_source(data)	(0x3&((data)<<0))
/* DPTX14_MAC_IP_DPTX_PHY_CTRL */
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_tps2_tps3_8b_mode_shift		(7)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_tps2_tps3_8b_mode_mask		(0x80)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_tps2_tps3_8b_mode(data)		(0x80&((data)<<7))
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_tps_rd_reset_mode_shift		(6)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_tps_rd_reset_mode_mask		(0x40)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_tps_rd_reset_mode(data)		(0x40&((data)<<6))
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_sr_insert_en_shift			(4)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_sr_insert_en_mask			(0x10)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_sr_insert_en(data)			(0x10&((data)<<4))
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_skew_en_shift			(2)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_skew_en_mask			(0x4)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_skew_en(data)			(0x4&((data)<<2))
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_scb_mode_shift			(1)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_scb_mode_mask			(0x2)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_scb_mode(data)			(0x2&((data)<<1))
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_scb_en_shift			(0)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_scb_en_mask			(0x1)
#define DPTX14_MAC_IP_DPTX_PHY_CTRL_dptx_scb_en(data)			(0x1&((data)<<0))
/* DPTX14_MAC_IP_DPTX_ML_PAT_SEL */
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_tx_ml_pat_sel_shift			(4)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_tx_ml_pat_sel_mask			(0xf0)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_tx_ml_pat_sel(data)			(0xf0&((data)<<4))
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_switch_pattern_auto_shift		(3)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_switch_pattern_auto_mask		(0x8)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_switch_pattern_auto(data)		(0x8&((data)<<3))
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_prbs_reverse_shift			(2)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_prbs_reverse_mask				(0x4)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_prbs_reverse(data)			(0x4&((data)<<2))
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_tx_ml_pat_sel_en_shift		(1)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_tx_ml_pat_sel_en_mask			(0x2)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_tx_ml_pat_sel_en(data)		(0x2&((data)<<1))
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_pat_sel_dbuf_shift			(0)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_pat_sel_dbuf_mask				(0x1)
#define DPTX14_MAC_IP_DPTX_ML_PAT_SEL_pat_sel_dbuf(data)			(0x1&((data)<<0))
/* DPTX14_MAC_IP_COMPLIANCE_EYE_PATTERN */
#define DPTX14_MAC_IP_COMPLIANCE_EYE_PATTERN_eye_pat_sel_shift		(0)
#define DPTX14_MAC_IP_COMPLIANCE_EYE_PATTERN_eye_pat_sel_mask		(0x3)
#define DPTX14_MAC_IP_COMPLIANCE_EYE_PATTERN_eye_pat_sel(data)		(0x3&((data)<<0))

/**
 * M0_BYTE_3  : 0x98160500
 */

#define DPTX14_MAC_IP_M0_BYTE_3            0x3fc
#define DPTX14_MAC_IP_M0_BYTE_2            0x400
#define DPTX14_MAC_IP_M0_BYTE_1            0x404
#define DPTX14_MAC_IP_M0_BYTE_0            0x408
#define DPTX14_MAC_IP_KM_BYTE_6            0x40c
#define DPTX14_MAC_IP_KM_BYTE_5            0x410
#define DPTX14_MAC_IP_KM_BYTE_4            0x414
#define DPTX14_MAC_IP_KM_BYTE_3            0x418
#define DPTX14_MAC_IP_KM_BYTE_2            0x41c
#define DPTX14_MAC_IP_KM_BYTE_1            0x420
#define DPTX14_MAC_IP_KM_BYTE_0            0x424
#define DPTX14_MAC_IP_R0_BYTE_MSB          0x428
#define DPTX14_MAC_IP_R0_BYTE_LSB          0x42c
#define DPTX14_MAC_IP_RI_BYTE_MSB          0x430
#define DPTX14_MAC_IP_RI_BYTE_LSB          0x434
#define DPTX14_MAC_IP_BKSV_0               0x438
#define DPTX14_MAC_IP_BKSV_1               0x43c
#define DPTX14_MAC_IP_BKSV_2               0x440
#define DPTX14_MAC_IP_BKSV_3               0x444
#define DPTX14_MAC_IP_BKSV_4               0x448
#define DPTX14_MAC_IP_HDCP_TX_LIP_H        0x44c
#define DPTX14_MAC_IP_HDCP_TX_LIP_L        0x450
#define DPTX14_MAC_IP_DP_HDCP_TX           0x454
#define DPTX14_MAC_IP_DP_HDCP_BIST         0x458
#define DPTX14_MAC_IP_DP_HDCP_AN_SEED      0x45c
#define DPTX14_MAC_IP_HDCP_IRQ_EVENT       0x460
#define DPTX14_MAC_IP_DPTX_HDCP_TST        0x464
#define DPTX14_MAC_IP_DP_HDCP_TX_SHA_CTRL  0x468
#define DPTX14_MAC_IP_DP_HDCP_TX_SHA_OUT_3 0x47c
#define DPTX14_MAC_IP_DP_HDCP_TX_SHA_OUT_2 0x480
#define DPTX14_MAC_IP_DP_HDCP_TX_SHA_OUT_1 0x484
#define DPTX14_MAC_IP_DP_HDCP_TX_SHA_OUT_0 0x488
#define DPTX14_MAC_IP_HDCP_ECF_BYTE0       0x48c
#define DPTX14_MAC_IP_HDCP_ECF_BYTE1       0x490
#define DPTX14_MAC_IP_HDCP_ECF_BYTE2       0x494
#define DPTX14_MAC_IP_HDCP_ECF_BYTE3       0x498
#define DPTX14_MAC_IP_HDCP_ECF_BYTE4       0x49c
#define DPTX14_MAC_IP_HDCP_ECF_BYTE5       0x4a0
#define DPTX14_MAC_IP_HDCP_ECF_BYTE6       0x4a4
#define DPTX14_MAC_IP_HDCP_ECF_BYTE7       0x4a8
#define DPTX14_MAC_IP_DP_STREAM_1_PBN      0x4ac
#define DPTX14_MAC_IP_DP_STREAM_2_PBN      0x4b0
#define DPTX14_MAC_IP_DP_STREAM_3_PBN      0x4b4
#define DPTX14_MAC_IP_DP_STREAM_4_PBN      0x4b8
#define DPTX14_MAC_IP_TEST_OUT_SEL         0x4f8

/**
 * HDCP_AES_CIPHER_KEY_15  : 0x98160600
 */

#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_15 0x4fc
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_14 0x500
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_13 0x504
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_12 0x508
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_11 0x50c
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_10 0x510
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_9  0x514
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_8  0x518
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_7  0x51c
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_6  0x520
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_5  0x524
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_4  0x528
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_3  0x52c
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_2  0x530
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_1  0x534
#define DPTX14_MAC_IP_HDCP_AES_CIPHER_KEY_0  0x538
#define DPTX14_MAC_IP_HDCP22_CTRL            0x53c
#define DPTX14_MAC_IP_HDCP22_TYPE_AES_0      0x540
#define DPTX14_MAC_IP_HDCP22_TYPE_AES_1      0x544
#define DPTX14_MAC_IP_FEC_ERROR_ADDR1_INSERT 0x548
#define DPTX14_MAC_IP_FEC_ERROR_ADDR2_INSERT 0x54c
#define DPTX14_MAC_IP_HDCP22_ST_TYPE_CTRL    0x550
#define DPTX14_MAC_IP_DP_STREAM_5_PBN        0x554
#define DPTX14_MAC_IP_DP_STREAM_6_PBN        0x558
#define DPTX14_MAC_IP_DUMMY_1                0x564
#define DPTX14_MAC_IP_DUMMY_2                0x568
#define DPTX14_MAC_IP_DUMMY_3                0x56c
#define DPTX14_MAC_IP_DP_MAC_CTRL            0x57c
#define DPTX14_MAC_IP_DP_RESET_CTRL          0x580
#define DPTX14_MAC_IP_DP_DEBUG_CTRL          0x584
#define DPTX14_MAC_IP_DPTX_IRQ_CTRL          0x588
#define DPTX14_MAC_IP_PG_FIFO_CTRL           0x58c
#define DPTX14_MAC_IP_MAX_WL                 0x590
#define DPTX14_MAC_IP_LFIFO_WL               0x594
#define DPTX14_MAC_IP_PG_INTERRUPT_CTRL      0x598
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1       0x59c
#define DPTX14_MAC_IP_MN_M_VID_H             0x5a0
#define DPTX14_MAC_IP_MN_M_VID_M             0x5a4
#define DPTX14_MAC_IP_MN_M_VID_L             0x5a8
#define DPTX14_MAC_IP_MN_N_VID_H             0x5ac
#define DPTX14_MAC_IP_MN_N_VID_M             0x5b0
#define DPTX14_MAC_IP_MN_N_VID_L             0x5b4
#define DPTX14_MAC_IP_MVID_AUTO_H            0x5b8
#define DPTX14_MAC_IP_MVID_AUTO_M            0x5bc
#define DPTX14_MAC_IP_MVID_AUTO_L            0x5c0
#define DPTX14_MAC_IP_NVID_ASYNC_M           0x5c4
#define DPTX14_MAC_IP_NVID_ASYNC_L           0x5c8
#define DPTX14_MAC_IP_MSA_CTRL               0x5cc
#define DPTX14_MAC_IP_MSA_MISC0              0x5d0
#define DPTX14_MAC_IP_MN_STRM_ATTR_MISC1     0x5d4
#define DPTX14_MAC_IP_MN_STRM_ATTR_HTT_M     0x5d8
#define DPTX14_MAC_IP_MN_STRM_ATTR_HTT_L     0x5dc
#define DPTX14_MAC_IP_MN_STRM_ATTR_HST_M     0x5e0
#define DPTX14_MAC_IP_MN_STRM_ATTR_HST_L     0x5e4
#define DPTX14_MAC_IP_MN_STRM_ATTR_HWD_M     0x5e8
#define DPTX14_MAC_IP_MN_STRM_ATTR_HWD_L     0x5ec
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_M     0x5f0
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_L     0x5f4
#define DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_M    0x5f8

/* DPTX14_MAC_IP_DP_PHY_CTRL */
#define DPTX14_MAC_IP_DP_PHY_CTRL_v2analog_shift		(4)
#define DPTX14_MAC_IP_DP_PHY_CTRL_v2analog_mask			(0xf0)
#define DPTX14_MAC_IP_DP_PHY_CTRL_v2analog(data)		(0xf0&((data)<<4))
#define DPTX14_MAC_IP_DP_PHY_CTRL_lane_num_shift		(2)
#define DPTX14_MAC_IP_DP_PHY_CTRL_lane_num_mask			(0xc)
#define DPTX14_MAC_IP_DP_PHY_CTRL_lane_num(data)		(0xc&((data)<<2))
#define DPTX14_MAC_IP_DP_PHY_CTRL_mst_en_shift			(1)
#define DPTX14_MAC_IP_DP_PHY_CTRL_mst_en_mask			(0x2)
#define DPTX14_MAC_IP_DP_PHY_CTRL_mst_en(data)			(0x2&((data)<<1))
#define DPTX14_MAC_IP_DP_PHY_CTRL_phy_reset_shift		(0)
#define DPTX14_MAC_IP_DP_PHY_CTRL_phy_reset_mask		(0x1)
#define DPTX14_MAC_IP_DP_PHY_CTRL_phy_reset(data)		(0x1&((data)<<0))
/* DPTX14_MAC_IP_DP_MAC_CTRL */
#define DPTX14_MAC_IP_DP_MAC_CTRL_hw_measure_en_shift		(7)
#define DPTX14_MAC_IP_DP_MAC_CTRL_hw_measure_en_mask		(0x80)
#define DPTX14_MAC_IP_DP_MAC_CTRL_hw_measure_en(data)		(0x80&((data)<<7))
#define DPTX14_MAC_IP_DP_MAC_CTRL_vs_polarity_shift			(3)
#define DPTX14_MAC_IP_DP_MAC_CTRL_vs_polarity_mask			(0x8)
#define DPTX14_MAC_IP_DP_MAC_CTRL_vs_polarity(data)			(0x8&((data)<<3))
#define DPTX14_MAC_IP_DP_MAC_CTRL_enhance_md_shift			(2)
#define DPTX14_MAC_IP_DP_MAC_CTRL_enhance_md_mask			(0x4)
#define DPTX14_MAC_IP_DP_MAC_CTRL_enhance_md(data)			(0x4&((data)<<2))
#define DPTX14_MAC_IP_DP_MAC_CTRL_lane_num_shift			(0)
#define DPTX14_MAC_IP_DP_MAC_CTRL_lane_num_mask				(0x3)
#define DPTX14_MAC_IP_DP_MAC_CTRL_lane_num(data)			(0x3&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_HTT_M */
#define DPTX14_MAC_IP_MN_STRM_ATTR_HTT_M_htotal_15_8_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HTT_M_htotal_15_8_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HTT_M_htotal_15_8(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_HTT_L */
#define DPTX14_MAC_IP_MN_STRM_ATTR_HTT_L_htotal_7_0_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HTT_L_htotal_7_0_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HTT_L_htotal_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_HST_M */
#define DPTX14_MAC_IP_MN_STRM_ATTR_HST_M_hstart_15_8_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HST_M_hstart_15_8_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HST_M_hstart_15_8(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_HST_L */
#define DPTX14_MAC_IP_MN_STRM_ATTR_HST_L_hstart_7_0_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HST_L_hstart_7_0_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HST_L_hstart_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_HWD_M */
#define DPTX14_MAC_IP_MN_STRM_ATTR_HWD_M_hwidth_15_8_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HWD_M_hwidth_15_8_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HWD_M_hwidth_15_8(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_HWD_L */
#define DPTX14_MAC_IP_MN_STRM_ATTR_HWD_L_hwidth_7_0_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HWD_L_hwidth_7_0_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HWD_L_hwidth_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_HSW_M */
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_M_hsp_shift				(7)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_M_hsp_mask				(0x80)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_M_hsp(data)				(0x80&((data)<<7))
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_M_hsw_14_8_shift			(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_M_hsw_14_8_mask			(0x7f)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_M_hsw_14_8(data)			(0x7f&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_HSW_L */
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_L_hsw_7_0_shift			(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_L_hsw_7_0_mask			(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_HSW_L_hsw_7_0(data)			(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_M */
#define DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_M_vtotal_15_8_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_M_vtotal_15_8_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_M_vtotal_15_8(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_M_VID_H */
#define DPTX14_MAC_IP_MN_M_VID_H_mvid_23_16_shift				(0)
#define DPTX14_MAC_IP_MN_M_VID_H_mvid_23_16_mask				(0xff)
#define DPTX14_MAC_IP_MN_M_VID_H_mvid_23_16(data)				(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_M_VID_M */
#define DPTX14_MAC_IP_MN_M_VID_M_mvid_15_8_shift				(0)
#define DPTX14_MAC_IP_MN_M_VID_M_mvid_15_8_mask					(0xff)
#define DPTX14_MAC_IP_MN_M_VID_M_mvid_15_8(data)				(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_M_VID_L */
#define DPTX14_MAC_IP_MN_M_VID_L_mvid_7_0_shift					(0)
#define DPTX14_MAC_IP_MN_M_VID_L_mvid_7_0_mask					(0xff)
#define DPTX14_MAC_IP_MN_M_VID_L_mvid_7_0(data)					(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_VID_AUTO_EN_1 */
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_auto_en_shift		(7)
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_auto_en_mask		(0x80)
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_auto_en(data)		(0x80&((data)<<7))
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_db_shift			(6)
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_db_mask			(0x40)
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_db(data)			(0x40&((data)<<6))
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_popup_shift		(0)
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_popup_mask		(0x1)
#define DPTX14_MAC_IP_MN_VID_AUTO_EN_1_mn_vid_popup(data)		(0x1&((data)<<0))
/* DPTX14_MAC_IP_MSA_MISC0 */
#define DPTX14_MAC_IP_MSA_MISC0_colorbit_shift					(5)
#define DPTX14_MAC_IP_MSA_MISC0_colorbit_mask					(0xe0)
#define DPTX14_MAC_IP_MSA_MISC0_colorbit(data)					(0xe0&((data)<<5))
#define DPTX14_MAC_IP_MSA_MISC0_ycc_col_shift					(4)
#define DPTX14_MAC_IP_MSA_MISC0_ycc_col_mask					(0x10)
#define DPTX14_MAC_IP_MSA_MISC0_ycc_col(data)					(0x10&((data)<<4))
#define DPTX14_MAC_IP_MSA_MISC0_dyn_range_shift					(3)
#define DPTX14_MAC_IP_MSA_MISC0_dyn_range_mask					(0x8)
#define DPTX14_MAC_IP_MSA_MISC0_dyn_range(data)					(0x8&((data)<<3))
#define DPTX14_MAC_IP_MSA_MISC0_component_format_shift			(1)
#define DPTX14_MAC_IP_MSA_MISC0_component_format_mask			(0x6)
#define DPTX14_MAC_IP_MSA_MISC0_component_format(data)			(0x6&((data)<<1))
#define DPTX14_MAC_IP_MSA_MISC0_sync_clk_en_shift				(0)
#define DPTX14_MAC_IP_MSA_MISC0_sync_clk_en_mask				(0x1)
#define DPTX14_MAC_IP_MSA_MISC0_sync_clk_en(data)				(0x1&((data)<<0))
/* DPTX14_MAC_IP_MSA_CTRL */
#define DPTX14_MAC_IP_MSA_CTRL_msa_db_shift						(7)
#define DPTX14_MAC_IP_MSA_CTRL_msa_db_mask						(0x80)
#define DPTX14_MAC_IP_MSA_CTRL_msa_db(data)						(0x80&((data)<<7))
#define DPTX14_MAC_IP_MSA_CTRL_msa_db_vblank_shift				(6)
#define DPTX14_MAC_IP_MSA_CTRL_msa_db_vblank_mask				(0x40)
#define DPTX14_MAC_IP_MSA_CTRL_msa_db_vblank(data)				(0x40&((data)<<6))

/**
 * MN_STRM_ATTR_VTTE_L  : 0x98160700
 */

#define DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_L          0x5fc
#define DPTX14_MAC_IP_MN_STRM_ATTR_VST_M           0x600
#define DPTX14_MAC_IP_MN_STRM_ATTR_VST_L           0x604
#define DPTX14_MAC_IP_MN_STRM_ATTR_VHT_M           0x608
#define DPTX14_MAC_IP_MN_STRM_ATTR_VHT_L           0x60c
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_M           0x610
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_L           0x614
#define DPTX14_MAC_IP_VBID                         0x618
#define DPTX14_MAC_IP_VBID_FW_CTL                  0x61c
#define DPTX14_MAC_IP_ARBITER_CTRL                 0x620
#define DPTX14_MAC_IP_V_DATA_PER_LINE0			   0x624
#define DPTX14_MAC_IP_V_DATA_PER_LINE1			   0x628
#define DPTX14_MAC_IP_TU_SIZE                      0x62c
#define DPTX14_MAC_IP_TU_DATA_SIZE0                0x630
#define DPTX14_MAC_IP_TU_DATA_SIZE1                0x634
#define DPTX14_MAC_IP_HDEALY0                      0x638
#define DPTX14_MAC_IP_HDEALY1                      0x63c
#define DPTX14_MAC_IP_AUTO_HDEALY0                 0x640
#define DPTX14_MAC_IP_AUTO_HDEALY1                 0x644
#define DPTX14_MAC_IP_LFIFO_WL_SET                 0x648
#define DPTX14_MAC_IP_ARBITER_SEC_END_CNT_HB       0x64c
#define DPTX14_MAC_IP_ARBITER_SEC_END_CNT_LB       0x650
#define DPTX14_MAC_IP_ARBITER_DEBUG                0x654
#define DPTX14_MAC_IP_DPTX_CTSFIFO_CTRL            0x658
#define DPTX14_MAC_IP_DPTX_CTSFIFO_RSV1            0x65c
#define DPTX14_MAC_IP_DPTX_TOP_CTL                 0x660
#define DPTX14_MAC_IP_DPTX_TOP_RSV1                0x664
#define DPTX14_MAC_IP_DPTX_TOP_RSV2                0x668
#define DPTX14_MAC_IP_ARBITER_MIN_H_BLANK_WIDTH_HB 0x66c
#define DPTX14_MAC_IP_ARBITER_MIN_H_BLANK_WIDTH_LB 0x670
#define DPTX14_MAC_IP_ARBITER_INTERRUPT_CTRL       0x674
#define DPTX14_MAC_IP_VESA_FMT_REGEN               0x678
#define DPTX14_MAC_IP_DPTX_CLK_GEN                 0x67c
#define DPTX14_MAC_IP_PG_MBIST_CTRL                0x680
#define DPTX14_MAC_IP_PG_DRF_MBIST_CTRL            0x684
#define DPTX14_MAC_IP_SRAM_BIST_CTRL               0x688
#define DPTX14_MAC_IP_DPTX_MIN_HBKNK_H             0x68c
#define DPTX14_MAC_IP_DPTX_MIN_HBKNK_L             0x690
#define DPTX14_MAC_IP_DPTX_MIN_LINE_WIDTH_H        0x694
#define DPTX14_MAC_IP_DPTX_MIN_LINE_WIDTH_L        0x698
#define DPTX14_MAC_IP_DPTX_MIN_LINE_WIDTH_CTRL     0x69c
#define DPTX14_MAC_IP_DUMMY_0                      0x6a0
#define DPTX14_MAC_IP_FEC_TX_FLG                   0x6ac
#define DPTX14_MAC_IP_ARBITER_SEC_IDLE_END_CNT     0x6bc
#define DPTX14_MAC_IP_DSC_FEC_SETTING0             0x6c0
#define DPTX14_MAC_IP_FEC_TX_SETTING               0x6c4
#define DPTX14_MAC_IP_CHUNK_SIZE0                  0x6c8
#define DPTX14_MAC_IP_CHUNK_SIZE1                  0x6cc
#define DPTX14_MAC_IP_RW_MARGIN                    0x6d0
#define DPTX14_MAC_IP_DPTX_TOP_RSV3                0x6dc
#define DPTX14_MAC_IP_DPTX_CLK_GEN2                0x6e0
#define DPTX14_MAC_IP_DSC_MEAS_RESULT_MSB          0x6e4
#define DPTX14_MAC_IP_DSC_MEAS_RESULT_LSB          0x6e8
#define DPTX14_MAC_IP_VBID_RX_INFO                 0x6ec
#define DPTX14_MAC_IP_DPTX_TOP_RSV8                0x6f0
#define DPTX14_MAC_IP_DPTX_TOP_RSV9                0x6f4
#define DPTX14_MAC_IP_DPTX_TOP_RSV10               0x6f8

/* DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_L */
#define DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_L_vtotal_7_0_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_L_vtotal_7_0_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VTTE_L_vtotal_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_VST_M */
#define DPTX14_MAC_IP_MN_STRM_ATTR_VST_M_vstart_15_8_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VST_M_vstart_15_8_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VST_M_vstart_15_8(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_VST_L */
#define DPTX14_MAC_IP_MN_STRM_ATTR_VST_L_vstart_7_0_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VST_L_vstart_7_0_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VST_L_vstart_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_VHT_M */
#define DPTX14_MAC_IP_MN_STRM_ATTR_VHT_M_vheight_15_8_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VHT_M_vheight_15_8_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VHT_M_vheight_15_8(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_VHT_L */
#define DPTX14_MAC_IP_MN_STRM_ATTR_VHT_L_vheight_7_0_shift		(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VHT_L_vheight_7_0_mask		(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VHT_L_vheight_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_VSW_M */
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_M_vsp_shift				(7)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_M_vsp_mask				(0x80)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_M_vsp(data)				(0x80&((data)<<7))
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_M_vsw_14_8_shift			(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_M_vsw_14_8_mask			(0x7f)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_M_vsw_14_8(data)			(0x7f&((data)<<0))
/* DPTX14_MAC_IP_MN_STRM_ATTR_VSW_L */
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_L_vsw_7_0_shift			(0)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_L_vsw_7_0_mask			(0xff)
#define DPTX14_MAC_IP_MN_STRM_ATTR_VSW_L_vsw_7_0(data)			(0xff&((data)<<0))
/* DPTX14_MAC_IP_DPTX_CLK_GEN */
#define DPTX14_MAC_IP_DPTX_CLK_GEN_div_num_shift				(0)
#define DPTX14_MAC_IP_DPTX_CLK_GEN_div_num_mask					(0x1f)
#define DPTX14_MAC_IP_DPTX_CLK_GEN_div_num(data)				(0x1f&((data)<<0))
/* DPTX14_MAC_IP_V_DATA_PER_LINE0 */
#define DPTX14_MAC_IP_V_DATA_PER_LINE0_v_data_per_line_15_8_shift	(0)
#define DPTX14_MAC_IP_V_DATA_PER_LINE0_v_data_per_line_15_8_mask	(0xff)
#define DPTX14_MAC_IP_V_DATA_PER_LINE0_v_data_per_line_15_8(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_V_DATA_PER_LINE1 */
#define DPTX14_MAC_IP_V_DATA_PER_LINE1_v_data_per_line_7_0_shift	(0)
#define DPTX14_MAC_IP_V_DATA_PER_LINE1_v_data_per_line_7_0_mask		(0xff)
#define DPTX14_MAC_IP_V_DATA_PER_LINE1_v_data_per_line_7_0(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_TU_DATA_SIZE0 */
#define DPTX14_MAC_IP_TU_DATA_SIZE0_tu_data_size_9_3_shift			(0)
#define DPTX14_MAC_IP_TU_DATA_SIZE0_tu_data_size_9_3_mask			(0x7f)
#define DPTX14_MAC_IP_TU_DATA_SIZE0_tu_data_size_9_3(data)			(0x7f&((data)<<0))
/* DPTX14_MAC_IP_TU_DATA_SIZE1 */
#define DPTX14_MAC_IP_TU_DATA_SIZE1_tu_data_size_2_0_shift			(0)
#define DPTX14_MAC_IP_TU_DATA_SIZE1_tu_data_size_2_0_mask			(0x7)
#define DPTX14_MAC_IP_TU_DATA_SIZE1_tu_data_size_2_0(data)			(0x7&((data)<<0))
/* DPTX14_MAC_IP_HDEALY0 */
#define DPTX14_MAC_IP_HDEALY0_hdelay_15_8_shift						(0)
#define DPTX14_MAC_IP_HDEALY0_hdelay_15_8_mask						(0xff)
#define DPTX14_MAC_IP_HDEALY0_hdelay_15_8(data)						(0xff&((data)<<0))
/* DPTX14_MAC_IP_HDEALY1 */
#define DPTX14_MAC_IP_HDEALY1_hdelay_7_0_shift						(0)
#define DPTX14_MAC_IP_HDEALY1_hdelay_7_0_mask						(0xff)
#define DPTX14_MAC_IP_HDEALY1_hdelay_7_0(data)						(0xff&((data)<<0))
/* DPTX14_MAC_IP_ARBITER_SEC_END_CNT_HB */
#define DPTX14_MAC_IP_ARBITER_SEC_END_CNT_HB_sec_end_cnt_14_8_shift	(0)
#define DPTX14_MAC_IP_ARBITER_SEC_END_CNT_HB_sec_end_cnt_14_8_mask	(0x7f)
#define DPTX14_MAC_IP_ARBITER_SEC_END_CNT_HB_sec_end_cnt_14_8(data)	(0x7f&((data)<<0))
/* DPTX14_MAC_IP_ARBITER_SEC_END_CNT_LB */
#define DPTX14_MAC_IP_ARBITER_SEC_END_CNT_LB_sec_end_cnt_7_0_shift	(0)
#define DPTX14_MAC_IP_ARBITER_SEC_END_CNT_LB_sec_end_cnt_7_0_mask	(0xff)
#define DPTX14_MAC_IP_ARBITER_SEC_END_CNT_LB_sec_end_cnt_7_0(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_ARBITER_DEBUG */
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_end_cnt_db_shift			(7)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_end_cnt_db_mask				(0x80)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_end_cnt_db(data)			(0x80&((data)<<7))
#define DPTX14_MAC_IP_ARBITER_DEBUG_sdp_trans_not_finish_shift		(6)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sdp_trans_not_finish_mask		(0x40)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sdp_trans_not_finish(data)		(0x40&((data)<<6))
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_cnt_end_nvactive_of_shift	(5)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_cnt_end_nvactive_of_mask	(0x20)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_cnt_end_nvactive_of(data)	(0x20&((data)<<5))
#define DPTX14_MAC_IP_ARBITER_DEBUG_den_line_end_occur_shift		(4)
#define DPTX14_MAC_IP_ARBITER_DEBUG_den_line_end_occur_mask			(0x10)
#define DPTX14_MAC_IP_ARBITER_DEBUG_den_line_end_occur(data)		(0x10&((data)<<4))
#define DPTX14_MAC_IP_ARBITER_DEBUG_v_active_occur_shift			(3)
#define DPTX14_MAC_IP_ARBITER_DEBUG_v_active_occur_mask				(0x8)
#define DPTX14_MAC_IP_ARBITER_DEBUG_v_active_occur(data)			(0x8&((data)<<3))
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_tx_end_nv_miss_shift		(2)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_tx_end_nv_miss_mask			(0x4)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_tx_end_nv_miss(data)		(0x4&((data)<<2))
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_tx_end_v_miss_shift			(1)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_tx_end_v_miss_mask			(0x2)
#define DPTX14_MAC_IP_ARBITER_DEBUG_sec_tx_end_v_miss(data)			(0x2&((data)<<1))
#define DPTX14_MAC_IP_ARBITER_DEBUG_vsync_de_shift					(0)
#define DPTX14_MAC_IP_ARBITER_DEBUG_vsync_de_mask					(0x1)
#define DPTX14_MAC_IP_ARBITER_DEBUG_vsync_de(data)					(0x1&((data)<<0))
/* DPTX14_MAC_IP_ARBITER_CTRL */
#define DPTX14_MAC_IP_ARBITER_CTRL_arb_out_md_shift					(7)
#define DPTX14_MAC_IP_ARBITER_CTRL_arb_out_md_mask					(0x80)
#define DPTX14_MAC_IP_ARBITER_CTRL_arb_out_md(data)					(0x80&((data)<<7))
#define DPTX14_MAC_IP_ARBITER_CTRL_pattern_switch_mode_shift		(6)
#define DPTX14_MAC_IP_ARBITER_CTRL_pattern_switch_mode_mask			(0x40)
#define DPTX14_MAC_IP_ARBITER_CTRL_pattern_switch_mode(data)		(0x40&((data)<<6))
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_dbuf_shift			(5)
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_dbuf_mask				(0x20)
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_dbuf(data)			(0x20&((data)<<5))
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_ctrl_shift			(4)
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_ctrl_mask				(0x10)
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_ctrl(data)			(0x10&((data)<<4))
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_mode_shift			(3)
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_mode_mask				(0x8)
#define DPTX14_MAC_IP_ARBITER_CTRL_video_idle_mode(data)			(0x8&((data)<<3))
#define DPTX14_MAC_IP_ARBITER_CTRL_hwidth_div2_shift				(2)
#define DPTX14_MAC_IP_ARBITER_CTRL_hwidth_div2_mask					(0x4)
#define DPTX14_MAC_IP_ARBITER_CTRL_hwidth_div2(data)				(0x4&((data)<<2))
#define DPTX14_MAC_IP_ARBITER_CTRL_vactive_md_shift					(1)
#define DPTX14_MAC_IP_ARBITER_CTRL_vactive_md_mask					(0x2)
#define DPTX14_MAC_IP_ARBITER_CTRL_vactive_md(data)					(0x2&((data)<<1))
#define DPTX14_MAC_IP_ARBITER_CTRL_arbiter_en_shift					(0)
#define DPTX14_MAC_IP_ARBITER_CTRL_arbiter_en_mask					(0x1)
#define DPTX14_MAC_IP_ARBITER_CTRL_arbiter_en(data)					(0x1&((data)<<0))

/**
 * SEC_FUNCTION_CTRL  : 0x98160800
 */

#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL  0x6fc
#define DPTX14_MAC_IP_SEC_RESERVED_0     0x700
#define DPTX14_MAC_IP_SEC_DBUF_CTRL      0x704
#define DPTX14_MAC_IP_SEC_DEBUG          0x708
#define DPTX14_MAC_IP_SEC_PSR_DB0        0x70c
#define DPTX14_MAC_IP_SEC_PSR_DB1        0x710
#define DPTX14_MAC_IP_SEC_PSR_DB2        0x714
#define DPTX14_MAC_IP_SEC_PSR_DB3        0x718
#define DPTX14_MAC_IP_SEC_PSR_DB4        0x71c
#define DPTX14_MAC_IP_SEC_PSR_DB5        0x720
#define DPTX14_MAC_IP_SEC_PSR_DB6        0x724
#define DPTX14_MAC_IP_SEC_PSR_DB7        0x728
#define DPTX14_MAC_IP_SEC_PSR_DB8        0x72c
#define DPTX14_MAC_IP_SEC_PSR_DB9        0x730
#define DPTX14_MAC_IP_SEC_PSR_DB10       0x734
#define DPTX14_MAC_IP_SEC_PSR_DB11       0x738
#define DPTX14_MAC_IP_SEC_PSR_DB12       0x73c
#define DPTX14_MAC_IP_SEC_PSR_DB13       0x740
#define DPTX14_MAC_IP_SEC_PSR_DB14       0x744
#define DPTX14_MAC_IP_SEC_PSR_DB15       0x748
#define DPTX14_MAC_IP_SEC_PSR_DB16       0x74c
#define DPTX14_MAC_IP_SEC_PSR_DB17       0x750
#define DPTX14_MAC_IP_SEC_PSR_DB18       0x754
#define DPTX14_MAC_IP_RESERVED_17        0x758
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1 0x75c
#define DPTX14_MAC_IP_AUD_PAYLOAD_B3     0x760
#define DPTX14_MAC_IP_DP_AUD_ID          0x764
#define DPTX14_MAC_IP_SEC_RESERVED_6     0x768
#define DPTX14_MAC_IP_AUD_FIFO_CTRL      0x76c
#define DPTX14_MAC_IP_AUD_LFIFO_MAX_WL   0x770
#define DPTX14_MAC_IP_AUD_LFIFO_WL       0x774
#define DPTX14_MAC_IP_AUD_INTERRUPT_CTRL 0x778
#define DPTX14_MAC_IP_AUD_TS_MAUD_H      0x77c
#define DPTX14_MAC_IP_AUD_TS_MAUD_M      0x780
#define DPTX14_MAC_IP_AUD_TS_MAUD_L      0x784
#define DPTX14_MAC_IP_AUD_TS_NAUD_H      0x788
#define DPTX14_MAC_IP_AUD_TS_NAUD_M      0x78c
#define DPTX14_MAC_IP_AUD_TS_NAUD_L      0x790
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB0   0x794
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB1   0x798
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB2   0x79c
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB3   0x7a0
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB4   0x7a4
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB5   0x7a8
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB6   0x7ac
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB7   0x7b0
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB8   0x7b4
#define DPTX14_MAC_IP_SEC_INFO_AUD_DB9   0x7b8
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB0   0x7bc
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB1   0x7c0
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB2   0x7c4
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB3   0x7c8
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB4   0x7cc
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB5   0x7d0
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB6   0x7d4
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB7   0x7d8
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB8   0x7dc
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB9   0x7e0
#define DPTX14_MAC_IP_SEC_INFO_AVI_DB10  0x7e4
#define DPTX14_MAC_IP_INTERFACE_PG_0     0x7e8
#define DPTX14_MAC_IP_RESERVED_3C        0x7ec

/* DPTX14_MAC_IP_SEC_FUNCTION_CTRL */
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_rsv0_en_shift		(7)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_rsv0_en_mask		(0x80)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_rsv0_en(data)		(0x80&((data)<<7))
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_vs_en_shift		(6)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_vs_en_mask		(0x40)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_vs_en(data)		(0x40&((data)<<6))
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_mpeg_en_shift		(5)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_mpeg_en_mask		(0x20)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_mpeg_en(data)		(0x20&((data)<<5))
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_avi_en_shift		(4)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_avi_en_mask		(0x10)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_avi_en(data)		(0x10&((data)<<4))
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_audio_en_shift	(3)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_audio_en_mask		(0x8)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_infoframe_audio_en(data)	(0x8&((data)<<3))
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_psr_en_shift				(2)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_psr_en_mask					(0x4)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_psr_en(data)				(0x4&((data)<<2))
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_audio_timestamp_en_shift	(1)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_audio_timestamp_en_mask		(0x2)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_audio_timestamp_en(data)	(0x2&((data)<<1))
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_audio_en_shift				(0)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_audio_en_mask				(0x1)
#define DPTX14_MAC_IP_SEC_FUNCTION_CTRL_audio_en(data)				(0x1&((data)<<0))
/* DPTX14_MAC_IP_VBID */
#define DPTX14_MAC_IP_VBID_compressedstream_flag_shift				(3)
#define DPTX14_MAC_IP_VBID_compressedstream_flag_mask				(0x8)
#define DPTX14_MAC_IP_VBID_compressedstream_flag(data)				(0x8&((data)<<3))
#define DPTX14_MAC_IP_VBID_audiomute_flag_shift						(2)
#define DPTX14_MAC_IP_VBID_audiomute_flag_mask						(0x4)
#define DPTX14_MAC_IP_VBID_audiomute_flag(data)						(0x4&((data)<<2))
#define DPTX14_MAC_IP_VBID_novideo_flag_shift						(1)
#define DPTX14_MAC_IP_VBID_novideo_flag_mask						(0x2)
#define DPTX14_MAC_IP_VBID_novideo_flag(data)						(0x2&((data)<<1))
#define DPTX14_MAC_IP_VBID_interlace_shift							(0)
#define DPTX14_MAC_IP_VBID_interlace_mask							(0x1)
#define DPTX14_MAC_IP_VBID_interlace(data)							(0x1&((data)<<0))
/* DPTX14_MAC_IP_SEC_DBUF_CTRL */
#define DPTX14_MAC_IP_SEC_DBUF_CTRL_sec_db_vblank_shift				(1)
#define DPTX14_MAC_IP_SEC_DBUF_CTRL_sec_db_vblank_mask				(0x2)
#define DPTX14_MAC_IP_SEC_DBUF_CTRL_sec_db_vblank(data)				(0x2&((data)<<1))
#define DPTX14_MAC_IP_SEC_DBUF_CTRL_sec_db_shift					(0)
#define DPTX14_MAC_IP_SEC_DBUF_CTRL_sec_db_mask						(0x1)
#define DPTX14_MAC_IP_SEC_DBUF_CTRL_sec_db(data)					(0x1&((data)<<0))
/* DPTX14_MAC_IP_AUD_TS_MAUD_H */
#define DPTX14_MAC_IP_AUD_TS_MAUD_H_maud_23_16_shift				(0)
#define DPTX14_MAC_IP_AUD_TS_MAUD_H_maud_23_16_mask					(0xff)
#define DPTX14_MAC_IP_AUD_TS_MAUD_H_maud_23_16(data)				(0xff&((data)<<0))
/* DPTX14_MAC_IP_AUD_TS_MAUD_M */
#define DPTX14_MAC_IP_AUD_TS_MAUD_M_maud_15_8_shift					(0)
#define DPTX14_MAC_IP_AUD_TS_MAUD_M_maud_15_8_mask					(0xff)
#define DPTX14_MAC_IP_AUD_TS_MAUD_M_maud_15_8(data)					(0xff&((data)<<0))
/* DPTX14_MAC_IP_AUD_TS_MAUD_L */
#define DPTX14_MAC_IP_AUD_TS_MAUD_L_maud_7_0_shift					(0)
#define DPTX14_MAC_IP_AUD_TS_MAUD_L_maud_7_0_mask					(0xff)
#define DPTX14_MAC_IP_AUD_TS_MAUD_L_maud_7_0(data)					(0xff&((data)<<0))
/* DPTX14_MAC_IP_AUD_TS_NAUD_H */
#define DPTX14_MAC_IP_AUD_TS_NAUD_H_naud_23_16_shift				(0)
#define DPTX14_MAC_IP_AUD_TS_NAUD_H_naud_23_16_mask					(0xff)
#define DPTX14_MAC_IP_AUD_TS_NAUD_H_naud_23_16(data)				(0xff&((data)<<0))
/* DPTX14_MAC_IP_AUD_TS_NAUD_M */
#define DPTX14_MAC_IP_AUD_TS_NAUD_M_naud_15_8_shift					(0)
#define DPTX14_MAC_IP_AUD_TS_NAUD_M_naud_15_8_mask					(0xff)
#define DPTX14_MAC_IP_AUD_TS_NAUD_M_naud_15_8(data)					(0xff&((data)<<0))
/* DPTX14_MAC_IP_AUD_TS_NAUD_L */
#define DPTX14_MAC_IP_AUD_TS_NAUD_L_naud_7_0_shift					(0)
#define DPTX14_MAC_IP_AUD_TS_NAUD_L_naud_7_0_mask					(0xff)
#define DPTX14_MAC_IP_AUD_TS_NAUD_L_naud_7_0(data)					(0xff&((data)<<0))
/* DPTX14_MAC_IP_AUD_FUNCTION_CTRL1 */
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_source_shift			(7)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_source_mask			(0x80)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_source(data)			(0x80&((data)<<7))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_eight_channel_layout_shift	(6)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_eight_channel_layout_mask	(0x40)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_eight_channel_layout(data)	(0x40&((data)<<6))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_sec_aud_ptr_errc_shift		(5)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_sec_aud_ptr_errc_mask		(0x20)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_sec_aud_ptr_errc(data)		(0x20&((data)<<5))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_idle_send_shift		(4)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_idle_send_mask		(0x10)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_idle_send(data)		(0x10&((data)<<4))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_sfifo_send_wl_shift	(0)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_sfifo_send_wl_mask	(0xf)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL1_audio_sfifo_send_wl(data)	(0xf&((data)<<0))

/**
 * MN_AUD_GEN  : 0x9816090c
 */

#define DPTX14_MAC_IP_MN_AUD_GEN            0x808
#define DPTX14_MAC_IP_MAUD_AUTO_H           0x80c
#define DPTX14_MAC_IP_MAUD_AUTO_M           0x810
#define DPTX14_MAC_IP_MAUD_AUTO_L           0x814
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2    0x818
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3    0x81c
#define DPTX14_MAC_IP_MST_SEC_PKT_ID        0x820
#define DPTX14_MAC_IP_MST_SEC_PKT_HB3       0x824
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL  0x82c
#define DPTX14_MAC_IP_SEC_AUD_XCLK_DIV      0x830
#define DPTX14_MAC_IP_SEC_AUD_FREQ_TIME     0x834
#define DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_HB 0x838
#define DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_LB 0x83c
#define DPTX14_MAC_IP_AUD_MBIST_CTRL        0x840
#define DPTX14_MAC_IP_AUD_DRF_MBIST_CTRL    0x844
#define DPTX14_MAC_IP_RESERVED_5A           0x864
#define DPTX14_MAC_IP_RESERVED_5B           0x868
#define DPTX14_MAC_IP_RESERVED_5C           0x86c
#define DPTX14_MAC_IP_RESERVED_5D           0x870
#define DPTX14_MAC_IP_RESERVED_5E           0x874
#define DPTX14_MAC_IP_RESERVED_5F           0x878
#define DPTX14_MAC_IP_AUD_FREQ_TH_0         0x87c
#define DPTX14_MAC_IP_AUD_FREQ_TH_1         0x880
#define DPTX14_MAC_IP_AUD_FREQ_TH_2         0x884
#define DPTX14_MAC_IP_AUD_FREQ_TH_3         0x888
#define DPTX14_MAC_IP_AUD_FREQ_TH_4         0x88c
#define DPTX14_MAC_IP_AUD_FREQ_TH_5         0x890
#define DPTX14_MAC_IP_AUD_FREQ_TH_6         0x894
#define DPTX14_MAC_IP_VSC_CTRL_0            0x8a4
#define DPTX14_MAC_IP_SEC_AWD_CTRL0         0x8b8
#define DPTX14_MAC_IP_SEC_AWD_CTRL1         0x8bc
#define DPTX14_MAC_IP_SEC_AWD_STATUS_0      0x8c0
#define DPTX14_MAC_IP_SEC_IRQ_CTRL0         0x8c4
#define DPTX14_MAC_IP_SEC_PH_HB0            0x8c8
#define DPTX14_MAC_IP_SEC_PH_HB1            0x8cc
#define DPTX14_MAC_IP_SEC_PH_HB2            0x8d0
#define DPTX14_MAC_IP_SEC_PH_HB3            0x8d4
#define DPTX14_MAC_IP_SEC_PH_PB0            0x8d8
#define DPTX14_MAC_IP_SEC_PH_PB1            0x8dc
#define DPTX14_MAC_IP_SEC_PH_PB2            0x8e0
#define DPTX14_MAC_IP_SEC_PH_PB3            0x8e4
#define DPTX14_MAC_IP_SEC_PH_PACKET_TYPE    0x8e8
#define DPTX14_MAC_IP_CH_STATUS_CH12        0x8ec
#define DPTX14_MAC_IP_CH_STATUS_CH34        0x8f0
#define DPTX14_MAC_IP_CH_STATUS_CH56        0x8f4
#define DPTX14_MAC_IP_CH_STATUS_CH78        0x8f8

/* DPTX14_MAC_IP_SEC_PH_PACKET_TYPE */
#define DPTX14_MAC_IP_SEC_PH_PACKET_TYPE_packet_type_shift		(0)
#define DPTX14_MAC_IP_SEC_PH_PACKET_TYPE_packet_type_mask		(0xf)
#define DPTX14_MAC_IP_SEC_PH_PACKET_TYPE_packet_type(data)		(0xf&((data)<<0))
/* DPTX14_MAC_IP_SEC_PH_HB0 */
#define DPTX14_MAC_IP_SEC_PH_HB0_packet_header_hb_7_0_shift		(0)
#define DPTX14_MAC_IP_SEC_PH_HB0_packet_header_hb_7_0_mask		(0xff)
#define DPTX14_MAC_IP_SEC_PH_HB0_packet_header_hb_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_SEC_PH_HB1 */
#define DPTX14_MAC_IP_SEC_PH_HB1_packet_header_hb_15_8_shift	(0)
#define DPTX14_MAC_IP_SEC_PH_HB1_packet_header_hb_15_8_mask		(0xff)
#define DPTX14_MAC_IP_SEC_PH_HB1_packet_header_hb_15_8(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_SEC_PH_HB2 */
#define DPTX14_MAC_IP_SEC_PH_HB2_packet_header_hb_23_16_shift	(0)
#define DPTX14_MAC_IP_SEC_PH_HB2_packet_header_hb_23_16_mask	(0xff)
#define DPTX14_MAC_IP_SEC_PH_HB2_packet_header_hb_23_16(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_SEC_PH_HB3 */
#define DPTX14_MAC_IP_SEC_PH_HB3_packet_header_hb_31_24_shift	(0)
#define DPTX14_MAC_IP_SEC_PH_HB3_packet_header_hb_31_24_mask	(0xff)
#define DPTX14_MAC_IP_SEC_PH_HB3_packet_header_hb_31_24(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_SEC_PH_PB0 */
#define DPTX14_MAC_IP_SEC_PH_PB0_packet_header_pb_7_0_shift		(0)
#define DPTX14_MAC_IP_SEC_PH_PB0_packet_header_pb_7_0_mask		(0xff)
#define DPTX14_MAC_IP_SEC_PH_PB0_packet_header_pb_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_SEC_PH_PB1 */
#define DPTX14_MAC_IP_SEC_PH_PB1_packet_header_pb_15_8_shift	(0)
#define DPTX14_MAC_IP_SEC_PH_PB1_packet_header_pb_15_8_mask		(0xff)
#define DPTX14_MAC_IP_SEC_PH_PB1_packet_header_pb_15_8(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_SEC_PH_PB2 */
#define DPTX14_MAC_IP_SEC_PH_PB2_packet_header_pb_23_16_shift	(0)
#define DPTX14_MAC_IP_SEC_PH_PB2_packet_header_pb_23_16_mask	(0xff)
#define DPTX14_MAC_IP_SEC_PH_PB2_packet_header_pb_23_16(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_SEC_PH_PB3 */
#define DPTX14_MAC_IP_SEC_PH_PB3_packet_header_pb_31_24_shift	(0)
#define DPTX14_MAC_IP_SEC_PH_PB3_packet_header_pb_31_24_mask	(0xff)
#define DPTX14_MAC_IP_SEC_PH_PB3_packet_header_pb_31_24(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_CH12 */
#define DPTX14_MAC_IP_CH_STATUS_CH12_ch1_ch_num_shift			(4)
#define DPTX14_MAC_IP_CH_STATUS_CH12_ch1_ch_num_mask			(0xf0)
#define DPTX14_MAC_IP_CH_STATUS_CH12_ch1_ch_num(data)			(0xf0&((data)<<4))
#define DPTX14_MAC_IP_CH_STATUS_CH12_ch2_ch_num_shift			(0)
#define DPTX14_MAC_IP_CH_STATUS_CH12_ch2_ch_num_mask			(0xf)
#define DPTX14_MAC_IP_CH_STATUS_CH12_ch2_ch_num(data)			(0xf&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_CH34 */
#define DPTX14_MAC_IP_CH_STATUS_CH34_ch3_ch_num_shift			(4)
#define DPTX14_MAC_IP_CH_STATUS_CH34_ch3_ch_num_mask			(0xf0)
#define DPTX14_MAC_IP_CH_STATUS_CH34_ch3_ch_num(data)			(0xf0&((data)<<4))
#define DPTX14_MAC_IP_CH_STATUS_CH34_ch4_ch_num_shift			(0)
#define DPTX14_MAC_IP_CH_STATUS_CH34_ch4_ch_num_mask			(0xf)
#define DPTX14_MAC_IP_CH_STATUS_CH34_ch4_ch_num(data)			(0xf&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_CH56 */
#define DPTX14_MAC_IP_CH_STATUS_CH56_ch5_ch_num_shift			(4)
#define DPTX14_MAC_IP_CH_STATUS_CH56_ch5_ch_num_mask			(0xf0)
#define DPTX14_MAC_IP_CH_STATUS_CH56_ch5_ch_num(data)			(0xf0&((data)<<4))
#define DPTX14_MAC_IP_CH_STATUS_CH56_ch6_ch_num_shift			(0)
#define DPTX14_MAC_IP_CH_STATUS_CH56_ch6_ch_num_mask			(0xf)
#define DPTX14_MAC_IP_CH_STATUS_CH56_ch6_ch_num(data)			(0xf&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_CH78 */
#define DPTX14_MAC_IP_CH_STATUS_CH78_ch7_ch_num_shift			(4)
#define DPTX14_MAC_IP_CH_STATUS_CH78_ch7_ch_num_mask			(0xf0)
#define DPTX14_MAC_IP_CH_STATUS_CH78_ch7_ch_num(data)			(0xf0&((data)<<4))
#define DPTX14_MAC_IP_CH_STATUS_CH78_ch8_ch_num_shift			(0)
#define DPTX14_MAC_IP_CH_STATUS_CH78_ch8_ch_num_mask			(0xf)
#define DPTX14_MAC_IP_CH_STATUS_CH78_ch8_ch_num(data)			(0xf&((data)<<0))
/* DPTX14_MAC_IP_AUD_FUNCTION_CTRL2 */
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_audio_long_packet_shift	(7)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_audio_long_packet_mask		(0x80)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_audio_long_packet(data)	(0x80&((data)<<7))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_Dummy_shift				(6)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_Dummy_mask					(0x40)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_Dummy(data)				(0x40&((data)<<6))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_max_long_packet_cnt_shift	(0)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_max_long_packet_cnt_mask	(0x3f)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL2_max_long_packet_cnt(data)	(0x3f&((data)<<0))
/* DPTX14_MAC_IP_AUD_FUNCTION_CTRL3 */
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_audio_i2s_8ch_shift		(3)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_audio_i2s_8ch_mask			(0x8)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_audio_i2s_8ch(data)		(0x8&((data)<<3))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_Dummy_shift				(2)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_Dummy_mask					(0x4)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_Dummy(data)				(0x4&((data)<<2))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_tx_code_nb_swap_shift		(1)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_tx_code_nb_swap_mask		(0x2)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_tx_code_nb_swap(data)		(0x2&((data)<<1))
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_tx_code_reverse_shift		(0)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_tx_code_reverse_mask		(0x1)
#define DPTX14_MAC_IP_AUD_FUNCTION_CTRL3_tx_code_reverse(data)		(0x1&((data)<<0))
/* DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_HB */
#define DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_HB_aud_freq_range_shift	(4)
#define DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_HB_aud_freq_range_mask		(0xf0)
#define DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_HB_aud_freq_range(data)	(0xf0&((data)<<4))
#define DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_HB_aud_sp_cnt_11_8_shift	(0)
#define DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_HB_aud_sp_cnt_11_8_mask	(0xf)
#define DPTX14_MAC_IP_SEC_AUD_SAMPLE_CNT_HB_aud_sp_cnt_11_8(data)	(0xf&((data)<<0))
/* DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL */
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_afreq_det_shift			(7)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_afreq_det_mask			(0x80)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_afreq_det(data)			(0x80&((data)<<7))
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_status_method_shift	(4)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_status_method_mask	(0x10)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_status_method(data)	(0x10&((data)<<4))
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_range_clr_shift		(3)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_range_clr_mask		(0x8)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_range_clr(data)		(0x8&((data)<<3))
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_stable_shift		(2)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_stable_mask			(0x4)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_freq_stable(data)		(0x4&((data)<<2))
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_sp_cnt_clr_shift			(1)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_sp_cnt_clr_mask			(0x2)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_sp_cnt_clr(data)			(0x2&((data)<<1))
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_441_48_same_en_shift		(0)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_441_48_same_en_mask		(0x1)
#define DPTX14_MAC_IP_SEC_AUD_FREQDET_CTRL_aud_441_48_same_en(data)		(0x1&((data)<<0))

/**
 * CH_STATUS_0  : 0x98160a14
 */

#define DPTX14_MAC_IP_CH_STATUS_0             0x910
#define DPTX14_MAC_IP_CH_STATUS_1             0x914
#define DPTX14_MAC_IP_CH_STATUS_2             0x918
#define DPTX14_MAC_IP_CH_STATUS_3             0x91c
#define DPTX14_MAC_IP_CH_STATUS_4             0x920
#define DPTX14_MAC_IP_DP_AVWD_CTRL0           0x924
#define DPTX14_MAC_IP_SEC_INFO_VSIF_ADDR_8B   0x928
#define DPTX14_MAC_IP_SEC_INFO_VSIF_DATA_8C	  0x92C
#define DPTX14_MAC_IP_RESERVED_8D             0x930
#define DPTX14_MAC_IP_RESERVED_8E             0x934
#define DPTX14_MAC_IP_DPTX_I2S_CTRL           0x938
#define DPTX14_MAC_IP_DUMMY_90                0x93c
#define DPTX14_MAC_IP_SEC_INFO_DSC_BPP_H      0x940
#define DPTX14_MAC_IP_SEC_INFO_DSC_BPP_L      0x944
#define DPTX14_MAC_IP_DUMMY_95                0x950
#define DPTX14_MAC_IP_DUMMY_96                0x954
#define DPTX14_MAC_IP_DUMMY_97                0x958
#define DPTX14_MAC_IP_DUMMY_98                0x95c
#define DPTX14_MAC_IP_DUMMY_99                0x960
#define DPTX14_MAC_IP_DUMMY_9A                0x964
#define DPTX14_MAC_IP_SEC_INFO_DSC_CHUNK_H_9B 0x968
#define DPTX14_MAC_IP_SEC_INFO_DSC_CHUNK_L_9C 0x96c

/* DPTX14_MAC_IP_RESERVED_8D */
#define DPTX14_MAC_IP_RESERVED_8D_sdp_type_sel_shift		(0)
#define DPTX14_MAC_IP_RESERVED_8D_sdp_type_sel_mask			(0x7)
#define DPTX14_MAC_IP_RESERVED_8D_sdp_type_sel(data)		(0x7&((data)<<0))
/* DPTX14_MAC_IP_SEC_INFO_VSIF_ADDR_8B */
#define DPTX14_MAC_IP_SEC_INFO_VSIF_ADDR_8B_sdp_addr_shift	(0)
#define DPTX14_MAC_IP_SEC_INFO_VSIF_ADDR_8B_sdp_addr_mask	(0x1f)
#define DPTX14_MAC_IP_SEC_INFO_VSIF_ADDR_8B_sdp_addr(data)	(0x1f&((data)<<0))
/* DPTX14_MAC_IP_SEC_INFO_VSIF_DATA_8C */
#define DPTX14_MAC_IP_SEC_INFO_VSIF_DATA_8C_sdp_data_shift	(0)
#define DPTX14_MAC_IP_SEC_INFO_VSIF_DATA_8C_sdp_data_mask	(0xff)
#define DPTX14_MAC_IP_SEC_INFO_VSIF_DATA_8C_sdp_data(data)	(0xff&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_0 */
#define DPTX14_MAC_IP_CH_STATUS_0_ch_status_7_0_shift		(0)
#define DPTX14_MAC_IP_CH_STATUS_0_ch_status_7_0_mask		(0xff)
#define DPTX14_MAC_IP_CH_STATUS_0_ch_status_7_0(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_1 */
#define DPTX14_MAC_IP_CH_STATUS_1_ch_status_15_8_shift		(0)
#define DPTX14_MAC_IP_CH_STATUS_1_ch_status_15_8_mask		(0xff)
#define DPTX14_MAC_IP_CH_STATUS_1_ch_status_15_8(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_2 */
#define DPTX14_MAC_IP_CH_STATUS_2_ch_status_23_16_shift		(0)
#define DPTX14_MAC_IP_CH_STATUS_2_ch_status_23_16_mask		(0xff)
#define DPTX14_MAC_IP_CH_STATUS_2_ch_status_23_16(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_3 */
#define DPTX14_MAC_IP_CH_STATUS_3_ch_status_31_24_shift		(0)
#define DPTX14_MAC_IP_CH_STATUS_3_ch_status_31_24_mask		(0xff)
#define DPTX14_MAC_IP_CH_STATUS_3_ch_status_31_24(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_CH_STATUS_4 */
#define DPTX14_MAC_IP_CH_STATUS_4_ch_status_39_32_shift		(0)
#define DPTX14_MAC_IP_CH_STATUS_4_ch_status_39_32_mask		(0xff)
#define DPTX14_MAC_IP_CH_STATUS_4_ch_status_39_32(data)		(0xff&((data)<<0))
/* DPTX14_MAC_IP_DPTX_I2S_CTRL */
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_0_switch_shift		(7)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_0_switch_mask		(0x80)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_0_switch(data)		(0x80&((data)<<7))
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_1_switch_shift		(6)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_1_switch_mask		(0x40)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_1_switch(data)		(0x40&((data)<<6))
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_2_switch_shift		(5)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_2_switch_mask		(0x20)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_2_switch(data)		(0x20&((data)<<5))
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_3_switch_shift		(4)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_3_switch_mask		(0x10)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_i2s_3_switch(data)		(0x10&((data)<<4))
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_pr_field_ch_exist_shift	(3)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_pr_field_ch_exist_mask	(0x8)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_pr_field_ch_exist(data)	(0x8&((data)<<3))
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_parity_type_shift		(2)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_parity_type_mask		(0x4)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_parity_type(data)		(0x4&((data)<<2))
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_as_payload_byte3_auto_shift	(1)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_as_payload_byte3_auto_mask	(0x2)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_as_payload_byte3_auto(data)	(0x2&((data)<<1))
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_ch_status_cnt_en_shift	(0)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_ch_status_cnt_en_mask	(0x1)
#define DPTX14_MAC_IP_DPTX_I2S_CTRL_ch_status_cnt_en(data)	(0x1&((data)<<0))
/* DPTX14_MAC_IP_DUMMY_98 */
#define DPTX14_MAC_IP_DUMMY_98_Dummy3_shift					(7)
#define DPTX14_MAC_IP_DUMMY_98_Dummy3_mask					(0x80)
#define DPTX14_MAC_IP_DUMMY_98_Dummy3(data)					(0x80&((data)<<7))
#define DPTX14_MAC_IP_DUMMY_98_Dummy2_shift					(6)
#define DPTX14_MAC_IP_DUMMY_98_Dummy2_mask					(0x40)
#define DPTX14_MAC_IP_DUMMY_98_Dummy2(data)					(0x40&((data)<<6))
#define DPTX14_MAC_IP_DUMMY_98_Dummy1_shift					(5)
#define DPTX14_MAC_IP_DUMMY_98_Dummy1_mask					(0x20)
#define DPTX14_MAC_IP_DUMMY_98_Dummy1(data)					(0x20&((data)<<5))
#define DPTX14_MAC_IP_DUMMY_98_support_1s1d_en_shift		(4)
#define DPTX14_MAC_IP_DUMMY_98_support_1s1d_en_mask			(0x10)
#define DPTX14_MAC_IP_DUMMY_98_support_1s1d_en(data)		(0x10&((data)<<4))
#define DPTX14_MAC_IP_DUMMY_98_Dummy0_shift					(2)
#define DPTX14_MAC_IP_DUMMY_98_Dummy0_mask					(0xc)
#define DPTX14_MAC_IP_DUMMY_98_Dummy0(data)					(0xc&((data)<<2))
#define DPTX14_MAC_IP_DUMMY_98_aud_freq_chg_deb_md_shift	(0)
#define DPTX14_MAC_IP_DUMMY_98_aud_freq_chg_deb_md_mask		(0x3)
#define DPTX14_MAC_IP_DUMMY_98_aud_freq_chg_deb_md(data)	(0x3&((data)<<0))
/* DPTX14_MAC_IP_DUMMY_99 */
#define DPTX14_MAC_IP_DUMMY_99_Dummy1_shift					(7)
#define DPTX14_MAC_IP_DUMMY_99_Dummy1_mask					(0x80)
#define DPTX14_MAC_IP_DUMMY_99_Dummy1(data)					(0x80&((data)<<7))
#define DPTX14_MAC_IP_DUMMY_99_aud_sp_0_2ch_layout_shift	(6)
#define DPTX14_MAC_IP_DUMMY_99_aud_sp_0_2ch_layout_mask		(0x40)
#define DPTX14_MAC_IP_DUMMY_99_aud_sp_0_2ch_layout(data)	(0x40&((data)<<6))
#define DPTX14_MAC_IP_DUMMY_99_info_rsv0_sent_shift			(5)
#define DPTX14_MAC_IP_DUMMY_99_info_rsv0_sent_mask			(0x20)
#define DPTX14_MAC_IP_DUMMY_99_info_rsv0_sent(data)			(0x20&((data)<<5))
#define DPTX14_MAC_IP_DUMMY_99_info_rsv0_idle_send_shift	(4)
#define DPTX14_MAC_IP_DUMMY_99_info_rsv0_idle_send_mask		(0x10)
#define DPTX14_MAC_IP_DUMMY_99_info_rsv0_idle_send(data)	(0x10&((data)<<4))
#define DPTX14_MAC_IP_DUMMY_99_Dummy0_shift					(3)
#define DPTX14_MAC_IP_DUMMY_99_Dummy0_mask					(0x8)
#define DPTX14_MAC_IP_DUMMY_99_Dummy0(data)					(0x8&((data)<<3))
#define DPTX14_MAC_IP_DUMMY_99_i2s_decode_en_shift			(2)
#define DPTX14_MAC_IP_DUMMY_99_i2s_decode_en_mask			(0x4)
#define DPTX14_MAC_IP_DUMMY_99_i2s_decode_en(data)			(0x4&((data)<<2))
#define DPTX14_MAC_IP_DUMMY_99_ch_lyo_fw_shift				(1)
#define DPTX14_MAC_IP_DUMMY_99_ch_lyo_fw_mask				(0x2)
#define DPTX14_MAC_IP_DUMMY_99_ch_lyo_fw(data)				(0x2&((data)<<1))
#define DPTX14_MAC_IP_DUMMY_99_hbr_audio_mode_shift			(0)
#define DPTX14_MAC_IP_DUMMY_99_hbr_audio_mode_mask			(0x1)
#define DPTX14_MAC_IP_DUMMY_99_hbr_audio_mode(data)			(0x1&((data)<<0))
/* DPTX14_MAC_IP_DUMMY_90 */
#define DPTX14_MAC_IP_DUMMY_90_irq_dsc_chunk_size_chg_en_shift	(7)
#define DPTX14_MAC_IP_DUMMY_90_irq_dsc_chunk_size_chg_en_mask	(0x80)
#define DPTX14_MAC_IP_DUMMY_90_irq_dsc_chunk_size_chg_en(data)	(0x80&((data)<<7))
#define DPTX14_MAC_IP_DUMMY_90_dsc_chunk_size_chg_shift			(6)
#define DPTX14_MAC_IP_DUMMY_90_dsc_chunk_size_chg_mask			(0x40)
#define DPTX14_MAC_IP_DUMMY_90_dsc_chunk_size_chg(data)			(0x40&((data)<<6))
#define DPTX14_MAC_IP_DUMMY_90_Dummy1_shift						(5)
#define DPTX14_MAC_IP_DUMMY_90_Dummy1_mask						(0x20)
#define DPTX14_MAC_IP_DUMMY_90_Dummy1(data)						(0x20&((data)<<5))
#define DPTX14_MAC_IP_DUMMY_90_Dummy0_shift						(4)
#define DPTX14_MAC_IP_DUMMY_90_Dummy0_mask						(0x10)
#define DPTX14_MAC_IP_DUMMY_90_Dummy0(data)						(0x10&((data)<<4))
#define DPTX14_MAC_IP_DUMMY_90_i2s_pr_md_shift					(0)
#define DPTX14_MAC_IP_DUMMY_90_i2s_pr_md_mask					(0x1)
#define DPTX14_MAC_IP_DUMMY_90_i2s_pr_md(data)					(0x1&((data)<<0))

/**
 * DP20_TX_CMU3  : 0x98160c0c
 */

#define DPTX14_MAC_IP_DP20_TX_CMU3     0xb08
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0 0xb44
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL1 0xb48
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2 0xb4c
#define DPTX14_MAC_IP_TEST_OUT_CTRL    0xbe4

/* DPTX14_MAC_IP_DPTX_SFIFO_CTRL0 */
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_tx_en_shift				(7)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_tx_en_mask				(0x80)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_tx_en(data)				(0x80&((data)<<7))
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_dummy_shift					(6)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_dummy_mask					(0x40)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_dummy(data)					(0x40&((data)<<6))
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_rd_start_pos_shift		(3)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_rd_start_pos_mask		(0x38)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_rd_start_pos(data)		(0x38&((data)<<3))
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_xclk_cp_sel_shift		(2)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_xclk_cp_sel_mask			(0x4)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_xclk_cp_sel(data)		(0x4&((data)<<2))
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_rate_mode_shift			(0)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_rate_mode_mask			(0x3)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL0_reg_rate_mode(data)			(0x3&((data)<<0))
/* DPTX14_MAC_IP_DPTX_SFIFO_CTRL2 */
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_dptx_pn_swap_shift		(4)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_dptx_pn_swap_mask		(0xf0)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_dptx_pn_swap(data)		(0xf0&((data)<<4))
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_fifo_in_flip_shift		(3)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_fifo_in_flip_mask		(0x8)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_fifo_in_flip(data)		(0x8&((data)<<3))
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_sfifo_water_level_2_0_shift	(0)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_sfifo_water_level_2_0_mask	(0x7)
#define DPTX14_MAC_IP_DPTX_SFIFO_CTRL2_reg_sfifo_water_level_2_0(data)	(0x7&((data)<<0))

/**
 * U3DP_PHY  : 0x9814f000
 */

#define REG_U3DP_000C				0x018
#define REG_U3DP_000C_usb_REG_DPCMU_DIV16_mask           (0x0c000000)
#define REG_U3DP_000C_usb_REG_DPCMU_DIV16(data)          (0x0c000000&((data)<<26))
#define REG_U3DP_000C_dp_REG_DPCMU_DIV16_mask            (0x30000000)
#define REG_U3DP_000C_dp_REG_DPCMU_DIV16(data)           (0x30000000&((data)<<28))

#define REG_U3DP_000E				0x01c
#define REG_U3DP_000E_usb_REG_DPCMU_DPLL_TEST_DIV_mask   (0x00000007)
#define REG_U3DP_000E_usb_REG_DPCMU_DPLL_TEST_DIV(data)  (0x7&((data)<<0))
#define REG_U3DP_000E_dp_REG_DPCMU_DPLL_TEST_DIV_mask   (0x00000038)
#define REG_U3DP_000E_dp_REG_DPCMU_DPLL_TEST_DIV(data)  (0x38&((data)<<3))
#define REG_U3DP_000E_usb_REG_DPCMU_DPLL_TEST_DIV_EN_mask   (0x00000040)
#define REG_U3DP_000E_usb_REG_DPCMU_DPLL_TEST_DIV_EN(data)  (0x40&((data)<<6))
#define REG_U3DP_000E_dp_REG_DPCMU_DPLL_TEST_DIV_EN_mask   (0x00000080)
#define REG_U3DP_000E_dp_REG_DPCMU_DPLL_TEST_DIV_EN(data)  (0x80&((data)<<7))
#define REG_U3DP_000E_usb_REG_DPCMU_KVCO_RES_mask   (0x00000300)
#define REG_U3DP_000E_usb_REG_DPCMU_KVCO_RES(data)  (0x300&((data)<<8))
#define REG_U3DP_000E_dp_REG_DPCMU_KVCO_RES_mask   (0x00000c00)
#define REG_U3DP_000E_dp_REG_DPCMU_KVCO_RES(data)  (0xc00&((data)<<10))
#define REG_U3DP_000E_usb_REG_DPCMU_MBIAS_POW_mask   (0x00001000)
#define REG_U3DP_000E_usb_REG_DPCMU_MBIAS_POW(data)  (0x1000&((data)<<12))
#define REG_U3DP_000E_dp_REG_DPCMU_MBIAS_POW_mask   (0x00002000)
#define REG_U3DP_000E_dp_REG_DPCMU_MBIAS_POW(data)  (0x2000&((data)<<13))

#define REG_U3DP_0010				0x020
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_CS_mask   (0x00000003)
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_CS(data)  (0x3&((data)<<0))
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_CS_mask    (0x0000000c)
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_CS(data)   (0xc&((data)<<2))
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_DIVNSEL_mask   (0x00000010)
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_DIVNSEL(data)  (0x10&((data)<<4))
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_DIVNSEL_mask    (0x00000020)
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_DIVNSEL(data)   (0x20&((data)<<5))
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_EN_CAP_mask   (0x000000c0)
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_EN_CAP(data)  (0xc0&((data)<<6))
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_EN_CAP_mask    (0x00000300)
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_EN_CAP(data)   (0x300&((data)<<8))
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_EXT_LDO_LV_mask    (0x00000400)
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_EXT_LDO_LV(data)   (0x400&((data)<<10))
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_EXT_LDO_LV_mask     (0x00000800)
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_EXT_LDO_LV(data)    (0x800&((data)<<11))
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_IP_mask    (0x003f0000)
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_IP(data)   (0x3f0000&((data)<<16))
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_IP_mask     (0x0fc00000)
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_IP(data)    (0xfc00000&((data)<<22))
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_KVCO_mask    (0x10000000)
#define REG_U3DP_0010_usb_REG_DPCMU_PLL_KVCO(data)   (0x10000000&((data)<<28))
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_KVCO_mask     (0x20000000)
#define REG_U3DP_0010_dp_REG_DPCMU_PLL_KVCO(data)    (0x20000000&((data)<<29))

#define REG_U3DP_0012				0x024
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_LDO_LV_SEL_mask    (0x00000003)
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_LDO_LV_SEL(data)   (0x3&((data)<<0))
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_LDO_POW_mask      (0x00000004)
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_LDO_POW(data)     (0x4&((data)<<2))
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_LDO_POW_mask       (0x00000008)
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_LDO_POW(data)      (0x8&((data)<<3))
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_M1_mask           (0x00000700)
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_M1(data)          (0x700&((data)<<8))
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_M1_mask            (0x00003800)
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_M1(data)           (0x3800&((data)<<11))
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_M2_mask           (0x000f0000)
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_M2(data)          (0xf0000&((data)<<16))
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_M2_mask            (0x00f00000)
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_M2(data)           (0xf00000&((data)<<20))
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_POW_mask          (0x01000000)
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_POW(data)         (0x1000000&((data)<<24))
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_POW_mask           (0x02000000)
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_POW(data)          (0x2000000&((data)<<25))
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_RS_mask           (0x1c000000)
#define REG_U3DP_0012_usb_REG_DPCMU_PLL_RS(data)          (0x1c000000&((data)<<26))
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_RS_mask            (0xe0000000)
#define REG_U3DP_0012_dp_REG_DPCMU_PLL_RS(data)           (0xe0000000&((data)<<29))

#define REG_U3DP_0014				0x028
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_RSTB_mask   (0x00000001)
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_RSTB(data)  (0x1&((data)<<0))
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_RSTB_mask    (0x00000002)
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_RSTB(data)   (0x2&((data)<<1))
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_TSPC_SEL_mask   (0x00000004)
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_TSPC_SEL(data)  (0x4&((data)<<2))
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_TSPC_SEL_mask    (0x00000008)
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_TSPC_SEL(data)   (0x8&((data)<<3))
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_TST_POW_mask   (0x00000010)
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_TST_POW(data)  (0x10&((data)<<4))
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_TST_POW_mask    (0x00000020)
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_TST_POW(data)   (0x20&((data)<<5))
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_WDRST_mask   (0x00040000)
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_WDRST(data)  (0x40000&((data)<<18))
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_WDRST_mask    (0x00080000)
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_WDRST(data)   (0x80000&((data)<<19))
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_WDSET_mask   (0x00100000)
#define REG_U3DP_0014_usb_REG_DPCMU_PLL_WDSET(data)  (0x100000&((data)<<20))
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_WDSET_mask    (0x00200000)
#define REG_U3DP_0014_dp_REG_DPCMU_PLL_WDSET(data)   (0x200000&((data)<<21))
#define REG_U3DP_0014_usb_REG_DPCMU_PREDIV_SEL_mask   (0x00400000)
#define REG_U3DP_0014_usb_REG_DPCMU_PREDIV_SEL(data)  (0x400000&((data)<<22))
#define REG_U3DP_0014_dp_REG_DPCMU_PREDIV_SEL_mask    (0x00800000)
#define REG_U3DP_0014_dp_REG_DPCMU_PREDIV_SEL(data)   (0x800000&((data)<<23))
#define REG_U3DP_0014_usb_REG_DPCMU_SEL_DUAL_R_mask   (0x03000000)
#define REG_U3DP_0014_usb_REG_DPCMU_SEL_DUAL_R(data)  (0x3000000&((data)<<24))
#define REG_U3DP_0014_dp_REG_DPCMU_SEL_DUAL_R_mask    (0x0c000000)
#define REG_U3DP_0014_dp_REG_DPCMU_SEL_DUAL_R(data)   (0xc000000&((data)<<26))

#define REG_U3DP_0016				0x02c
#define REG_U3DP_0016_usb_REG_DPCMU_VSET_SEL_mask   (0x00000008)
#define REG_U3DP_0016_usb_REG_DPCMU_VSET_SEL(data)  (0x8&((data)<<3))
#define REG_U3DP_0016_dp_REG_DPCMU_VSET_SEL_mask    (0x00000010)
#define REG_U3DP_0016_dp_REG_DPCMU_VSET_SEL(data)   (0x10&((data)<<4))
#define REG_U3DP_0016_usb_REG_DPLL_BPSIN_mask       (0x00000020)
#define REG_U3DP_0016_usb_REG_DPLL_BPSIN(data)      (0x20&((data)<<5))
#define REG_U3DP_0016_dp_REG_DPLL_BPSIN_mask        (0x00000040)
#define REG_U3DP_0016_dp_REG_DPLL_BPSIN(data)       (0x40&((data)<<6))
#define REG_U3DP_0016_usb_REG_DPLL_BPSPI_mask       (0x00000080)
#define REG_U3DP_0016_usb_REG_DPLL_BPSPI(data)      (0x80&((data)<<7))
#define REG_U3DP_0016_dp_REG_DPLL_BPSPI_mask        (0x00000100)
#define REG_U3DP_0016_dp_REG_DPLL_BPSPI(data)       (0x100&((data)<<8))
#define REG_U3DP_0016_usb_REG_DPLL_IP_mask       (0x000f0000)
#define REG_U3DP_0016_usb_REG_DPLL_IP(data)      (0xf0000&((data)<<16))
#define REG_U3DP_0016_dp_REG_DPLL_IP_mask        (0x00f00000)
#define REG_U3DP_0016_dp_REG_DPLL_IP(data)       (0xf00000&((data)<<20))
#define REG_U3DP_0016_usb_REG_DPLL_N_mask       (0x07000000)
#define REG_U3DP_0016_usb_REG_DPLL_N(data)      (0x7000000&((data)<<24))
#define REG_U3DP_0016_dp_REG_DPLL_N_mask        (0x38000000)
#define REG_U3DP_0016_dp_REG_DPLL_N(data)       (0x38000000&((data)<<27))

#define REG_U3DP_0018				0x030
#define REG_U3DP_0018_usb_REG_DPLL_O_mask       (0x00000007)
#define REG_U3DP_0018_usb_REG_DPLL_O(data)      (0x7&((data)<<0))
#define REG_U3DP_0018_dp_REG_DPLL_O_mask        (0x00000038)
#define REG_U3DP_0018_dp_REG_DPLL_O(data)       (0x38&((data)<<3))
#define REG_U3DP_0018_usb_REG_DPLL_PI_IBSEL_mask       (0x000000c0)
#define REG_U3DP_0018_usb_REG_DPLL_PI_IBSEL(data)      (0xc0&((data)<<6))
#define REG_U3DP_0018_dp_REG_DPLL_PI_IBSEL_mask        (0x00000300)
#define REG_U3DP_0018_dp_REG_DPLL_PI_IBSEL(data)       (0x300&((data)<<8))

#define REG_U3DP_001A				0x034
#define REG_U3DP_001A_usb_REG_DPLL_RS_mask       (0x00001c00)
#define REG_U3DP_001A_usb_REG_DPLL_RS(data)      (0x1c00&((data)<<10))
#define REG_U3DP_001A_dp_REG_DPLL_RS_mask        (0x0000e000)
#define REG_U3DP_001A_dp_REG_DPLL_RS(data)       (0xe000&((data)<<13))
#define REG_U3DP_001A_usb_REG_DPLL_WDSET_mask       (0x00040000)
#define REG_U3DP_001A_usb_REG_DPLL_WDSET(data)      (0x40000&((data)<<18))
#define REG_U3DP_001A_dp_REG_DPLL_WDSET_mask        (0x00080000)
#define REG_U3DP_001A_dp_REG_DPLL_WDSET(data)       (0x80000&((data)<<19))

#define REG_U3DP_004E				0x09c
#define REG_U3DP_004E_dp_REG_SPDSEL_L0_mask       (0x00000380)
#define REG_U3DP_004E_dp_REG_SPDSEL_L0(data)      (0x380&((data)<<7))
#define REG_U3DP_004E_dp_REG_SPDSEL_L1_mask       (0x0000e000)
#define REG_U3DP_004E_dp_REG_SPDSEL_L1(data)      (0xe000&((data)<<13))
#define REG_U3DP_004E_dp_REG_SPDSEL_L2_mask       (0x00380000)
#define REG_U3DP_004E_dp_REG_SPDSEL_L2(data)      (0x380000&((data)<<19))
#define REG_U3DP_004E_dp_REG_SPDSEL_L3_mask       (0x0e000000)
#define REG_U3DP_004E_dp_REG_SPDSEL_L3(data)      (0xe000000&((data)<<25))

#define U3DP_PHY_RG_CMU_DP_DPHY1	0xa00
#define U3DP_PHY_RG_CMU_DP_DPHY1_reg_rg_cmu_dp_ssc_bypass_pi_shift   (0)
#define U3DP_PHY_RG_CMU_DP_DPHY1_reg_rg_cmu_dp_ssc_bypass_pi_mask    (0x1)
#define U3DP_PHY_RG_CMU_DP_DPHY1_reg_rg_cmu_dp_ssc_bypass_pi(data)   (0x1&((data)<<0))

#define U3DP_PHY_RG_CMU_DP_DPHY2	0xa04

#define U3DP_PHY_RG_CMU_DP_DPHY3	0xa08
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_wd_pll_en_ref_en_shift   (31)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_wd_pll_en_ref_en_mask    (0x80000000)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_wd_pll_en_ref_en(data)   (0x80000000&((data)<<31))
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_n_code_shift   (18)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_n_code_mask    (0x7fc0000)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_n_code(data)   (0x7fc0000&((data)<<18))
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_f_code_shift   (0)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_f_code_mask    (0x1fff)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_f_code(data)   (0x1fff&((data)<<0))

#define U3DP_PHY_RG_CMU_DP_DPHY3	0xa08
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_wd_pll_en_ref_en_shift   (31)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_wd_pll_en_ref_en_mask    (0x80000000)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_wd_pll_en_ref_en(data)   (0x80000000&((data)<<31))
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_n_code_shift   (18)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_n_code_mask    (0x7fc0000)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_n_code(data)   (0x7fc0000&((data)<<18))
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_f_code_shift   (0)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_f_code_mask    (0x1fff)
#define U3DP_PHY_RG_CMU_DP_DPHY3_reg_rg_cmu_dp_ssc_f_code(data)   (0x1fff&((data)<<0))

#define U3DP_PHY_RG_CMU_DP_DPHY5	0xa10
#define U3DP_PHY_RG_CMU_DP_DPHY5_reg_rg_cmu_dp_ssc_tbase_shift   (4)
#define U3DP_PHY_RG_CMU_DP_DPHY5_reg_rg_cmu_dp_ssc_tbase_mask    (0xfff0)
#define U3DP_PHY_RG_CMU_DP_DPHY5_reg_rg_cmu_dp_ssc_tbase(data)   (0xfff0&((data)<<4))

#define U3DP_PHY_RG_CMU_DP_DPHY6    0xa4c
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_wd_force_clkrdy_shift   (31)
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_wd_force_clkrdy_mask    (0x80000000)
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_wd_force_clkrdy(data)   (0x80000000&((data)<<31))
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_wd_time0_ck_sel_shift   (30)
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_wd_time0_ck_sel_mask    (0x40000000)
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_wd_time0_ck_sel(data)   (0x40000000&((data)<<30))
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_ssc_step_in_shift   (16)
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_ssc_step_in_mask    (0x1fff0000)
#define U3DP_PHY_RG_CMU_DP_DPHY6_reg_rg_cmu_dp_ssc_step_in(data)   (0x1fff0000&((data)<<16))

#define U3DP_PHY_RG_CMU_DP_DPHY8	0xa54
#define U3DP_PHY_RG_CMU_DP_DPHY8_reg_rg_cmu_dp_wd_time_rdy_ckout_mask	(0xc00)
#define U3DP_PHY_RG_CMU_DP_DPHY8_reg_rg_cmu_dp_wd_time_rdy_ckout(data)	(0xc00&((data)<<10))
#define U3DP_PHY_RG_CMU_DP_DPHY8_reg_rg_cmu_dp_wd_time0_ck_mask			(0x7000)
#define U3DP_PHY_RG_CMU_DP_DPHY8_reg_rg_cmu_dp_wd_time0_ck(data)		(0x7000&((data)<<12))

#define U3DP_PHY_PCS_USB31_DP14_DPHY2	0xe04
#define U3DP_PHY_PCS_USB31_DP14_DPHY2_reg_spd_ctrl3(data)   (0xe000000&((data)<<25))
#define U3DP_PHY_PCS_USB31_DP14_DPHY2_reg_spd_ctrl2(data)   (0x1c00000&((data)<<22))
#define U3DP_PHY_PCS_USB31_DP14_DPHY2_reg_spd_ctrl1(data)   (0x380000&((data)<<19))
#define U3DP_PHY_PCS_USB31_DP14_DPHY2_reg_spd_ctrl0(data)   (0x70000&((data)<<16))
#define U3DP_PHY_PCS_USB31_DP14_DPHY2_reg_rst_dly(data)     (0x180&((data)<<7))

#define U3DP_PHY_PCS_USB31_DP14_DPHY3	0xe08
#define U3DP_PHY_PCS_USB31_DP14_DPHY3_reg_dp_tx_en_l3(data)   (0x80000&((data)<<19))
#define U3DP_PHY_PCS_USB31_DP14_DPHY3_reg_dp_tx_en_l2(data)   (0x40000&((data)<<18))
#define U3DP_PHY_PCS_USB31_DP14_DPHY3_reg_dp_tx_en_l1(data)   (0x20000&((data)<<17))
#define U3DP_PHY_PCS_USB31_DP14_DPHY3_reg_dp_tx_en_l0(data)   (0x10000&((data)<<16))

#define U3DP_PHY_PCS_USB31_DP14_DPHY4	0xe0c
#define U3DP_PHY_PCS_USB31_DP14_DPHY4_reg_dpll_rstb(data)   (0x2&((data)<<1))
#define U3DP_PHY_PCS_USB31_DP14_DPHY4_reg_dpll_pow(data)   (0x1&((data)<<0))

#endif // _RTK_DPTX_KENT_REG_H
