$date
  Thu Jun  1 11:59:18 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module test3 $end
$var reg 16 ! input[15:0] $end
$var reg 2 " output[1:0] $end
$scope module cal $end
$var reg 16 # input[15:0] $end
$var reg 2 $ output[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1100110000111111 !
b01 "
b1100110000111111 #
b01 $
#10000
b1111111111111111 !
b00 "
b1111111111111111 #
b00 $
#20000
