<!DOCTYPE html><html><head><meta name="generator" content="Gatsby 2.22.17"/><title data-react-helmet="true">Scalable and Generic Logic Synthesis - Siang-Yun Lee 李瓖芸</title><link data-react-helmet="true" href="https://fonts.googleapis.com/css?family=Roboto:400,400i,700,700i&amp;display=swap" rel="stylesheet"/><link data-react-helmet="true" rel="stylesheet" href="/assets/css/main.css"/><meta data-react-helmet="true" charSet="utf-8"/><meta data-react-helmet="true" name="viewport" content="width=device-width, initialScale=1.0"/><meta data-react-helmet="true" name="description" content="Siang-Yun&#x27;s personal website"/><link as="script" rel="preload" href="/29107295-36e60bad8a02b5426955.js"/><link as="script" rel="preload" href="/component---src-templates-page-js-6c1571da968124101d9e.js"/><link as="script" rel="preload" href="/commons-382c254cbe3911f9057e.js"/><link as="script" rel="preload" href="/app-ede7a03ff540bb8dfe4f.js"/><link as="script" rel="preload" href="/framework-81e6052b3504df28bf0b.js"/><link as="script" rel="preload" href="/webpack-runtime-e7c09aeba077333f52b8.js"/><link as="fetch" rel="preload" href="/page-data/projects/scalable_generic_ls/page-data.json" crossorigin="anonymous"/><link as="fetch" rel="preload" href="/page-data/app-data.json" crossorigin="anonymous"/></head><body><noscript id="gatsby-noscript">This app works best with JavaScript enabled.</noscript><div id="___gatsby"><div style="outline:none" tabindex="-1" id="gatsby-focus-wrapper"><div id="page" class="site style-simple palette-orange"><header id="masthead" class="site-header dark"><div class="site-header-wrap"><div class="site-header-inside"><div class="site-branding"><p class="profile"><a href="/"><img src="/images/spectacular-onion.jpg" class="avatar" alt="Author Avatar"/></a></p><div class="site-identity"><p class="site-title"><a href="/">Siang-Yun Lee</a></p><p class="site-description">李瓖芸 • Sonia</p></div><button id="menu-toggle" class="menu-toggle"><span class="screen-reader-text">Menu</span><span class="icon-menu" aria-hidden="true"></span></button></div><nav id="main-navigation" class="site-navigation" aria-label="Main Navigation"><div class="site-nav-wrap"><div class="site-nav-inside"><ul class="menu"><li class="menu-item"><a href="/">Home</a></li><li class="menu-item"><a href="/about/">About</a></li><li class="menu-item"><a href="/projects/">Projects</a></li><li class="menu-item"><a href="/blog/">Blog</a></li></ul><div class="social-links"><a href="mailto:siang-yun.lee@epfl.ch" class="button button-icon" target="_blank" rel="noopener"><span class="fa fa-envelope" aria-hidden="true"></span><span class="screen-reader-text">E-mail</span></a><a href="https://github.com/lee30sonia" class="button button-icon" target="_blank" rel="noopener"><span class="fab fa-github" aria-hidden="true"></span><span class="screen-reader-text">GitHub</span></a><a href="https://www.facebook.com/Sonia.Lee.Happy/" class="button button-icon" target="_blank" rel="noopener"><span class="fab fa-facebook" aria-hidden="true"></span><span class="screen-reader-text">Facebook</span></a><a href="https://www.linkedin.com/in/siang-yun-lee-7938a115a/" class="button button-icon" target="_blank" rel="noopener"><span class="fab fa-linkedin" aria-hidden="true"></span><span class="screen-reader-text">LinkedIn</span></a><a href="https://scholar.google.com/citations?user=icugAzkAAAAJ" target="_blank" rel="noopener">Google Scholar</a><a href="https://orcid.org/0000-0001-5907-2314" target="_blank" rel="noopener">ORCID</a></div></div></div></nav></div></div></header><div id="content" class="site-content"><div class="inner"><main id="main" class="site-main"><article class="post page post-full"><div class="post-content inner-sm"><h3>Scalable and Generic Logic Synthesis</h3><p>(since 02/2020, PhD research) <br/>
Advisor: Professor Giovanni De Micheli, EPFL</p><hr/><p>Circuit simulation is often used in Boolean methods as an efficient approximator of the Boolean functions embedded in logic networks. In the simulation-guided logic synthesis and verification paradigm, efforts are made in pre-generating a set of high-quality, expressive simulation patterns, which can be reused many times, to guide more efficient and powerful logic optimization. On one hand, using partial simulation, global Boolean information can be taken into account with low cost to improve optimization quality. On the other hand, using expressive simulation patterns, expensive SAT-solver calls are reduced and efficiency is enhanced. [1,2]</p><p>Classic cut-based Boolean rewriting algorithms usually rely on a database of minimal circuit implementations. They are difficult to be extended to larger than 4-cuts due to the exponential growth of the number of cuts and of the database. Thus, we propose &quot;window rewriting&quot;, which (1) builds <em>one</em> good-quality window around each node instead of computing <em>many</em> cuts; and (2) heuristically resynthesize the window on the fly instead of looking up in a database. [4]</p><p><em>Logic resynthesis</em> is the problem of finding a <em>dependency function</em> to re-express a given <em>target function</em> in terms of some (given) <em>divisor functions</em>. The AIG resynthesis algorithm detailed in [4] is used in both simulation-guided resubstitution [2] and window rewriting [4]. As its counterpart for MIG optimization, a top-down decomposition-based method to resynthesize MIGs is proposed in [3].</p><h4>Related publications</h4><ol><li>Siang-Yun Lee, Heinz Riener, Alan Mishchenko, Robert K. Brayton, and Giovanni De Micheli. &quot;Simulation-Guided Boolean Resubstitution,&quot; <em>2020 International Workshop on Logic and Synthesis (IWLS).</em> (<a href="https://arxiv.org/abs/2007.02579">arXiv</a>)</li><li>Siang-Yun Lee, Heinz Riener, Alan Mishchenko, Robert K. Brayton, and Giovanni De Micheli. &quot;Simulation-Guided Logic Synthesis and Verification,&quot; <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).</em> (<a href="https://ieeexplore.ieee.org/document/9524746">IEEEXplore</a>)</li><li>Siang-Yun Lee, Heinz Riener, and Giovanni De Micheli. &quot;Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition,&quot; <em>2021 International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems (DDECS).</em> (<a href="https://ieeexplore.ieee.org/abstract/document/9417058">IEEEXplore</a>)</li><li>Heinz Riener, Siang-Yun Lee, Alan Mishchenko, and Giovanni De Micheli. &quot;Boolean Rewriting Strikes Back: Reconvergence-Driven Windowing Meets Resynthesis,&quot; <em>2021 International Workshop on Logic and Synthesis (IWLS).</em></li></ol><h4>Open-source implementation</h4><ul><li>Simulation-guided resubstitution: <a href="https://github.com/lsils/mockturtle/blob/master/experiments/sim_resubstitution.cpp">experiment</a>, <a href="https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/sim_resub.hpp">algorithm</a></li><li>Expressive simulation pattern generation: <a href="https://github.com/lsils/mockturtle/blob/master/experiments/pattern_generation.cpp">experiment</a>, <a href="https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/pattern_generation.hpp">algorithm</a></li><li>AIG/XAG resynthesis: <a href="https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/resyn_engines/xag_resyn.hpp">algorithm</a></li><li>MIG resynthesis: <a href="https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/resyn_engines/mig_resyn.hpp#L211">algorithm</a></li><li>Window rewriting: <a href="https://github.com/lsils/mockturtle/blob/master/experiments/window_rewriting.cpp">experiment</a>, <a href="https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/window_rewriting.hpp">algorithm</a></li></ul><p><a href="/projects">Back</a></p></div></article></main><footer id="colophon" class="site-footer inner-sm"><p class="site-info"><span class="copyright">© All rights reserved.</span><a href="https://www.stackbit.com" target="_blank" rel="noopener">Made with Stackbit.</a></p><a href="#page" id="to-top" class="to-top"><span class="icon-arrow-up" aria-hidden="true"></span><span class="screen-reader-text">Back to top</span></a></footer></div></div></div></div><div id="gatsby-announcer" style="position:absolute;top:0;width:1px;height:1px;padding:0;overflow:hidden;clip:rect(0, 0, 0, 0);white-space:nowrap;border:0" aria-live="assertive" aria-atomic="true"></div></div><script src="/assets/js/plugins.js"></script><script src="/assets/js/main.js"></script><script id="gatsby-script-loader">/*<![CDATA[*/window.pagePath="/projects/scalable_generic_ls/";/*]]>*/</script><script id="gatsby-chunk-mapping">/*<![CDATA[*/window.___chunkMapping={"app":["/app-ede7a03ff540bb8dfe4f.js"],"component---src-templates-advanced-js":["/component---src-templates-advanced-js-5a1f69009c536cb5d39a.js"],"component---src-templates-blog-js":["/component---src-templates-blog-js-c9961a0df578d930c782.js"],"component---src-templates-page-js":["/component---src-templates-page-js-6c1571da968124101d9e.js"]};/*]]>*/</script><script src="/webpack-runtime-e7c09aeba077333f52b8.js" async=""></script><script src="/framework-81e6052b3504df28bf0b.js" async=""></script><script src="/app-ede7a03ff540bb8dfe4f.js" async=""></script><script src="/commons-382c254cbe3911f9057e.js" async=""></script><script src="/component---src-templates-page-js-6c1571da968124101d9e.js" async=""></script><script src="/29107295-36e60bad8a02b5426955.js" async=""></script></body></html>