// Seed: 1413489499
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    output logic id_3,
    output tri1 id_4,
    output wire id_5
);
  assign id_5 = -1;
  always if (id_2) id_3 <= 1;
  wire id_7 = id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3
);
  assign module_3.id_3 = 0;
  assign id_1 = id_0;
  tri id_5 = -1;
  assign id_1 = id_5;
endmodule
module module_3 (
    output tri  id_0,
    input  wire id_1,
    input  wire id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  tri1 id_5,
    input  tri1 id_6
);
  assign id_0 = -1 || -1;
  module_2 modCall_1 (
      id_3,
      id_0,
      id_6,
      id_0
  );
endmodule
