digraph "CFG for '_Z9u8_to_f32PKhPfj' function" {
	label="CFG for '_Z9u8_to_f32PKhPfj' function";

	Node0x6467050 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp ult i32 %12, %2\l  br i1 %13, label %14, label %21\l|{<s0>T|<s1>F}}"];
	Node0x6467050:s0 -> Node0x6468f50;
	Node0x6467050:s1 -> Node0x6468fe0;
	Node0x6468f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %15\l  %17 = load i8, i8 addrspace(1)* %16, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %18 = uitofp i8 %17 to float\l  %19 = fmul contract float %18, 0x3F70101020000000\l  %20 = getelementptr inbounds float, float addrspace(1)* %1, i64 %15\l  store float %19, float addrspace(1)* %20, align 4, !tbaa !10\l  br label %21\l}"];
	Node0x6468f50 -> Node0x6468fe0;
	Node0x6468fe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%21:\l21:                                               \l  ret void\l}"];
}
