Analysis & Synthesis report for HW3_2
Tue Apr 14 03:37:27 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for Read_counter:inst2|lpm_counter:lpm_counter_component
 12. Parameter Settings for User Entity Instance: lpm_bustri0:inst49|lpm_bustri:lpm_bustri_component
 13. Parameter Settings for User Entity Instance: lpm_mux1:inst26|lpm_mux:lpm_mux_component
 14. Parameter Settings for User Entity Instance: lpm_mux7:inst12|lpm_mux:lpm_mux_component
 15. Parameter Settings for User Entity Instance: lpm_dff3:inst6|lpm_ff:lpm_ff_component
 16. Parameter Settings for User Entity Instance: lpm_mux5:inst58|lpm_mux:lpm_mux_component
 17. Parameter Settings for User Entity Instance: Read_counter:inst2|lpm_counter:lpm_counter_component
 18. Parameter Settings for User Entity Instance: lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
 19. Parameter Settings for User Entity Instance: lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
 20. Port Connectivity Checks: "Synchronization:inst67|LA_TRIG:LA_TRIG_1"
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Apr 14 03:37:27 2015        ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name               ; HW3_2                                        ;
; Top-level Entity Name       ; NS3                                          ;
; Family                      ; MAX II                                       ;
; Total logic elements        ; 599                                          ;
; Total pins                  ; 97                                           ;
; Total virtual pins          ; 0                                            ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                ;
+-----------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM570T144C5       ;                    ;
; Top-level entity name                                                      ; NS3                ; HW3_2              ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; WIN_Counter.v                    ; yes             ; User Verilog HDL File              ; C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v                   ;
; lpm_mux7.tdf                     ; yes             ; User Wizard-Generated File         ; C:/Projects/Altera/NS3_HWrev3_2/lpm_mux7.tdf                    ;
; Registers.v                      ; yes             ; User Verilog HDL File              ; C:/Projects/Altera/NS3_HWrev3_2/Registers.v                     ;
; Synchronization.v                ; yes             ; User Verilog HDL File              ; C:/Projects/Altera/NS3_HWrev3_2/Synchronization.v               ;
; NS3.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf                         ;
; Read_counter.tdf                 ; yes             ; User Wizard-Generated File         ; C:/Projects/Altera/NS3_HWrev3_2/Read_counter.tdf                ;
; lpm_mux5.tdf                     ; yes             ; User Wizard-Generated File         ; C:/Projects/Altera/NS3_HWrev3_2/lpm_mux5.tdf                    ;
; lpm_mux1.tdf                     ; yes             ; User Wizard-Generated File         ; C:/Projects/Altera/NS3_HWrev3_2/lpm_mux1.tdf                    ;
; lpm_bustri0.tdf                  ; yes             ; User Wizard-Generated File         ; C:/Projects/Altera/NS3_HWrev3_2/lpm_bustri0.tdf                 ;
; lpm_dff3.v                       ; yes             ; User Wizard-Generated File         ; C:/Projects/Altera/NS3_HWrev3_2/lpm_dff3.v                      ;
; Decimation_counter.v             ; yes             ; User Verilog HDL File              ; C:/Projects/Altera/NS3_HWrev3_2/Decimation_counter.v            ;
; MIN_MAX_RLE.v                    ; yes             ; User Verilog HDL File              ; C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v                   ;
; lpm_mux.inc                      ; yes             ; Auto-Found AHDL File               ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.inc     ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.inc ;
; trigger.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/Projects/Altera/NS3_HWrev3_2/trigger.v                       ;
; lpm_bustri.inc                   ; yes             ; Auto-Found AHDL File               ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.inc  ;
; MIN_MAX.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v                       ;
; RLE.v                            ; yes             ; Auto-Found Verilog HDL File        ; C:/Projects/Altera/NS3_HWrev3_2/RLE.v                           ;
; la_trig.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/Projects/Altera/NS3_HWrev3_2/la_trig.v                       ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf  ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf     ;
; db/mux_l9c.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Projects/Altera/NS3_HWrev3_2/db/mux_l9c.tdf                  ;
; db/mux_h9c.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Projects/Altera/NS3_HWrev3_2/db/mux_h9c.tdf                  ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf      ;
; db/mux_6bc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf                  ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf ;
; db/cntr_lkh.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf                 ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Total logic elements                        ; 599    ;
;     -- Combinational with no register       ; 245    ;
;     -- Register only                        ; 227    ;
;     -- Combinational with a register        ; 127    ;
;                                             ;        ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 120    ;
;     -- 3 input functions                    ; 165    ;
;     -- 2 input functions                    ; 81     ;
;     -- 1 input functions                    ; 5      ;
;     -- 0 input functions                    ; 1      ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 486    ;
;     -- arithmetic mode                      ; 113    ;
;     -- qfbk mode                            ; 0      ;
;     -- register cascade mode                ; 0      ;
;     -- synchronous clear/load mode          ; 101    ;
;     -- asynchronous clear/load mode         ; 18     ;
;                                             ;        ;
; Total registers                             ; 354    ;
; Total logic cells in carry chains           ; 124    ;
; I/O pins                                    ; 97     ;
; Maximum fan-out node                        ; IN_CLK ;
; Maximum fan-out                             ; 227    ;
; Total fan-out                               ; 2277   ;
; Average fan-out                             ; 3.27   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                               ; Library Name ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------+--------------+
; |NS3                                      ; 599 (9)     ; 354          ; 0          ; 97   ; 0            ; 245 (4)      ; 227 (2)           ; 127 (3)          ; 124 (0)         ; 0 (0)      ; |NS3                                                                              ; work         ;
;    |Decimation_counter:inst13|            ; 34 (34)     ; 26           ; 0          ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 25 (25)          ; 24 (24)         ; 0 (0)      ; |NS3|Decimation_counter:inst13                                                    ; work         ;
;    |MIN_MAX_RLE:inst65|                   ; 173 (8)     ; 130          ; 0          ; 0    ; 0            ; 43 (0)       ; 81 (8)            ; 49 (0)           ; 40 (0)          ; 0 (0)      ; |NS3|MIN_MAX_RLE:inst65                                                           ; work         ;
;       |MIN_MAX:MIN_MAX_1|                 ; 125 (125)   ; 88           ; 0          ; 0    ; 0            ; 37 (37)      ; 48 (48)           ; 40 (40)          ; 32 (32)         ; 0 (0)      ; |NS3|MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1                                         ; work         ;
;       |RLE:RLE_1|                         ; 40 (40)     ; 34           ; 0          ; 0    ; 0            ; 6 (6)        ; 25 (25)           ; 9 (9)            ; 8 (8)           ; 0 (0)      ; |NS3|MIN_MAX_RLE:inst65|RLE:RLE_1                                                 ; work         ;
;    |Read_counter:inst2|                   ; 19 (0)      ; 18           ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 18 (0)           ; 18 (0)          ; 0 (0)      ; |NS3|Read_counter:inst2                                                           ; work         ;
;       |lpm_counter:lpm_counter_component| ; 19 (0)      ; 18           ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 18 (0)           ; 18 (0)          ; 0 (0)      ; |NS3|Read_counter:inst2|lpm_counter:lpm_counter_component                         ; work         ;
;          |cntr_lkh:auto_generated|        ; 19 (19)     ; 18           ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 18 (18)          ; 18 (18)         ; 0 (0)      ; |NS3|Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated ; work         ;
;    |Registers:inst|                       ; 235 (235)   ; 116          ; 0          ; 0    ; 0            ; 119 (119)    ; 116 (116)         ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |NS3|Registers:inst                                                               ; work         ;
;    |Synchronization:inst67|               ; 60 (1)      ; 21           ; 0          ; 0    ; 0            ; 39 (0)       ; 9 (0)             ; 12 (1)           ; 24 (0)          ; 0 (0)      ; |NS3|Synchronization:inst67                                                       ; work         ;
;       |trigger:trigger_1|                 ; 59 (59)     ; 20           ; 0          ; 0    ; 0            ; 39 (39)      ; 9 (9)             ; 11 (11)          ; 24 (24)         ; 0 (0)      ; |NS3|Synchronization:inst67|trigger:trigger_1                                     ; work         ;
;    |WIN_Counter:inst68|                   ; 33 (33)     ; 20           ; 0          ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 20 (20)          ; 18 (18)         ; 0 (0)      ; |NS3|WIN_Counter:inst68                                                           ; work         ;
;    |lpm_dff3:inst6|                       ; 18 (0)      ; 18           ; 0          ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |NS3|lpm_dff3:inst6                                                               ; work         ;
;       |lpm_ff:lpm_ff_component|           ; 18 (18)     ; 18           ; 0          ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |NS3|lpm_dff3:inst6|lpm_ff:lpm_ff_component                                       ; work         ;
;    |lpm_mux5:inst58|                      ; 18 (0)      ; 0            ; 0          ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |NS3|lpm_mux5:inst58                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|         ; 18 (0)      ; 0            ; 0          ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |NS3|lpm_mux5:inst58|lpm_mux:lpm_mux_component                                    ; work         ;
;          |mux_6bc:auto_generated|         ; 18 (18)     ; 0            ; 0          ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |NS3|lpm_mux5:inst58|lpm_mux:lpm_mux_component|mux_6bc:auto_generated             ; work         ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; Synchronization:inst67|LA_TRIG:LA_TRIG_1|trig_out ; Stuck at VCC due to stuck port data_in ;
; Decimation_counter:inst13|str_wr                  ; Merged with inst37                     ;
; Total Number of Removed Registers = 2             ;                                        ;
+---------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 354   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 91    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 18    ;
; Number of registers using Clock Enable       ; 245   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NS3|MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SYNC_OUT_DATA[0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NS3|MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_B[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NS3|MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MIN_DATA_IN_B[0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NS3|MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_B[5]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NS3|MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MIN_DATA_IN_A[3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NS3|MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[3]  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |NS3|WIN_Counter:inst68|WINcnt[16]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |NS3|Synchronization:inst67|trigger:trigger_1|SlCounter[5]  ;
; 33:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; No         ; |NS3|Registers:inst|Mux1                                    ;
; 33:1               ; 2 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |NS3|Registers:inst|Mux6                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for Read_counter:inst2|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------+
; Assignment                ; Value ; From ; To                               ;
+---------------------------+-------+------+----------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                ;
+---------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:inst49|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                                ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst26|lpm_mux:lpm_mux_component ;
+------------------------+---------+-----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                ;
+------------------------+---------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 8       ; Untyped                                             ;
; LPM_SIZE               ; 2       ; Untyped                                             ;
; LPM_WIDTHS             ; 1       ; Untyped                                             ;
; LPM_PIPELINE           ; 0       ; Untyped                                             ;
; CBXI_PARAMETER         ; mux_l9c ; Untyped                                             ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                             ;
+------------------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux7:inst12|lpm_mux:lpm_mux_component ;
+------------------------+---------+-----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                ;
+------------------------+---------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 1       ; Untyped                                             ;
; LPM_SIZE               ; 4       ; Untyped                                             ;
; LPM_WIDTHS             ; 2       ; Untyped                                             ;
; LPM_PIPELINE           ; 0       ; Untyped                                             ;
; CBXI_PARAMETER         ; mux_h9c ; Untyped                                             ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                             ;
+------------------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_dff3:inst6|lpm_ff:lpm_ff_component ;
+------------------------+---------+--------------------------------------------------+
; Parameter Name         ; Value   ; Type                                             ;
+------------------------+---------+--------------------------------------------------+
; LPM_WIDTH              ; 18      ; Signed Integer                                   ;
; LPM_AVALUE             ; UNUSED  ; Untyped                                          ;
; LPM_SVALUE             ; UNUSED  ; Untyped                                          ;
; LPM_FFTYPE             ; DFF     ; Untyped                                          ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                          ;
; CBXI_PARAMETER         ; NOTHING ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                   ;
+------------------------+---------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux5:inst58|lpm_mux:lpm_mux_component ;
+------------------------+---------+-----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                ;
+------------------------+---------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 18      ; Untyped                                             ;
; LPM_SIZE               ; 2       ; Untyped                                             ;
; LPM_WIDTHS             ; 1       ; Untyped                                             ;
; LPM_PIPELINE           ; 0       ; Untyped                                             ;
; CBXI_PARAMETER         ; mux_6bc ; Untyped                                             ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                             ;
+------------------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Read_counter:inst2|lpm_counter:lpm_counter_component ;
+------------------------+-----------+--------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                         ;
+------------------------+-----------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 18        ; Untyped                                                      ;
; LPM_DIRECTION          ; DEFAULT   ; Untyped                                                      ;
; LPM_MODULUS            ; 0         ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_USED ; Untyped                                                      ;
; DEVICE_FAMILY          ; MAX II    ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON        ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART     ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON        ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE      ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_lkh  ; Untyped                                                      ;
+------------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                               ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                               ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synchronization:inst67|LA_TRIG:LA_TRIG_1"                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_MODE ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "SYNC_MODE[1..1]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 14 03:37:19 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NS3_HWrev3_2 -c HW3_2
Info: Found 1 design units, including 1 entities, in source file win_counter.v
    Info: Found entity 1: WIN_Counter
Info: Found 1 design units, including 1 entities, in source file lpm_mux7.tdf
    Info: Found entity 1: lpm_mux7
Info: Found 1 design units, including 1 entities, in source file lpm_mux8.tdf
    Info: Found entity 1: lpm_mux8
Info: Found 1 design units, including 1 entities, in source file lpm_or0.tdf
    Info: Found entity 1: lpm_or0
Info: Found 1 design units, including 1 entities, in source file lpm_and1.tdf
    Info: Found entity 1: lpm_and1
Info: Found 1 design units, including 1 entities, in source file lpm_dff4.tdf
    Info: Found entity 1: lpm_dff4
Info: Found 1 design units, including 1 entities, in source file lpm_xor1.tdf
    Info: Found entity 1: lpm_xor1
Info: Found 1 design units, including 1 entities, in source file lpm_or1.tdf
    Info: Found entity 1: lpm_or1
Info: Found 1 design units, including 1 entities, in source file lpm_and0.tdf
    Info: Found entity 1: lpm_and0
Info: Found 1 design units, including 1 entities, in source file lpm_mux2.tdf
    Info: Found entity 1: lpm_mux2
Info: Found 1 design units, including 1 entities, in source file lpm_dff_min.tdf
    Info: Found entity 1: lpm_dff_min
Info: Found 1 design units, including 1 entities, in source file cntaddr.tdf
    Info: Found entity 1: cntADDR
Info: Found 1 design units, including 1 entities, in source file registers.v
    Info: Found entity 1: Registers
Info: Found 2 design units, including 2 entities, in source file synchronization.v
    Info: Found entity 1: trigger
    Info: Found entity 2: Synchronization
Info: Found 1 design units, including 1 entities, in source file lpm_bustri2.tdf
    Info: Found entity 1: lpm_bustri2
Info: Found 1 design units, including 1 entities, in source file ns3.bdf
    Info: Found entity 1: NS3
Info: Found 1 design units, including 1 entities, in source file read_counter.tdf
    Info: Found entity 1: Read_counter
Info: Found 1 design units, including 1 entities, in source file lpm_mux6.tdf
    Info: Found entity 1: lpm_mux6
Info: Found 1 design units, including 1 entities, in source file lpm_mux5.tdf
    Info: Found entity 1: lpm_mux5
Info: Found 1 design units, including 1 entities, in source file lpm_mux1.tdf
    Info: Found entity 1: lpm_mux1
Info: Found 1 design units, including 1 entities, in source file lpm_mux0.tdf
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file lpm_dff9.tdf
    Info: Found entity 1: lpm_dff9
Info: Found 1 design units, including 1 entities, in source file lpm_dff8.tdf
    Info: Found entity 1: lpm_dff8
Info: Found 1 design units, including 1 entities, in source file lpm_dff2.tdf
    Info: Found entity 1: lpm_dff2
Info: Found 1 design units, including 1 entities, in source file lpm_dff1.tdf
    Info: Found entity 1: lpm_dff1
Info: Found 1 design units, including 1 entities, in source file lpm_dff0.tdf
    Info: Found entity 1: lpm_dff0
Info: Found 1 design units, including 1 entities, in source file lpm_counter0.tdf
    Info: Found entity 1: lpm_counter0
Info: Found 1 design units, including 1 entities, in source file lpm_compare1.tdf
    Info: Found entity 1: lpm_compare1
Info: Found 1 design units, including 1 entities, in source file lpm_compare0.tdf
    Info: Found entity 1: lpm_compare0
Info: Found 1 design units, including 1 entities, in source file lpm_compare_mp.tdf
    Info: Found entity 1: lpm_compare_mp
Info: Found 1 design units, including 1 entities, in source file lpm_constant2.tdf
    Info: Found entity 1: lpm_constant2
Info: Found 1 design units, including 1 entities, in source file lpm_bustri0.tdf
    Info: Found entity 1: lpm_bustri0
Info: Found 1 design units, including 1 entities, in source file comp.tdf
    Info: Found entity 1: comp
Info: Found 1 design units, including 1 entities, in source file lpm_dff3.v
    Info: Found entity 1: lpm_dff3
Info: Found 1 design units, including 1 entities, in source file lpm_mux4.v
    Info: Found entity 1: lpm_mux4
Info: Found 1 design units, including 1 entities, in source file decimation_counter.v
    Info: Found entity 1: Decimation_counter
Info: Found 1 design units, including 1 entities, in source file pwm_backlight.v
    Info: Found entity 1: PWM_BackLight
Info: Found 1 design units, including 1 entities, in source file lpm_compare2.v
    Info: Found entity 1: lpm_compare2
Info: Found 1 design units, including 1 entities, in source file lpm_inv0.v
    Info: Found entity 1: lpm_inv0
Info: Found 1 design units, including 1 entities, in source file lpm_counter2.v
    Info: Found entity 1: lpm_counter2
Info: Found 1 design units, including 1 entities, in source file lpm_and2.v
    Info: Found entity 1: lpm_and2
Info: Found 1 design units, including 1 entities, in source file lpm_dff5.v
    Info: Found entity 1: lpm_dff5
Info: Found 1 design units, including 1 entities, in source file lpm_dff6.v
    Info: Found entity 1: lpm_dff6
Info: Found 1 design units, including 1 entities, in source file lpm_fifo0.v
    Info: Found entity 1: lpm_fifo0
Info: Found 3 design units, including 3 entities, in source file min_max_rle.v
    Info: Found entity 1: MIN_MAX
    Info: Found entity 2: RLE
    Info: Found entity 3: MIN_MAX_RLE
Info: Found 1 design units, including 1 entities, in source file lpm_counter3.v
    Info: Found entity 1: lpm_counter3
Warning (10236): Verilog HDL Implicit Net warning at Synchronization.v(64): created implicit net for "sync_mode"
Info: Elaborating entity "NS3" for the top level hierarchy
Warning: Primitive "VCC" of instance "inst7" not used
Info: Elaborating entity "Synchronization" for hierarchy "Synchronization:inst67"
Info: Elaborating entity "trigger" for hierarchy "Synchronization:inst67|trigger:trigger_1"
Warning: Using design file la_trig.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: LA_TRIG
Info: Elaborating entity "LA_TRIG" for hierarchy "Synchronization:inst67|LA_TRIG:LA_TRIG_1"
Warning (10036): Verilog HDL or VHDL warning at la_trig.v(17): object "DATA_SYNC" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at la_trig.v(18): object "COND_event_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at la_trig.v(19): object "DIFF_event_reg" assigned a value but never read
Info: Elaborating entity "Registers" for hierarchy "Registers:inst"
Info: Elaborating entity "lpm_bustri0" for hierarchy "lpm_bustri0:inst49"
Info: Elaborating entity "lpm_bustri" for hierarchy "lpm_bustri0:inst49|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "lpm_bustri0:inst49|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "lpm_bustri0:inst49|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info: Parameter "LPM_WIDTH" = "8"
Info: Elaborating entity "lpm_mux1" for hierarchy "lpm_mux1:inst26"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux1:inst26|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux1:inst26|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux1:inst26|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_l9c.tdf
    Info: Found entity 1: mux_l9c
Info: Elaborating entity "mux_l9c" for hierarchy "lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_l9c:auto_generated"
Info: Elaborating entity "Decimation_counter" for hierarchy "Decimation_counter:inst13"
Info: Elaborating entity "lpm_mux7" for hierarchy "lpm_mux7:inst12"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux7:inst12|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux7:inst12|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux7:inst12|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
Info: Found 1 design units, including 1 entities, in source file db/mux_h9c.tdf
    Info: Found entity 1: mux_h9c
Info: Elaborating entity "mux_h9c" for hierarchy "lpm_mux7:inst12|lpm_mux:lpm_mux_component|mux_h9c:auto_generated"
Info: Elaborating entity "MIN_MAX_RLE" for hierarchy "MIN_MAX_RLE:inst65"
Info: Elaborating entity "MIN_MAX" for hierarchy "MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1"
Info: Elaborating entity "RLE" for hierarchy "MIN_MAX_RLE:inst65|RLE:RLE_1"
Warning (10036): Verilog HDL or VHDL warning at RLE.v(15): object "la_in_data_1" assigned a value but never read
Info: Elaborating entity "WIN_Counter" for hierarchy "WIN_Counter:inst68"
Info: Elaborating entity "lpm_dff3" for hierarchy "lpm_dff3:inst6"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_dff3:inst6|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "lpm_dff3:inst6|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "lpm_dff3:inst6|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "18"
Info: Elaborating entity "lpm_mux5" for hierarchy "lpm_mux5:inst58"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux5:inst58|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux5:inst58|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux5:inst58|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "18"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_6bc.tdf
    Info: Found entity 1: mux_6bc
Info: Elaborating entity "mux_6bc" for hierarchy "lpm_mux5:inst58|lpm_mux:lpm_mux_component|mux_6bc:auto_generated"
Info: Elaborating entity "Read_counter" for hierarchy "Read_counter:inst2"
Info: Elaborating entity "lpm_counter" for hierarchy "Read_counter:inst2|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "Read_counter:inst2|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "Read_counter:inst2|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "18"
    Info: Parameter "LPM_DIRECTION" = "UNUSED"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_USED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_lkh.tdf
    Info: Found entity 1: cntr_lkh
Info: Elaborating entity "cntr_lkh" for hierarchy "Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 18 WYSIWYG logic cells and I/Os untouched
Warning: Ignored following assignments for SYNTH_CRITICAL_CLOCK
    Warning: Ignored assignment for SYNTH_CRITICAL_CLOCK for clock "SRAM_CLK" -- no registers were found for this clock
Info: Implemented 696 device resources after synthesis - the final resource count might be different
    Info: Implemented 33 input pins
    Info: Implemented 40 output pins
    Info: Implemented 24 bidirectional pins
    Info: Implemented 599 logic cells
Info: Generated suppressed messages file C:/Projects/Altera/NS3_HWrev3_2/HW3_2.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Tue Apr 14 03:37:27 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Projects/Altera/NS3_HWrev3_2/HW3_2.map.smsg.


