{
 "builder": {
  "_version": "2021.1",
  "_modelsim_ini": {
   "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\_hdl_checker\\modelsim.ini",
   "__class__": "Path"
  },
  "_logger": "hdl_checker.builders.msim",
  "_work_folder": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\_hdl_checker",
  "_builtin_libraries": [
   {
    "name": "mtiUvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vhdlopt_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiPA",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mc2_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "infact",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiRnm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mgc_ams",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "flps_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiUPF",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiOvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "floatfixlib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "osvvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vh_ux01v_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee_env",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiAvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\hdl_checker_project_pid18260_fik3okzy.json",
   "__class__": "Path"
  },
  1720437112.6987238,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\S00_AXIS.v",
     "__class__": "Path"
    },
    "mtime": 1718277740.1448207,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\Convolution.vhd",
     "__class__": "Path"
    },
    "mtime": 1720244337.4332018,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\Convolution.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\Convolution.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\SlidingWindow_4D.v",
     "__class__": "Path"
    },
    "mtime": 1720273097.1397848,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\macro.v",
     "__class__": "Path"
    },
    "mtime": 1720357746.658928,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\layer_wrapper_template.v",
     "__class__": "Path"
    },
    "mtime": 1720357746.658928,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\testbench.sv",
     "__class__": "Path"
    },
    "mtime": 1720439242.3250628,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\ProductCalculation.v",
     "__class__": "Path"
    },
    "mtime": 1720273216.5015113,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\AdderTree.v",
     "__class__": "Path"
    },
    "mtime": 1720279123.0061064,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\LineBuffer.v",
     "__class__": "Path"
    },
    "mtime": 1720273271.092792,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\Conv.v",
     "__class__": "Path"
    },
    "mtime": 1720263982.6579018,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\macro_example.v",
     "__class__": "Path"
    },
    "mtime": 1720357746.658928,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\macro_example.v",
       "__class__": "Path"
      },
      "name": {
       "name": "unflatten_macros.vh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\macro_example.v",
       "__class__": "Path"
      },
      "name": {
       "name": "flatten_macros.vh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        9
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\M00_AXIS.v",
     "__class__": "Path"
    },
    "mtime": 1720357746.657917,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\ReLU.vhd",
     "__class__": "Path"
    },
    "mtime": 1720186216.7223248,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\LineBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1720203746.9045787,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\LineBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_ARITH",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\LineBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\LineBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_UNSIGNED",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\PingPongController.v",
     "__class__": "Path"
    },
    "mtime": 1720273187.884912,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\video_pattern_gen_axis.sv",
     "__class__": "Path"
    },
    "mtime": 1720357746.6659195,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\ConvolutionWrapper.v",
     "__class__": "Path"
    },
    "mtime": 1720275376.930912,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\read_image_file_axis.sv",
     "__class__": "Path"
    },
    "mtime": 1720439130.5430636,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpv_69c8z0.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp_d9rgmhc.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp5n8anrab.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpihtn_1u3.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpeo7smqfd.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp5hhon9j8.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp3iqgekmv.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmppg1lt9xe.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpbaz7kl80.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpjs1101d2.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp1knzugg0.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp00u8ofo5.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpoiske37r.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpx8ews3_n.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\Convolution.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpray9virf.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp8dk0kp7r.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpb6nt87qm.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpsd0hk0z_.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp68fnu1gx.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpzwbiv8bb.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp0uwr45zk.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpnkiab347.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpn9f8fx_e.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpeqhgcq7p.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmppnscer0j.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpu0ihcw93.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpb11zbr32.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpjnrngscc.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp7o5p_rjg.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpwblmf_l8.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\layer_wrapper_template.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpik9871ht.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmphj9_ywsb.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpzr1445bp.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpozcmd53k.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp18w5lizx.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpgs9xv_mj.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpeb3l4sg3.sv",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\testbench.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpc9817dvc.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp65ta3u2x.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpbz65k8uk.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\AdderTree.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\LineBuffer.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpw5jujrnc.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp4yg86chx.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpdjqimh15.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\Conv.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpdsmvmgrc.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpx3puo34q.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\ReLU.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\LineBuffer.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpuugtkvlq.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmppgf986bl.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp1wke5d3d.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpv7n24oz1.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpmb2pw8dt.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpf_hu4ha5.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpf2n3qv78.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp75m6n85k.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpq3djlhmm.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp235x2vjh.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpgivrylk2.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpex7ve22c.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\ConvolutionWrapper.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\read_image_file_axis.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\PingPongController.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "LineBuffer",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15,
      11
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\S00_AXIS.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "S00_AXIS",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\SlidingWindow.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SlidingWindow",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\layer_wrapper_template.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "passthrough_axis",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\ConvolutionWrapper.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ConvolutionWrapper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\CNN_PKG.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "CNN_PKG",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\Convolution.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ConvolutionWrapper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\testbench.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "testbench",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\conv.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Conv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\read_image_file_axis.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "read_image_file_axis",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\LineBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "LineBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\testbench_template.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "testbench",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\ConvolutionWrapper.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ConvolutionWrapper",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\SlidingWindow_4D.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SlidingWindow",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\PingPongController.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PingPongController",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\LineBuffer.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "blk_mem_gen_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14,
      11
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\M00_AXIS.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "M00_AXIS",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\S00_AXIS.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "S00_AXIS",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\macro_example.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "flatten_unflatten_module",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\AdderTree.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AdderTree",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\video_pattern_gen_axis.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "video_pattern_gen_axis",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\testbench.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "read_image_file_axis",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46,
      51
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\conv.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Conv",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\TB\\testbench_template.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "read_image_file_axis",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46,
      51
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\windows.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ConvolutionWrapper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\ProductCalculation.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ProductCalculation",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\ProductCalculation.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ProductCalculation",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\ConvolutionWrapper.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ConvolutionWrapper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\AdderTree.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AdderTree",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\ConvolutionWrapper.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "conv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35,
      11
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\ConvolutionWrapper.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PingPongController",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18,
      11
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\PingPongController.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PingPongController",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\VHDL\\PingPongController.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PingPongController",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\M00_AXIS.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "M00_AXIS",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\LineBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "LineBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\AdderTree.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AdderTree",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\Convolutional_Neural_Network_VHDL_Implementation\\HDL\\LineBuffer.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "LineBuffer",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}