
GPIO_DriverDevelopment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000098c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000b14  08000b14  00001b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b20  08000b20  00001b30  2**0
                  CONTENTS
  4 .ARM          00000008  08000b20  08000b20  00001b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000b28  08000b30  00001b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b28  08000b28  00001b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000b2c  08000b2c  00001b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001b30  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001b30  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001487  00000000  00000000  00001b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000048d  00000000  00000000  00002fe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000188  00000000  00000000  00003478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000011b  00000000  00000000  00003600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000279c  00000000  00000000  0000371b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001ef3  00000000  00000000  00005eb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a0ee  00000000  00000000  00007daa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00011e98  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000005ac  00000000  00000000  00011edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  00012488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000afc 	.word	0x08000afc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000afc 	.word	0x08000afc

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <SPI2_GPIOInits>:
*/
#include "stm32f407xx.h"
#include "string.h"

void SPI2_GPIOInits(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 80001de:	4b14      	ldr	r3, [pc, #80]	@ (8000230 <SPI2_GPIOInits+0x58>)
 80001e0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001e2:	2302      	movs	r3, #2
 80001e4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001e6:	2305      	movs	r3, #5
 80001e8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001ea:	2300      	movs	r3, #0
 80001ec:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_NO_PUPD;
 80001ee:	2300      	movs	r3, #0
 80001f0:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = 	GPIO_SPEED_FAST;
 80001f2:	2302      	movs	r3, #2
 80001f4:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80001f6:	230d      	movs	r3, #13
 80001f8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001fa:	1d3b      	adds	r3, r7, #4
 80001fc:	4618      	mov	r0, r3
 80001fe:	f000 f97d 	bl	80004fc <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000202:	230f      	movs	r3, #15
 8000204:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	4618      	mov	r0, r3
 800020a:	f000 f977 	bl	80004fc <GPIO_Init>

	//MISO   This par can be disable as we are only sending
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 800020e:	230e      	movs	r3, #14
 8000210:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000212:	1d3b      	adds	r3, r7, #4
 8000214:	4618      	mov	r0, r3
 8000216:	f000 f971 	bl	80004fc <GPIO_Init>

	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800021a:	230c      	movs	r3, #12
 800021c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins); // Clock Peripheral is already inside the GPIO_Init()
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	4618      	mov	r0, r3
 8000222:	f000 f96b 	bl	80004fc <GPIO_Init>

}
 8000226:	bf00      	nop
 8000228:	3710      	adds	r7, #16
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40020400 	.word	0x40020400

08000234 <SPI2_Inits>:

void 	SPI2_Inits(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b088      	sub	sp, #32
 8000238:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;

	SPI2handle.pSPIx = SPI2;
 800023a:	4b0c      	ldr	r3, [pc, #48]	@ (800026c <SPI2_Inits+0x38>)
 800023c:	603b      	str	r3, [r7, #0]

	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800023e:	2301      	movs	r3, #1
 8000240:	717b      	strb	r3, [r7, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000242:	2301      	movs	r3, #1
 8000244:	713b      	strb	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2;  //generates sclk of 8MHz
 8000246:	2300      	movs	r3, #0
 8000248:	71bb      	strb	r3, [r7, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800024a:	2300      	movs	r3, #0
 800024c:	71fb      	strb	r3, [r7, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800024e:	2300      	movs	r3, #0
 8000250:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000252:	2300      	movs	r3, #0
 8000254:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN; // Software slave management ena le for NSS pin
 8000256:	2301      	movs	r3, #1
 8000258:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2handle); // Clock Peripheral is already inside the SPI_Init()
 800025a:	463b      	mov	r3, r7
 800025c:	4618      	mov	r0, r3
 800025e:	f000 fb5d 	bl	800091c <SPI_Init>


}
 8000262:	bf00      	nop
 8000264:	3720      	adds	r7, #32
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	40003800 	.word	0x40003800

08000270 <main>:

int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0

	char user_data[] = "Hello World";
 8000276:	4a16      	ldr	r2, [pc, #88]	@ (80002d0 <main+0x60>)
 8000278:	1d3b      	adds	r3, r7, #4
 800027a:	ca07      	ldmia	r2, {r0, r1, r2}
 800027c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	//This function is used to initialize the GPIO pins to behave as SPI2 Pins
	SPI2_GPIOInits();
 8000280:	f7ff ffaa 	bl	80001d8 <SPI2_GPIOInits>

	// This function is used to initialize the SPI2 peripheral parameters
	SPI2_Inits();
 8000284:	f7ff ffd6 	bl	8000234 <SPI2_Inits>

	//This makes NSS signal internally high and avoids MODF Error
	SPI_SSIConfig(SPI2, ENABLE);
 8000288:	2101      	movs	r1, #1
 800028a:	4812      	ldr	r0, [pc, #72]	@ (80002d4 <main+0x64>)
 800028c:	f000 fbf2 	bl	8000a74 <SPI_SSIConfig>

	//Enable the SPI2 peripherals
	SPI_PeriClockControl(SPI2, ENABLE);
 8000290:	2101      	movs	r1, #1
 8000292:	4810      	ldr	r0, [pc, #64]	@ (80002d4 <main+0x64>)
 8000294:	f000 fad2 	bl	800083c <SPI_PeriClockControl>


	//to send data
	SPI_SendData(SPI2, (uint8_t *)user_data, strlen(user_data));
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	4618      	mov	r0, r3
 800029c:	f7ff ff94 	bl	80001c8 <strlen>
 80002a0:	4602      	mov	r2, r0
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	4619      	mov	r1, r3
 80002a6:	480b      	ldr	r0, [pc, #44]	@ (80002d4 <main+0x64>)
 80002a8:	f000 fbad 	bl	8000a06 <SPI_SendData>


	//Lets confirm SPI is not busy
	while(SPI_GetFlagStatus(SPI2, SPI_BUSY_FLAG));
 80002ac:	bf00      	nop
 80002ae:	2180      	movs	r1, #128	@ 0x80
 80002b0:	4808      	ldr	r0, [pc, #32]	@ (80002d4 <main+0x64>)
 80002b2:	f000 fb94 	bl	80009de <SPI_GetFlagStatus>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d1f8      	bne.n	80002ae <main+0x3e>


	//Disable the SPI2 peripheral
	SPI_PeriClockControl(SPI2, DISABLE);
 80002bc:	2100      	movs	r1, #0
 80002be:	4805      	ldr	r0, [pc, #20]	@ (80002d4 <main+0x64>)
 80002c0:	f000 fabc 	bl	800083c <SPI_PeriClockControl>


	return 0;
 80002c4:	2300      	movs	r3, #0
}
 80002c6:	4618      	mov	r0, r3
 80002c8:	3710      	adds	r7, #16
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	08000b14 	.word	0x08000b14
 80002d4:	40003800 	.word	0x40003800

080002d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002d8:	480d      	ldr	r0, [pc, #52]	@ (8000310 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002da:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002dc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002e0:	480c      	ldr	r0, [pc, #48]	@ (8000314 <LoopForever+0x6>)
  ldr r1, =_edata
 80002e2:	490d      	ldr	r1, [pc, #52]	@ (8000318 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002e4:	4a0d      	ldr	r2, [pc, #52]	@ (800031c <LoopForever+0xe>)
  movs r3, #0
 80002e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002e8:	e002      	b.n	80002f0 <LoopCopyDataInit>

080002ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ee:	3304      	adds	r3, #4

080002f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002f4:	d3f9      	bcc.n	80002ea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000320 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002f8:	4c0a      	ldr	r4, [pc, #40]	@ (8000324 <LoopForever+0x16>)
  movs r3, #0
 80002fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002fc:	e001      	b.n	8000302 <LoopFillZerobss>

080002fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000300:	3204      	adds	r2, #4

08000302 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000302:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000304:	d3fb      	bcc.n	80002fe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000306:	f000 fbd5 	bl	8000ab4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800030a:	f7ff ffb1 	bl	8000270 <main>

0800030e <LoopForever>:

LoopForever:
  b LoopForever
 800030e:	e7fe      	b.n	800030e <LoopForever>
  ldr   r0, =_estack
 8000310:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000318:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800031c:	08000b30 	.word	0x08000b30
  ldr r2, =_sbss
 8000320:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000324:	2000001c 	.word	0x2000001c

08000328 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000328:	e7fe      	b.n	8000328 <ADC_IRQHandler>
	...

0800032c <GPIO_PeriClockControl>:

/*
 * Peripheral Clock Setup
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
 8000334:	460b      	mov	r3, r1
 8000336:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000338:	78fb      	ldrb	r3, [r7, #3]
 800033a:	2b01      	cmp	r3, #1
 800033c:	d162      	bne.n	8000404 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4a64      	ldr	r2, [pc, #400]	@ (80004d4 <GPIO_PeriClockControl+0x1a8>)
 8000342:	4293      	cmp	r3, r2
 8000344:	d106      	bne.n	8000354 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000346:	4b64      	ldr	r3, [pc, #400]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800034a:	4a63      	ldr	r2, [pc, #396]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800034c:	f043 0301 	orr.w	r3, r3, #1
 8000350:	6313      	str	r3, [r2, #48]	@ 0x30
			GPIOI_PCLK_DIS();

		}

	}
}
 8000352:	e0b9      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOB)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4a61      	ldr	r2, [pc, #388]	@ (80004dc <GPIO_PeriClockControl+0x1b0>)
 8000358:	4293      	cmp	r3, r2
 800035a:	d106      	bne.n	800036a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 800035c:	4b5e      	ldr	r3, [pc, #376]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800035e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000360:	4a5d      	ldr	r2, [pc, #372]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000362:	f043 0302 	orr.w	r3, r3, #2
 8000366:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000368:	e0ae      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOC)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4a5c      	ldr	r2, [pc, #368]	@ (80004e0 <GPIO_PeriClockControl+0x1b4>)
 800036e:	4293      	cmp	r3, r2
 8000370:	d106      	bne.n	8000380 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000372:	4b59      	ldr	r3, [pc, #356]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000376:	4a58      	ldr	r2, [pc, #352]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000378:	f043 0304 	orr.w	r3, r3, #4
 800037c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800037e:	e0a3      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOD)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	4a58      	ldr	r2, [pc, #352]	@ (80004e4 <GPIO_PeriClockControl+0x1b8>)
 8000384:	4293      	cmp	r3, r2
 8000386:	d106      	bne.n	8000396 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000388:	4b53      	ldr	r3, [pc, #332]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800038a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800038c:	4a52      	ldr	r2, [pc, #328]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800038e:	f043 0308 	orr.w	r3, r3, #8
 8000392:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000394:	e098      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOE)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	4a53      	ldr	r2, [pc, #332]	@ (80004e8 <GPIO_PeriClockControl+0x1bc>)
 800039a:	4293      	cmp	r3, r2
 800039c:	d106      	bne.n	80003ac <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800039e:	4b4e      	ldr	r3, [pc, #312]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003a2:	4a4d      	ldr	r2, [pc, #308]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003a4:	f043 0310 	orr.w	r3, r3, #16
 80003a8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003aa:	e08d      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOF)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	4a4f      	ldr	r2, [pc, #316]	@ (80004ec <GPIO_PeriClockControl+0x1c0>)
 80003b0:	4293      	cmp	r3, r2
 80003b2:	d106      	bne.n	80003c2 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003b4:	4b48      	ldr	r3, [pc, #288]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003b8:	4a47      	ldr	r2, [pc, #284]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003ba:	f043 0320 	orr.w	r3, r3, #32
 80003be:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003c0:	e082      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOG)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	4a4a      	ldr	r2, [pc, #296]	@ (80004f0 <GPIO_PeriClockControl+0x1c4>)
 80003c6:	4293      	cmp	r3, r2
 80003c8:	d106      	bne.n	80003d8 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003ca:	4b43      	ldr	r3, [pc, #268]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ce:	4a42      	ldr	r2, [pc, #264]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003d4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003d6:	e077      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOH)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	4a46      	ldr	r2, [pc, #280]	@ (80004f4 <GPIO_PeriClockControl+0x1c8>)
 80003dc:	4293      	cmp	r3, r2
 80003de:	d106      	bne.n	80003ee <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80003e0:	4b3d      	ldr	r3, [pc, #244]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e4:	4a3c      	ldr	r2, [pc, #240]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003ea:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003ec:	e06c      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOI)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	4a41      	ldr	r2, [pc, #260]	@ (80004f8 <GPIO_PeriClockControl+0x1cc>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d168      	bne.n	80004c8 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80003f6:	4b38      	ldr	r3, [pc, #224]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003fa:	4a37      	ldr	r2, [pc, #220]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80003fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000400:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000402:	e061      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	4a33      	ldr	r2, [pc, #204]	@ (80004d4 <GPIO_PeriClockControl+0x1a8>)
 8000408:	4293      	cmp	r3, r2
 800040a:	d106      	bne.n	800041a <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DIS();
 800040c:	4b32      	ldr	r3, [pc, #200]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800040e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000410:	4a31      	ldr	r2, [pc, #196]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000412:	f023 0301 	bic.w	r3, r3, #1
 8000416:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000418:	e056      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOB)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	4a2f      	ldr	r2, [pc, #188]	@ (80004dc <GPIO_PeriClockControl+0x1b0>)
 800041e:	4293      	cmp	r3, r2
 8000420:	d106      	bne.n	8000430 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DIS();
 8000422:	4b2d      	ldr	r3, [pc, #180]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000426:	4a2c      	ldr	r2, [pc, #176]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000428:	f023 0302 	bic.w	r3, r3, #2
 800042c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800042e:	e04b      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOC)
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	4a2b      	ldr	r2, [pc, #172]	@ (80004e0 <GPIO_PeriClockControl+0x1b4>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d106      	bne.n	8000446 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DIS();
 8000438:	4b27      	ldr	r3, [pc, #156]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800043a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800043c:	4a26      	ldr	r2, [pc, #152]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800043e:	f023 0304 	bic.w	r3, r3, #4
 8000442:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000444:	e040      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOD)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	4a26      	ldr	r2, [pc, #152]	@ (80004e4 <GPIO_PeriClockControl+0x1b8>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d106      	bne.n	800045c <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DIS();
 800044e:	4b22      	ldr	r3, [pc, #136]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000452:	4a21      	ldr	r2, [pc, #132]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000454:	f023 0308 	bic.w	r3, r3, #8
 8000458:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800045a:	e035      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOE)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	4a22      	ldr	r2, [pc, #136]	@ (80004e8 <GPIO_PeriClockControl+0x1bc>)
 8000460:	4293      	cmp	r3, r2
 8000462:	d106      	bne.n	8000472 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DIS();
 8000464:	4b1c      	ldr	r3, [pc, #112]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000468:	4a1b      	ldr	r2, [pc, #108]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800046a:	f023 0310 	bic.w	r3, r3, #16
 800046e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000470:	e02a      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOF)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	4a1d      	ldr	r2, [pc, #116]	@ (80004ec <GPIO_PeriClockControl+0x1c0>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d106      	bne.n	8000488 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DIS();
 800047a:	4b17      	ldr	r3, [pc, #92]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 800047c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800047e:	4a16      	ldr	r2, [pc, #88]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000480:	f023 0320 	bic.w	r3, r3, #32
 8000484:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000486:	e01f      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOG)
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	4a19      	ldr	r2, [pc, #100]	@ (80004f0 <GPIO_PeriClockControl+0x1c4>)
 800048c:	4293      	cmp	r3, r2
 800048e:	d106      	bne.n	800049e <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DIS();
 8000490:	4b11      	ldr	r3, [pc, #68]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000494:	4a10      	ldr	r2, [pc, #64]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 8000496:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800049a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800049c:	e014      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOH)
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	4a14      	ldr	r2, [pc, #80]	@ (80004f4 <GPIO_PeriClockControl+0x1c8>)
 80004a2:	4293      	cmp	r3, r2
 80004a4:	d106      	bne.n	80004b4 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DIS();
 80004a6:	4b0c      	ldr	r3, [pc, #48]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80004a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004aa:	4a0b      	ldr	r2, [pc, #44]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80004ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004b0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004b2:	e009      	b.n	80004c8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOI)
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	4a10      	ldr	r2, [pc, #64]	@ (80004f8 <GPIO_PeriClockControl+0x1cc>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d105      	bne.n	80004c8 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DIS();
 80004bc:	4b06      	ldr	r3, [pc, #24]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80004be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c0:	4a05      	ldr	r2, [pc, #20]	@ (80004d8 <GPIO_PeriClockControl+0x1ac>)
 80004c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80004c6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004c8:	bf00      	nop
 80004ca:	370c      	adds	r7, #12
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	40020000 	.word	0x40020000
 80004d8:	40023800 	.word	0x40023800
 80004dc:	40020400 	.word	0x40020400
 80004e0:	40020800 	.word	0x40020800
 80004e4:	40020c00 	.word	0x40020c00
 80004e8:	40021000 	.word	0x40021000
 80004ec:	40021400 	.word	0x40021400
 80004f0:	40021800 	.word	0x40021800
 80004f4:	40021c00 	.word	0x40021c00
 80004f8:	40022000 	.word	0x40022000

080004fc <GPIO_Init>:

/*
 * Init and De-init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8000504:	2300      	movs	r3, #0
 8000506:	617b      	str	r3, [r7, #20]

	// Enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	2101      	movs	r1, #1
 800050e:	4618      	mov	r0, r3
 8000510:	f7ff ff0c 	bl	800032c <GPIO_PeriClockControl>
	//1. Configure Mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	795b      	ldrb	r3, [r3, #5]
 8000518:	2b03      	cmp	r3, #3
 800051a:	d81f      	bhi.n	800055c <GPIO_Init+0x60>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	795b      	ldrb	r3, [r3, #5]
 8000520:	461a      	mov	r2, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	791b      	ldrb	r3, [r3, #4]
 8000526:	005b      	lsls	r3, r3, #1
 8000528:	fa02 f303 	lsl.w	r3, r2, r3
 800052c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	791b      	ldrb	r3, [r3, #4]
 8000538:	4619      	mov	r1, r3
 800053a:	2303      	movs	r3, #3
 800053c:	408b      	lsls	r3, r1
 800053e:	43db      	mvns	r3, r3
 8000540:	4619      	mov	r1, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	400a      	ands	r2, r1
 8000548:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	6819      	ldr	r1, [r3, #0]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	697a      	ldr	r2, [r7, #20]
 8000556:	430a      	orrs	r2, r1
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	e0ca      	b.n	80006f2 <GPIO_Init+0x1f6>

	}else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	795b      	ldrb	r3, [r3, #5]
 8000560:	2b04      	cmp	r3, #4
 8000562:	d117      	bne.n	8000594 <GPIO_Init+0x98>
		{
			//1. Configure the FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000564:	4b4a      	ldr	r3, [pc, #296]	@ (8000690 <GPIO_Init+0x194>)
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	7912      	ldrb	r2, [r2, #4]
 800056c:	4611      	mov	r1, r2
 800056e:	2201      	movs	r2, #1
 8000570:	408a      	lsls	r2, r1
 8000572:	4611      	mov	r1, r2
 8000574:	4a46      	ldr	r2, [pc, #280]	@ (8000690 <GPIO_Init+0x194>)
 8000576:	430b      	orrs	r3, r1
 8000578:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800057a:	4b45      	ldr	r3, [pc, #276]	@ (8000690 <GPIO_Init+0x194>)
 800057c:	689b      	ldr	r3, [r3, #8]
 800057e:	687a      	ldr	r2, [r7, #4]
 8000580:	7912      	ldrb	r2, [r2, #4]
 8000582:	4611      	mov	r1, r2
 8000584:	2201      	movs	r2, #1
 8000586:	408a      	lsls	r2, r1
 8000588:	43d2      	mvns	r2, r2
 800058a:	4611      	mov	r1, r2
 800058c:	4a40      	ldr	r2, [pc, #256]	@ (8000690 <GPIO_Init+0x194>)
 800058e:	400b      	ands	r3, r1
 8000590:	6093      	str	r3, [r2, #8]
 8000592:	e035      	b.n	8000600 <GPIO_Init+0x104>


		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	795b      	ldrb	r3, [r3, #5]
 8000598:	2b05      	cmp	r3, #5
 800059a:	d117      	bne.n	80005cc <GPIO_Init+0xd0>
		{
			//1. Configure the RTSR
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800059c:	4b3c      	ldr	r3, [pc, #240]	@ (8000690 <GPIO_Init+0x194>)
 800059e:	689b      	ldr	r3, [r3, #8]
 80005a0:	687a      	ldr	r2, [r7, #4]
 80005a2:	7912      	ldrb	r2, [r2, #4]
 80005a4:	4611      	mov	r1, r2
 80005a6:	2201      	movs	r2, #1
 80005a8:	408a      	lsls	r2, r1
 80005aa:	4611      	mov	r1, r2
 80005ac:	4a38      	ldr	r2, [pc, #224]	@ (8000690 <GPIO_Init+0x194>)
 80005ae:	430b      	orrs	r3, r1
 80005b0:	6093      	str	r3, [r2, #8]

			// Clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b2:	4b37      	ldr	r3, [pc, #220]	@ (8000690 <GPIO_Init+0x194>)
 80005b4:	68db      	ldr	r3, [r3, #12]
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	7912      	ldrb	r2, [r2, #4]
 80005ba:	4611      	mov	r1, r2
 80005bc:	2201      	movs	r2, #1
 80005be:	408a      	lsls	r2, r1
 80005c0:	43d2      	mvns	r2, r2
 80005c2:	4611      	mov	r1, r2
 80005c4:	4a32      	ldr	r2, [pc, #200]	@ (8000690 <GPIO_Init+0x194>)
 80005c6:	400b      	ands	r3, r1
 80005c8:	60d3      	str	r3, [r2, #12]
 80005ca:	e019      	b.n	8000600 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	795b      	ldrb	r3, [r3, #5]
 80005d0:	2b06      	cmp	r3, #6
 80005d2:	d115      	bne.n	8000600 <GPIO_Init+0x104>
		{
			//1. Configure both the FTSR and RTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005d4:	4b2e      	ldr	r3, [pc, #184]	@ (8000690 <GPIO_Init+0x194>)
 80005d6:	68db      	ldr	r3, [r3, #12]
 80005d8:	687a      	ldr	r2, [r7, #4]
 80005da:	7912      	ldrb	r2, [r2, #4]
 80005dc:	4611      	mov	r1, r2
 80005de:	2201      	movs	r2, #1
 80005e0:	408a      	lsls	r2, r1
 80005e2:	4611      	mov	r1, r2
 80005e4:	4a2a      	ldr	r2, [pc, #168]	@ (8000690 <GPIO_Init+0x194>)
 80005e6:	430b      	orrs	r3, r1
 80005e8:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ea:	4b29      	ldr	r3, [pc, #164]	@ (8000690 <GPIO_Init+0x194>)
 80005ec:	689b      	ldr	r3, [r3, #8]
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	7912      	ldrb	r2, [r2, #4]
 80005f2:	4611      	mov	r1, r2
 80005f4:	2201      	movs	r2, #1
 80005f6:	408a      	lsls	r2, r1
 80005f8:	4611      	mov	r1, r2
 80005fa:	4a25      	ldr	r2, [pc, #148]	@ (8000690 <GPIO_Init+0x194>)
 80005fc:	430b      	orrs	r3, r1
 80005fe:	6093      	str	r3, [r2, #8]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	791b      	ldrb	r3, [r3, #4]
 8000604:	089b      	lsrs	r3, r3, #2
 8000606:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 =  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	791b      	ldrb	r3, [r3, #4]
 800060c:	f003 0303 	and.w	r3, r3, #3
 8000610:	74bb      	strb	r3, [r7, #18]

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a1f      	ldr	r2, [pc, #124]	@ (8000694 <GPIO_Init+0x198>)
 8000618:	4293      	cmp	r3, r2
 800061a:	d04d      	beq.n	80006b8 <GPIO_Init+0x1bc>
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a1d      	ldr	r2, [pc, #116]	@ (8000698 <GPIO_Init+0x19c>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d032      	beq.n	800068c <GPIO_Init+0x190>
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a1c      	ldr	r2, [pc, #112]	@ (800069c <GPIO_Init+0x1a0>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d02b      	beq.n	8000688 <GPIO_Init+0x18c>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a1a      	ldr	r2, [pc, #104]	@ (80006a0 <GPIO_Init+0x1a4>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d024      	beq.n	8000684 <GPIO_Init+0x188>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a19      	ldr	r2, [pc, #100]	@ (80006a4 <GPIO_Init+0x1a8>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d01d      	beq.n	8000680 <GPIO_Init+0x184>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a17      	ldr	r2, [pc, #92]	@ (80006a8 <GPIO_Init+0x1ac>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d016      	beq.n	800067c <GPIO_Init+0x180>
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a16      	ldr	r2, [pc, #88]	@ (80006ac <GPIO_Init+0x1b0>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d00f      	beq.n	8000678 <GPIO_Init+0x17c>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a14      	ldr	r2, [pc, #80]	@ (80006b0 <GPIO_Init+0x1b4>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d008      	beq.n	8000674 <GPIO_Init+0x178>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a13      	ldr	r2, [pc, #76]	@ (80006b4 <GPIO_Init+0x1b8>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d101      	bne.n	8000670 <GPIO_Init+0x174>
 800066c:	2308      	movs	r3, #8
 800066e:	e024      	b.n	80006ba <GPIO_Init+0x1be>
 8000670:	2300      	movs	r3, #0
 8000672:	e022      	b.n	80006ba <GPIO_Init+0x1be>
 8000674:	2307      	movs	r3, #7
 8000676:	e020      	b.n	80006ba <GPIO_Init+0x1be>
 8000678:	2306      	movs	r3, #6
 800067a:	e01e      	b.n	80006ba <GPIO_Init+0x1be>
 800067c:	2305      	movs	r3, #5
 800067e:	e01c      	b.n	80006ba <GPIO_Init+0x1be>
 8000680:	2304      	movs	r3, #4
 8000682:	e01a      	b.n	80006ba <GPIO_Init+0x1be>
 8000684:	2303      	movs	r3, #3
 8000686:	e018      	b.n	80006ba <GPIO_Init+0x1be>
 8000688:	2302      	movs	r3, #2
 800068a:	e016      	b.n	80006ba <GPIO_Init+0x1be>
 800068c:	2301      	movs	r3, #1
 800068e:	e014      	b.n	80006ba <GPIO_Init+0x1be>
 8000690:	40013c00 	.word	0x40013c00
 8000694:	40020000 	.word	0x40020000
 8000698:	40020400 	.word	0x40020400
 800069c:	40020800 	.word	0x40020800
 80006a0:	40020c00 	.word	0x40020c00
 80006a4:	40021000 	.word	0x40021000
 80006a8:	40021400 	.word	0x40021400
 80006ac:	40021800 	.word	0x40021800
 80006b0:	40021c00 	.word	0x40021c00
 80006b4:	40022000 	.word	0x40022000
 80006b8:	2300      	movs	r3, #0
 80006ba:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80006bc:	4b5c      	ldr	r3, [pc, #368]	@ (8000830 <GPIO_Init+0x334>)
 80006be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006c0:	4a5b      	ldr	r2, [pc, #364]	@ (8000830 <GPIO_Init+0x334>)
 80006c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006c6:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 *4);
 80006c8:	7c7a      	ldrb	r2, [r7, #17]
 80006ca:	7cbb      	ldrb	r3, [r7, #18]
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	fa02 f103 	lsl.w	r1, r2, r3
 80006d2:	4a58      	ldr	r2, [pc, #352]	@ (8000834 <GPIO_Init+0x338>)
 80006d4:	7cfb      	ldrb	r3, [r7, #19]
 80006d6:	3302      	adds	r3, #2
 80006d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR (interrupt Mask Register)
		EXTI->IMR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006dc:	4b56      	ldr	r3, [pc, #344]	@ (8000838 <GPIO_Init+0x33c>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	7912      	ldrb	r2, [r2, #4]
 80006e4:	4611      	mov	r1, r2
 80006e6:	2201      	movs	r2, #1
 80006e8:	408a      	lsls	r2, r1
 80006ea:	4611      	mov	r1, r2
 80006ec:	4a52      	ldr	r2, [pc, #328]	@ (8000838 <GPIO_Init+0x33c>)
 80006ee:	430b      	orrs	r3, r1
 80006f0:	6013      	str	r3, [r2, #0]
	}
	temp = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	617b      	str	r3, [r7, #20]
	//2. Configure the Speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	799b      	ldrb	r3, [r3, #6]
 80006fa:	461a      	mov	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	791b      	ldrb	r3, [r3, #4]
 8000700:	005b      	lsls	r3, r3, #1
 8000702:	fa02 f303 	lsl.w	r3, r2, r3
 8000706:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	689a      	ldr	r2, [r3, #8]
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	791b      	ldrb	r3, [r3, #4]
 8000712:	4619      	mov	r1, r3
 8000714:	2303      	movs	r3, #3
 8000716:	408b      	lsls	r3, r1
 8000718:	43db      	mvns	r3, r3
 800071a:	4619      	mov	r1, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	400a      	ands	r2, r1
 8000722:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	6899      	ldr	r1, [r3, #8]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	697a      	ldr	r2, [r7, #20]
 8000730:	430a      	orrs	r2, r1
 8000732:	609a      	str	r2, [r3, #8]
	temp = 0;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]

	//3. Configure the PuPd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	79db      	ldrb	r3, [r3, #7]
 800073c:	461a      	mov	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	791b      	ldrb	r3, [r3, #4]
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	fa02 f303 	lsl.w	r3, r2, r3
 8000748:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	68da      	ldr	r2, [r3, #12]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	791b      	ldrb	r3, [r3, #4]
 8000754:	4619      	mov	r1, r3
 8000756:	2303      	movs	r3, #3
 8000758:	408b      	lsls	r3, r1
 800075a:	43db      	mvns	r3, r3
 800075c:	4619      	mov	r1, r3
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	400a      	ands	r2, r1
 8000764:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	68d9      	ldr	r1, [r3, #12]
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	697a      	ldr	r2, [r7, #20]
 8000772:	430a      	orrs	r2, r1
 8000774:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	617b      	str	r3, [r7, #20]

	//4. Configure the OPTYPE
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	7a1b      	ldrb	r3, [r3, #8]
 800077e:	461a      	mov	r2, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	791b      	ldrb	r3, [r3, #4]
 8000784:	fa02 f303 	lsl.w	r3, r2, r3
 8000788:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	685a      	ldr	r2, [r3, #4]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	791b      	ldrb	r3, [r3, #4]
 8000794:	4619      	mov	r1, r3
 8000796:	2301      	movs	r3, #1
 8000798:	408b      	lsls	r3, r1
 800079a:	43db      	mvns	r3, r3
 800079c:	4619      	mov	r1, r3
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	400a      	ands	r2, r1
 80007a4:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	6859      	ldr	r1, [r3, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	697a      	ldr	r2, [r7, #20]
 80007b2:	430a      	orrs	r2, r1
 80007b4:	605a      	str	r2, [r3, #4]
	temp = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]
	//5. Configure the Alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	795b      	ldrb	r3, [r3, #5]
 80007be:	2b02      	cmp	r3, #2
 80007c0:	d132      	bne.n	8000828 <GPIO_Init+0x32c>
	{
		uint32_t temp1, temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	791b      	ldrb	r3, [r3, #4]
 80007c6:	08db      	lsrs	r3, r3, #3
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	791b      	ldrb	r3, [r3, #4]
 80007d0:	f003 0307 	and.w	r3, r3, #7
 80007d4:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 *temp2));
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	68fa      	ldr	r2, [r7, #12]
 80007dc:	3208      	adds	r2, #8
 80007de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007e2:	68bb      	ldr	r3, [r7, #8]
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	210f      	movs	r1, #15
 80007e8:	fa01 f303 	lsl.w	r3, r1, r3
 80007ec:	43db      	mvns	r3, r3
 80007ee:	4619      	mov	r1, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4011      	ands	r1, r2
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	3208      	adds	r2, #8
 80007fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	68fa      	ldr	r2, [r7, #12]
 8000804:	3208      	adds	r2, #8
 8000806:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	7a5b      	ldrb	r3, [r3, #9]
 800080e:	4619      	mov	r1, r3
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	fa01 f303 	lsl.w	r3, r1, r3
 8000818:	4619      	mov	r1, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4311      	orrs	r1, r2
 8000820:	68fa      	ldr	r2, [r7, #12]
 8000822:	3208      	adds	r2, #8
 8000824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000828:	bf00      	nop
 800082a:	3718      	adds	r7, #24
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	40023800 	.word	0x40023800
 8000834:	40013800 	.word	0x40013800
 8000838:	40013c00 	.word	0x40013c00

0800083c <SPI_PeriClockControl>:
// -specs=rdimon.specs -lc -lrdimon
/*
 * Peripheral Clock Setup
 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	460b      	mov	r3, r1
 8000846:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000848:	78fb      	ldrb	r3, [r7, #3]
 800084a:	2b01      	cmp	r3, #1
 800084c:	d12b      	bne.n	80008a6 <SPI_PeriClockControl+0x6a>
	{
		if(pSPIx == SPI1)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4a2d      	ldr	r2, [pc, #180]	@ (8000908 <SPI_PeriClockControl+0xcc>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d106      	bne.n	8000864 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000856:	4b2d      	ldr	r3, [pc, #180]	@ (800090c <SPI_PeriClockControl+0xd0>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085a:	4a2c      	ldr	r2, [pc, #176]	@ (800090c <SPI_PeriClockControl+0xd0>)
 800085c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000860:	6453      	str	r3, [r2, #68]	@ 0x44
		}else if(pSPIx == SPI4)
		{
			SPI4_PCLK_DIS();
		}
	}
}
 8000862:	e04b      	b.n	80008fc <SPI_PeriClockControl+0xc0>
		}else if(pSPIx == SPI2)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4a2a      	ldr	r2, [pc, #168]	@ (8000910 <SPI_PeriClockControl+0xd4>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d106      	bne.n	800087a <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 800086c:	4b27      	ldr	r3, [pc, #156]	@ (800090c <SPI_PeriClockControl+0xd0>)
 800086e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000870:	4a26      	ldr	r2, [pc, #152]	@ (800090c <SPI_PeriClockControl+0xd0>)
 8000872:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000876:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000878:	e040      	b.n	80008fc <SPI_PeriClockControl+0xc0>
		}else if(pSPIx == SPI3)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	4a25      	ldr	r2, [pc, #148]	@ (8000914 <SPI_PeriClockControl+0xd8>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d106      	bne.n	8000890 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000882:	4b22      	ldr	r3, [pc, #136]	@ (800090c <SPI_PeriClockControl+0xd0>)
 8000884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000886:	4a21      	ldr	r2, [pc, #132]	@ (800090c <SPI_PeriClockControl+0xd0>)
 8000888:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800088c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800088e:	e035      	b.n	80008fc <SPI_PeriClockControl+0xc0>
		}else if(pSPIx == SPI4)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a21      	ldr	r2, [pc, #132]	@ (8000918 <SPI_PeriClockControl+0xdc>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d131      	bne.n	80008fc <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_EN();
 8000898:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <SPI_PeriClockControl+0xd0>)
 800089a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800089c:	4a1b      	ldr	r2, [pc, #108]	@ (800090c <SPI_PeriClockControl+0xd0>)
 800089e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008a2:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008a4:	e02a      	b.n	80008fc <SPI_PeriClockControl+0xc0>
		if(pSPIx == SPI1)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a17      	ldr	r2, [pc, #92]	@ (8000908 <SPI_PeriClockControl+0xcc>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d106      	bne.n	80008bc <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DIS();
 80008ae:	4b17      	ldr	r3, [pc, #92]	@ (800090c <SPI_PeriClockControl+0xd0>)
 80008b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008b2:	4a16      	ldr	r2, [pc, #88]	@ (800090c <SPI_PeriClockControl+0xd0>)
 80008b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80008b8:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008ba:	e01f      	b.n	80008fc <SPI_PeriClockControl+0xc0>
		}else if(pSPIx == SPI2)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4a14      	ldr	r2, [pc, #80]	@ (8000910 <SPI_PeriClockControl+0xd4>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d106      	bne.n	80008d2 <SPI_PeriClockControl+0x96>
			SPI2_PCLK_DIS();
 80008c4:	4b11      	ldr	r3, [pc, #68]	@ (800090c <SPI_PeriClockControl+0xd0>)
 80008c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c8:	4a10      	ldr	r2, [pc, #64]	@ (800090c <SPI_PeriClockControl+0xd0>)
 80008ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80008ce:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008d0:	e014      	b.n	80008fc <SPI_PeriClockControl+0xc0>
		}else if(pSPIx == SPI3)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000914 <SPI_PeriClockControl+0xd8>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d106      	bne.n	80008e8 <SPI_PeriClockControl+0xac>
			SPI3_PCLK_DIS();
 80008da:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <SPI_PeriClockControl+0xd0>)
 80008dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008de:	4a0b      	ldr	r2, [pc, #44]	@ (800090c <SPI_PeriClockControl+0xd0>)
 80008e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80008e4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008e6:	e009      	b.n	80008fc <SPI_PeriClockControl+0xc0>
		}else if(pSPIx == SPI4)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000918 <SPI_PeriClockControl+0xdc>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d105      	bne.n	80008fc <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_DIS();
 80008f0:	4b06      	ldr	r3, [pc, #24]	@ (800090c <SPI_PeriClockControl+0xd0>)
 80008f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008f4:	4a05      	ldr	r2, [pc, #20]	@ (800090c <SPI_PeriClockControl+0xd0>)
 80008f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80008fa:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008fc:	bf00      	nop
 80008fe:	370c      	adds	r7, #12
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	40013000 	.word	0x40013000
 800090c:	40023800 	.word	0x40023800
 8000910:	40003800 	.word	0x40003800
 8000914:	40003c00 	.word	0x40003c00
 8000918:	40013400 	.word	0x40013400

0800091c <SPI_Init>:

/*
 * Init and De-init
 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]

	//Peripheral Clock Enable
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2101      	movs	r1, #1
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff ff86 	bl	800083c <SPI_PeriClockControl>

	//first lets configure the SPI_CR1 register
	uint32_t tempreg = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]

	//1. configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	791b      	ldrb	r3, [r3, #4]
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	68fa      	ldr	r2, [r7, #12]
 800093c:	4313      	orrs	r3, r2
 800093e:	60fb      	str	r3, [r7, #12]

	//2. configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	795b      	ldrb	r3, [r3, #5]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d104      	bne.n	8000952 <SPI_Init+0x36>
	{
		//BIDI mode should be clread (set 0)
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	e014      	b.n	800097c <SPI_Init+0x60>

	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	795b      	ldrb	r3, [r3, #5]
 8000956:	2b02      	cmp	r3, #2
 8000958:	d104      	bne.n	8000964 <SPI_Init+0x48>
	{
		//BIDI mode should be set (set 1)
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	e00b      	b.n	800097c <SPI_Init+0x60>

	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	795b      	ldrb	r3, [r3, #5]
 8000968:	2b03      	cmp	r3, #3
 800096a:	d107      	bne.n	800097c <SPI_Init+0x60>
	{
		//BIDI mode should be clread (set 0)
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000972:	60fb      	str	r3, [r7, #12]

		// RXONLY bit must be set
		tempreg |= (1 << SPI_CR1_RXONLY);
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800097a:	60fb      	str	r3, [r7, #12]

	}

	if(pSPIHandle->SPIConfig.SPI_SSM == SPI_SSM_EN)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	7a9b      	ldrb	r3, [r3, #10]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d104      	bne.n	800098e <SPI_Init+0x72>
	{
		tempreg |= (1 << SPI_CR1_SSM);
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	e007      	b.n	800099e <SPI_Init+0x82>
	}else if(pSPIHandle->SPIConfig.SPI_SSM == SPI_SSM_DIS)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	7a9b      	ldrb	r3, [r3, #10]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d103      	bne.n	800099e <SPI_Init+0x82>
	{
		tempreg &= ~(1 << SPI_CR1_SSM);
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800099c:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the SPI Serial Clock Speed (Baud Rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	799b      	ldrb	r3, [r3, #6]
 80009a2:	00db      	lsls	r3, r3, #3
 80009a4:	68fa      	ldr	r2, [r7, #12]
 80009a6:	4313      	orrs	r3, r2
 80009a8:	60fb      	str	r3, [r7, #12]

	// 4. Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	79db      	ldrb	r3, [r3, #7]
 80009ae:	02db      	lsls	r3, r3, #11
 80009b0:	68fa      	ldr	r2, [r7, #12]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	60fb      	str	r3, [r7, #12]

	// 5. Configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	7a1b      	ldrb	r3, [r3, #8]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	68fa      	ldr	r2, [r7, #12]
 80009be:	4313      	orrs	r3, r2
 80009c0:	60fb      	str	r3, [r7, #12]


	// 6. configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	7a5b      	ldrb	r3, [r3, #9]
 80009c6:	461a      	mov	r2, r3
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	4313      	orrs	r3, r2
 80009cc:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	68fa      	ldr	r2, [r7, #12]
 80009d4:	601a      	str	r2, [r3, #0]

}
 80009d6:	bf00      	nop
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <SPI_GetFlagStatus>:

}


uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 80009de:	b480      	push	{r7}
 80009e0:	b083      	sub	sp, #12
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
 80009e6:	6039      	str	r1, [r7, #0]

	if(pSPIx->SR & FlagName)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	689a      	ldr	r2, [r3, #8]
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	4013      	ands	r3, r2
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 80009f4:	2301      	movs	r3, #1
 80009f6:	e000      	b.n	80009fa <SPI_GetFlagStatus+0x1c>

	}
	return FLAG_RESET;
 80009f8:	2300      	movs	r3, #0
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <SPI_SendData>:

/*
 *  Data send and Receive   (Blocking API)
 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b084      	sub	sp, #16
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	60f8      	str	r0, [r7, #12]
 8000a0e:	60b9      	str	r1, [r7, #8]
 8000a10:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8000a12:	e027      	b.n	8000a64 <SPI_SendData+0x5e>
	{
		//1. wait until TXE is set
		while( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000a14:	bf00      	nop
 8000a16:	2102      	movs	r1, #2
 8000a18:	68f8      	ldr	r0, [r7, #12]
 8000a1a:	f7ff ffe0 	bl	80009de <SPI_GetFlagStatus>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d0f8      	beq.n	8000a16 <SPI_SendData+0x10>

		//2. Check the DFF bit in CR1
		if((pSPIx->CR1 & (1<<SPI_CR1_DFF)))
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d00e      	beq.n	8000a4e <SPI_SendData+0x48>
		{
			// 16 BIT DFF
			//1. load the data in to the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	881b      	ldrh	r3, [r3, #0]
 8000a34:	461a      	mov	r2, r3
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	60da      	str	r2, [r3, #12]
			Len--;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	3b01      	subs	r3, #1
 8000a3e:	607b      	str	r3, [r7, #4]
			Len--;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	3b01      	subs	r3, #1
 8000a44:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000a46:	68bb      	ldr	r3, [r7, #8]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	60bb      	str	r3, [r7, #8]
 8000a4c:	e00a      	b.n	8000a64 <SPI_SendData+0x5e>
		}else
		{
			// 8 BIT DFF
			//1. load the data in to the DR
			pSPIx->DR = *pTxBuffer;
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	461a      	mov	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	60da      	str	r2, [r3, #12]
			Len--;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	3301      	adds	r3, #1
 8000a62:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d1d4      	bne.n	8000a14 <SPI_SendData+0xe>
		}


	}

}
 8000a6a:	bf00      	nop
 8000a6c:	bf00      	nop
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <SPI_SSIConfig>:
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}

void SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000a80:	78fb      	ldrb	r3, [r7, #3]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d106      	bne.n	8000a94 <SPI_SSIConfig+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SSI);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	601a      	str	r2, [r3, #0]

	}else if(EnOrDi == DISABLE)
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
 8000a92:	e008      	b.n	8000aa6 <SPI_SSIConfig+0x32>
	}else if(EnOrDi == DISABLE)
 8000a94:	78fb      	ldrb	r3, [r7, #3]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d105      	bne.n	8000aa6 <SPI_SSIConfig+0x32>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	601a      	str	r2, [r3, #0]
}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
	...

08000ab4 <__libc_init_array>:
 8000ab4:	b570      	push	{r4, r5, r6, lr}
 8000ab6:	4d0d      	ldr	r5, [pc, #52]	@ (8000aec <__libc_init_array+0x38>)
 8000ab8:	4c0d      	ldr	r4, [pc, #52]	@ (8000af0 <__libc_init_array+0x3c>)
 8000aba:	1b64      	subs	r4, r4, r5
 8000abc:	10a4      	asrs	r4, r4, #2
 8000abe:	2600      	movs	r6, #0
 8000ac0:	42a6      	cmp	r6, r4
 8000ac2:	d109      	bne.n	8000ad8 <__libc_init_array+0x24>
 8000ac4:	4d0b      	ldr	r5, [pc, #44]	@ (8000af4 <__libc_init_array+0x40>)
 8000ac6:	4c0c      	ldr	r4, [pc, #48]	@ (8000af8 <__libc_init_array+0x44>)
 8000ac8:	f000 f818 	bl	8000afc <_init>
 8000acc:	1b64      	subs	r4, r4, r5
 8000ace:	10a4      	asrs	r4, r4, #2
 8000ad0:	2600      	movs	r6, #0
 8000ad2:	42a6      	cmp	r6, r4
 8000ad4:	d105      	bne.n	8000ae2 <__libc_init_array+0x2e>
 8000ad6:	bd70      	pop	{r4, r5, r6, pc}
 8000ad8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000adc:	4798      	blx	r3
 8000ade:	3601      	adds	r6, #1
 8000ae0:	e7ee      	b.n	8000ac0 <__libc_init_array+0xc>
 8000ae2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ae6:	4798      	blx	r3
 8000ae8:	3601      	adds	r6, #1
 8000aea:	e7f2      	b.n	8000ad2 <__libc_init_array+0x1e>
 8000aec:	08000b28 	.word	0x08000b28
 8000af0:	08000b28 	.word	0x08000b28
 8000af4:	08000b28 	.word	0x08000b28
 8000af8:	08000b2c 	.word	0x08000b2c

08000afc <_init>:
 8000afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000afe:	bf00      	nop
 8000b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b02:	bc08      	pop	{r3}
 8000b04:	469e      	mov	lr, r3
 8000b06:	4770      	bx	lr

08000b08 <_fini>:
 8000b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b0a:	bf00      	nop
 8000b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b0e:	bc08      	pop	{r3}
 8000b10:	469e      	mov	lr, r3
 8000b12:	4770      	bx	lr
