@W: MT530 :"e:\lwd_nmr\code\test_clk\test\hdl\div_fre.v":28:0:28:5|Found inferred clock pll_clk|GLA_inferred_clock which controls 10 sequential elements including div_fre_0.count[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
