NCV7425
LIN Transceiver with
Voltage Regulator and
Reset Pin
General Description
                                                                                                 www.onsemi.com
   The NCV7425 is a fully featured local interconnect network (LIN)
transceiver designed to interface between a LIN protocol controller                                                      MARKING
and the physical bus.                                                                                                    DIAGRAM
   The NCV7425 LIN device is a member of the in−vehicle                                                                16
networking (IVN) transceiver family of ON Semiconductor that
                                                                                                 SOIC−16 LEAD
integrates a LIN v2.1 physical transceiver and a low−drop voltage                                  WIDE BODY             NCV7425−x
regulator.                                                                       16              EXPOSED PAD            AWLYYWWG
   The LIN bus is designed to communicate low rate data from control                    1
                                                                                                  CASE 751AG
devices such as door locks, mirrors, car seats, and sunroofs at the
lowest possible cost. The bus is designed to eliminate as much wiring                                                  1
                                                                                             x       = 0 or 5
as possible and is implemented using a single wire in each node. Each                        A       = Assembly Location
node has a slave MCU−state machine that recognizes and translates                            WL      = Wafer Lot
the instructions specific to that function. The main attraction of the                       YY      = Year
                                                                                             WW      = Work Week
LIN bus is that all the functions are not time critical and usually relate                   G       = Pb−Free Package
to passenger comfort.
Features                                                                                   ORDERING INFORMATION
                                                                                 See detailed ordering and shipping information in the
• LIN−Bus Transceiver                                                            package dimensions section on page 19 of this data sheet.
   ♦  LIN compliant to specification revision 2.1                    • Modes
      (backward compatible to versions 2.0 and 1.3) and                 ♦  Normal Mode: LIN Communication in Either Low
      J2602                                                                (up to 10 kBaud) or Normal Slope
   ♦ Bus Voltage ±45 V                                                  ♦  Sleep Mode: VCC is Switched “off” and No
   ♦ Transmission Rate up to 20 kBaud                                      Communication on LIN Bus
   ♦ Integrated Slope Control for Improved EMI                          ♦  Standby Mode: VCC is Switched “on” but There is
      Compatibility                                                        No Communication on LIN Bus
•  Package                                                              ♦  Wake−up Bringing the Component From Sleep
   ♦ SOIC−16 Wide Body Package with Exposed Pad                            Mode Into Standby Mode is Possible Either by LIN
•  Protection                                                              Command or Digital Input Signal on WAKE Pin
   ♦ Thermal Shutdown                                                      Wake−up from LIN Bus can also be Detected and
   ♦ Indefinite Short−Circuit Protection on Pins LIN and                   Flagged When the Chip is Already in Standby Mode
      WAKE Towards Supply and Ground
                                                                     Quality
   ♦ Load Dump Protection (45 V)
   ♦ Bus Pins Protected Against Transients in an
                                                                     • NCV Prefix for Automotive and Other Applications
      Automotive Environment                                            Requiring Unique Site and Control Change
   ♦ ESD Protection Level for LIN, INH, WAKE and
                                                                        Requirements; AEC−Q100 Qualified and PPAP
      VBB up to ±10 kV                                                  Capable
•  Voltage Regulator                                                 •  These Devices are Pb−Free, Halogen Free/BFR Free
   ♦ Two Device Versions: Output Voltage 3.3 V or 5 V
                                                                        and are RoHS Compliant
      For Loads up to 150 mA                                         Typical Applications
   ♦ Undervoltage Detector with a Reset Output to the
                                                                     • Automotive
      Supplied Microcontroller
   ♦ INH Output for Auxiliary Purposes (switching of an
                                                                     • Industrial Networks
      external pull−up or resistive divider towards battery,
      control of an external voltage regulator etc.)
 © Semiconductor Components Industries, LLC, 2015               1                                           Publication Order Number:
 May, 2015 − Rev. 3                                                                                                          NCV7425/D


                                                                 NCV7425
  Table 1. KEY TECHNICAL CHARACTERISTICS
   Symbol                                           Parameter                                           Min      Typ         Max        Unit
  3.3 V VERSION
      VBB        Nominal battery operating voltage                                                       5        12          28          V
      VBB        Load dump protection (Note 1)                                                                                45          V
   IBB_SLP       Supply current in sleep mode                                                                                 20         mA
   VCC_OUT       Regulated VCC output in normal mode, VCC load 0−100 mA                                3.234      3.3        3.366        V
   (Note 2)
                 Regulated VCC output in normal mode, 100 mA < VCC load < 150 mA                       3.201      3.3        3.399
   IOUT_LIM      VCC regulator current limitation                                                       150      225          300        mA
     VWAKE       Operating DC voltage on WAKE pin                                                        0                    VBB         V
                 Maximum rating voltage on WAKE pin                                                     −45                   45
      VINH       Operating DC voltage on INH pin                                                         0                    VBB         V
    TJ_TSD       Junction thermal shutdown temperature                                                  165                   195        °C
       TJ        Operating junction temperature                                                         −40                  +150        °C
  5 V VERSION
      VBB        Nominal battery operating voltage                                                       6        12          28          V
      VBB        Load dump protection (Note 1)                                                                                45          V
    IBB_SLP      Supply current in sleep mode                                                                                 20         mA
   VCC_OUT       Regulated VCC output in normal mode, VCC load 0−100 mA                                 4.90       5         5.10         V
   (Note 2)
                 Regulated VCC output in normal mode, 100 mA < VCC load < 150 mA                        4.85       5         5.15         V
   IOUT_LIM      VCC regulator current limitation                                                       150      225          300        mA
     VWAKE       Operating DC voltage on WAKE pin                                                        0                    VBB         V
                 Maximum rating voltage on WAKE pin                                                     −45                   45
      VINH       Operating DC voltage on INH pin                                                         0                    VBB         V
    TJ_TSD       Junction thermal shutdown temperature                                                  165                   195        °C
       TJ        Operating junction temperature                                                         −40                  +150        °C
1. The applied transients shall be in accordance with ISO 7637 part 1, test pulse 5. The device complies with functional class C;. The LIN
    communication itself complies with functional class B. On regulator class A can be reached depending on the application and external
    components
2. VCC voltage must be properly stabilized by external capacitors: capacitor of min. 80 nF with ESR < 10 mW in parallel with a capacitor of min.
    8 mF, ESR < 1 W.
  Table 2. THERMAL CHARACTERISTICS
   Symbol                                         Parameter                                         Conditions          Value           Unit
  Rth(vj−a)_1   Thermal resistance junction−to−ambient on JEDEC 1S0P PCB                              Free Air           138            K/W
  Rth(vj−a)_2   Thermal resistance junction−to−ambient on JEDEC 1S0P + 300         mm2   PCB          Free Air             94           K/W
  Rth(vj−a)_3   Thermal resistance junction−to−ambient on JEDEC 2S2P PCB                              Free Air             70           K/W
  Rth(vj−a)_4   Thermal resistance junction−to−ambient on JEDEC 2S2P + 300 mm2 PCB                    Free Air             49           K/W
                                                           www.onsemi.com
                                                                      2


                                                                                                     NCV7425
                                                                                              V CC                         V BB
                                                                       NCV7425                                                                                   INH
                                                                                                                 Band−
                                                                                                   V−reg
                                                                                                                  gap
                                           WAKE
                                                                           VCC                                                                    VBB
                                                                                                                                POR
                                                                                                                                                  VCC
                                                STB
                                                                                                                             Thermal
                                                                                                                            shutdown
                                                  EN
                                                                                                    Control Logic
                                                                                                                                Osc
                                                                           VCC                                                                   VBB
                                                TxD
                                                                           VCC
                                                RxD
                                                                                                                           Receiver
                                                                                  VCC                                                                            LIN
                                           RSTN                                                        Timeout
                                                                                                                         Slope
                                                                                                                         Control
                                                                                                                                                                 GND
                                                                               TEST                OTP _ZAP                            PD20090609 .1
                                                                                    Figure 1. Block Diagram
                                                                                   TYPICAL APPLICATION
Application Information                                                                                               VCC voltage must be properly stabilized by external
  The EMC immunity of the Master−mode device can be                                                                 capacitors: capacitor of min. 80 nF (ESR < 10 mW) in
further enhanced by adding a capacitor between the LIN                                                              parallel with a capacitor of min. 8 mF (ESR < 1 W).
output and ground. The optimum value of this capacitor is                                                             The 10 mF capacitor on the battery is optional and serves
determined by the length and capacitance of the LIN bus, the                                                        as reservoir capacitor to deal with battery supply
number and capacitance of Slave devices, the pull−up                                                                micro−cuts.
resistance of all devices (Master and Slave), and the required
time constant of the system, respectively.
                                                                                           Master Node                                                                                                             Slave Node
               VBAT                 10uF   100nF                           10uF    100nF                                          VBAT                           10uF   100nF                      10uF   100nF
                                                  V BB               VCC                      VCC                                                                              V BB          VCC                       VCC
                                            INH                      RxD                                                                                                 INH                 RxD
                             1kW                                     TxD                                                                                                                     TxD
                                                         NCV 7425
                LIN                                                                        Micro                                      LIN                                                                           Micro
                                            LIN                      EN                                                                                                  LIN                 EN
                             1 nF
                                                                                        controller                                                                                                                controller
                                                                     STB                                                                                220 pF                               STB
              WAKE                                                  RSTN                                                           WAKE                                                     RSTN
                                            WAKE                                                                                                                         WAKE
                      10nF                                                                                                                       10nF
                                      OTP_ZAP                          TEST                                                                                        OTP_ZAP                     TEST                     GND
                                                         GND                                        GND                                                                               GND
               GND                                                                                                                    GND
                                                                                                                                                                                                                    PD20090609.2
                                                                      KL30
                                                                     LIN−BUS
                                                                       KL31
                                                                                 Figure 2. Application Diagram
                                                                                            www.onsemi.com
                                                                                                           3


                                                             NCV7425
                                               VBB    1                            16   VCC
                                               LIN    2                            15   RxD
                                           GND        3                            14   TxD
                                                                 NCV7425
                                           GND        4                            13   RSTN
                                          WAKE        5                            12   STB
                                               INH    6                            11   EN
                                       OTP_SUP        7                            10   TEST
                                               n.c.   8                            9    n.c.
                                                      Figure 3. Pin Assignment
 Table 3. PIN FUNCTION DESCRIPTION
 Pin Number      Pin Name                                                        Description
      1             VBB       Battery supply input
      2             LIN       LIN bus output/input
      3            GND        Ground
      4            GND        Ground
      5           WAKE        High voltage digital input pin to switch the part from sleep− to standby mode
      6             INH       Inhibit output
      7          OTP_SUP      Supply for programming of trimming bits at factory testing, needs to be grounded in the application
      8             n.c.      not connected
      9             n.c.      not connected
      10           TEST       Digital input for factory testing, needs to be grounded in the application
      11            EN        Enable input for mode control
      12           STB        Standby mode control input
      13           RSTN       Reset output; open−drain output with an on−chip pull−up resistor
      14           TxD        Transmit data input, Low in dominant state
      15           RxD        Receive data output; Low in dominant state; push−pull output
      16           VCC        Voltage regulator output
                                                FUNCTIONAL DESCRIPTION
Overall Functional Description                                             with EMC performance due to reduced slew rate of the LIN
  LIN is a serial communication protocol that efficiently                  output.
supports the control of mechatronic nodes in distributed                      The junction temperature is monitored via a thermal
automotive applications. The domain is class−A multiplex                   shutdown circuit that switches the LIN transmitter and
buses with a single master node and a set of slave nodes.                  voltage regulator off when temperature exceeds the TSD
  NCV7425 is designed as a master or slave node for the                    trigger level.
LIN communication interface with an integrated 3.3 V or                       NCV7425 has four operating states (normal mode, low
5 V voltage regulator having a current capability up to                    slope mode, standby mode, and sleep mode) that are
150 mA for supplying any external components                               determined by the input signals EN, WAKE, STB, and TxD.
(microcontroller, CAN node, etc.).
  NCV7425 contains the LIN transmitter, LIN receiver,                      Operating States
voltage regulator, power−on−reset (POR) circuits and                         NCV7425 provides four operating states, two modes for
thermal shutdown (TSD). The LIN transmitter is optimized                   normal operation with communication, one standby without
for the maximum specified transmission speed of 20 kBaud                   communication and one low power mode with very low
                                                                           current consumption − see Figure 4 and Table 4.
                                                          www.onsemi.com
                                                                 4


                                                                                                                              NCV7425
 Table 4. MODE SELECTION
                                                                                                                                                            LIN
     Mode          VCC                                   RxD                                                                   INH                      Transceiver       30 kW on LIN                                 RSTN
    Normal −        ON      Low = Dominant State                                                                   High if STB = High               Normal Slope                ON                                      High
 Slope (Note 3)             High = Recessive State                                                                 during state transition;
                                                                                                                   Floating otherwise
 Normal − Low       ON      Low = Dominant State                                                                   High if STB = High                   Low Slope               ON                                      High
 Slope (Note 4)             High = Recessive State                                                                 during state transition;
                                                                                                                   Floating otherwise
    Standby         ON      Low after LIN                                                                          Floating                                OFF                  OFF                               Controlled by VCC
    (Note 5)                wake−up, High                                                                                                                                                                           undervoltage
                            otherwise (Note 6)                                                                                                                                                                         monitor
     Sleep         OFF      Clamped to VCC                                                                         Floating                                OFF                  OFF                                     Low
                            (Note 6)
3. The normal slope mode is entered when pin EN goes High while TxD is in High state during EN transition.
4. The low slope mode is entered when pin EN goes High while TxD is in Low state during EN transition. LIN transmitter gets on only after TxD
   returns to High after the state transition.
5. The standby mode is entered automatically after power−up.
6. In standby and Sleep mode, the High state is achieved by internal pull−up resistor to VCC.
                                                                                                                                                                          Normal mode
                                        Standby mode                                                                          EN changes 0−>1 while TxD=1
                                 − VCC: on                                                                                                                               (normal slope )
                  VBB power−up   −LIN TRX: off                                                                                                                        − VCC: on
                                                                                                                              EN changes 1−>0 while STB=1             −LIN TRX: on
                                 −INH: floating
                                 −LIN term.: current source                                                                                                           −INH: High/floating
                                                                                                                                     VCC undervoltage
                                 −RxD pin: High/Low                                                                                                                   −LIN term.: 30kW
                                 −RSTN pin: VCC_UV                                                                                                                    −RxD pin: LIN data
                                                                                                                                                                      −RSTN pin: High
                                    EN changes 0−>1 while TxD=0   EN changes 1−>0 while STB=1                                                                                       EN changes 1−>0 while STB=0
                                                                                                VCC undervoltage
                                                   Normal mode
                                                                                                                                                                           Sleep mode
                                                    (low slope )                                                                                                      − VCC: off
                                 − VCC: on                                                                                                                            −LIN TRX: off
                                 −LIN TRX: on                                                                                 EN changes 1−>0 while STB=0
                                                                                                                                                                      −INH: floating
                                 −INH: High/floating                                                                                                                  −LIN term.: current source
                                 −LIN term.: 30kW                                                                                                                     −RxD pin: at VCC
                                 −RxD pin: LIN data                                                                                                                   −RSTN pin: Low
                                 −RSTN pin: High
                                                                                                                                                                              PD20090610 .01
                                                                                                                   Figure 4. State Diagram
Normal Slope Mode                                                                                                                        mode selection is done by EN=High when TxD pin is High.
   In normal slope mode the transceiver can transmit and                                                                                 If STB pin is High during the standby−to−normal slope
receive data via LIN bus with speed up to 20 kBaud. The                                                                                  mode transition, INH pin is pulled High. Otherwise, it stays
transmit data stream of the LIN protocol is present on the                                                                               floating.
TxD pin and converted by the transmitter into a LIN bus
signal with controlled slew rate to minimize EMC emission.                                                                               Low Slope Mode
The receiver consists of the comparator that has a threshold                                                                               In low slope mode the slew rate of the signal on the LIN
with hysteresis in respect to the supply voltage and an input                                                                            bus is reduced (rising and falling edges of the LIN bus signal
filter to remove bus noise. The LIN output is pulled High via                                                                            are longer). This further reduces the EMC emission. As a
an internal 30 kW pull−up resistor. For master applications                                                                              consequence the maximum speed on the LIN bus is reduced
it is needed to put an external 1 kW resistor with a serial                                                                              up to 10 kBaud. This mode is suited for applications where
diode between LIN and VBB (or INH) − see Figure 2. The                                                                                   the communication speed is not critical. The mode selection
                                                                                                                       www.onsemi.com
                                                                                                                                     5


                                                             NCV7425
is done by EN=High when TxD pin is Low. In order not to                Sleep Mode
transmit immediately a dominant state on the bus (because                 The Sleep Mode provides extremely low current
TxD = Low), the LIN transmitter is enabled only after TxD              consumption. This mode is entered when both EN and STB
returns to High. If STB pin is High during the                         pins are Low coming from normal mode. The internal
standby−to−low slope mode transition, INH pin is pulled                termination resistor of 30 kW between LIN and VBB is
High. Otherwise, it stays floating.                                    disconnected and also the VCC regulator is switched off to
                                                                       minimize current consumption.
Standby Mode
   The standby mode is always entered after power−up of the            Wake−up
NCV7425. It can also be entered from normal mode when                     NCV7425 has two possibilities to wake−up from sleep or
the EN pin is Low and the standby pin is High. From sleep              standby mode (see Figure 4):
mode it can be entered after a local wake−up or LIN                       Local wake−up: enables the transition from sleep mode to
wake−up. In standby mode the VCC voltage regulator for                 standby mode
supplying external components (e.g. a microcontroller)                    Remote wake−up via LIN: enables the transition from
stays active. Also the LIN receiver stays active to be able to         sleep to standby mode and can be also detected when already
detect a remote wake−up via bus. The LIN transmitter is                in standby mode.
disabled and the slave internal termination resistor of 30 kW             A local wake−up is only detected in sleep mode if a
between LIN and VBB is disconnected in order to minimize               transition from Low to High or from High to Low is seen on
current consumption. Only a pull−up current source                     the WAKE pin.
between VBB and LIN is active.
                          Detection of Local Wake−Up                              Detection of Local Wake−Up
               Wake                                                   Wake
              VBB                                                    VBB
                                                      50% VBB typ.                                          50% VBB typ.
                                                                 t                                                        t
                  Sleep Mode            Standby Mode                     Sleep Mode             Standby Mode
                                                                                                             PC20060427.3
                                                 Figure 5. Local Wake−Up Signal
   A remote wake−up is only detected if a combination of (1)           for a time period > tWAKE and (3) again a rising edge at pin
a falling edge at the LIN pin (transition from recessive to            LIN (transition from dominant to recessive) happens.
dominant) is followed by (2) a dominant level maintained
                   LIN
                                                    Detection of Remote Wake−Up
               VBB
                                                                                                     LIN recessive level
                                           tWAKE
                                                                        60% VBB
                           40% VBB
                                                                            LIN dominant level
                                     Sleep Mode                              Standby Mode
                                                                                                             t
                                                                                                           PC20060427.2
                                             Figure 6. Remote Wake−Up Behavior
   The wake−up source is distinguished by pin RxD in the               VCC Undervoltage Detection and RSTN Pin
standby mode:                                                             In standby, normal and low slope modes, the VCC
   RxD remains High after power−up or local wake−up.                   regulator is monitored. Whenever the regulator output falls
   RxD is kept Low until normal mode is entered after a                below VCC_UV_THR level (typically 90% of the nominal
remote wake−up (LIN)                                                   voltage) for longer than VCC_UV_deb (typically 5 ms), an
                                                        www.onsemi.com
                                                                   6


                                                                             NCV7425
undervoltage is detected. Output pin RSTN is pulled to Low                                             In the sleep mode, RSTN pin is kept Low regardless the
level to indicate the undervoltage condition to the external                                        VCC level − it means that RSTN becomes Low immediately
load (a microcontroller). At the same time, the device enters                                       at sleep mode entry even if the VCC capacitor is still charged.
automatically the standby mode. As soon as the regulator                                               In all situations where RSTN pin is kept Low, the digital
output returns above the undervoltage level, the RSTN Low                                           inputs to NCV7425 are discarded by the internal control
level is extended by typically 6ms and only then released to                                        logic and have no effect on its behavior.
High level in order to ensure microcontroller initialization                                           The RSTN pin function is illustrated in Figure 7.
under correct supply conditions.
                               VCC_UV_deb                             VCC_UV_deb    VCC_UV_deb
       PORH_VBB
      VBB
                                                                                                               < VCC_UV_deb
                  VCC_UV_THR
                                            RSTNext                                              RSTNext
      VCC
   RSTN
                    Standby mode                      Normal mode                  Standby mode                      Normal mode             Sleep mode
      EN
     STB
                                                                                                                                                      FB20130807.01
                                                        STB and EN levels discarded when RSTN=Low
                                                             Figure 7. RSTN Pin Behavior
                                                                    www.onsemi.com
                                                                                      7


                                                                  NCV7425
                                                 ELECTRICAL CHARACTERISTICS
Definitions
   All voltages are referenced to GND. Positive currents flow into the IC.
  Table 5. ABSOLUTE MAXIMUM RATINGS − 3.3 V and 5 V VERSIONS
   Symbol                                             Parameter                                             Min.           Max.          Unit
      VBB         Battery voltage on pin VBB (Note 7)                                                        −0.3           +45            V
     VCC          DC voltage on pin VCC                                                                       0             +6             V
     IVCC         Current delivered by the VCC regulator                                                     150                         mA
     VLIN         LIN bus voltage (Note 8)                                                                   −45            +45            V
     VINH         DC voltage on inhibit pin                                                                  −0.3        VBB + 0.3         V
    VWAKE         Voltage on WAKE pin                                                                        −45            45             V
    VDig_IO       DC voltage on pins TxD, RxD, EN, STB, RSTN                                                 −0.3        VCC + 0.3         V
       TJ         Maximum junction temperature                                                               −40           +165           °C
                  Electrostatic discharge voltage (INH, WAKE and VBB) system                                 −10            +10           kV
                  Human Body Model (HBM) (Note 9)
                  Electrostatic discharge voltage (LIN pin, no external capacitor) HBM (Note 9)              −10            +10
     Vesd         Electrostatic discharge voltage (LIN pin, 220 pF) System HBM (Note 9)                      −15            +15
                  Electrostatic discharge voltage (pins LIN, INH, WAKE and VBB) HBM (Note 10)                 −8            +8
                  Electrostatic discharge voltage (other pins) HBM (Note 10)                                  −4            +4
                  Electrostatic discharge voltage; charge device model (Note 11)                            −250           +250            V
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
7. The applied transients shall be in accordance with ISO 7637 part 1, test pulses 1, 2, 3a, 3b, and 5. The device complies with functional class
    C; class A can be reached depending on the application and external components.
8. The applied transients shall be in accordance with ISO 7637 part 1, test pulses 1, 2, 3a, and 3b. The device complies with functional class
    C; class A can be reached depending on the application and external components.
9. Equivalent to discharging a 150 pF capacitor through a 330 W resistor conform to IEC Standard 61000−4−2. The specified values are verified
    by external test house.
10. Equivalent to discharging a 100 pF capacitor through a 1.5 kW resistor conform to MIL STD 883 method 3015.7.
11. Conform to EOS/ESD−DS5.3 (socket mode).
  Table 6. DC CHARACTERISTICS − 3.3 V VERSION
  VBB = 5 V to 28 V; TJ = −40°C to +150°C; unless otherwise specified.
       Symbol                         Parameter                              Conditions                   Min       Typ       Max        Unit
  DC CHARACTERISTICS SUPPLY − PINS VBB AND VCC
        IBB_ON          Supply current                               Normal mode; LIN recessive                                1.6       mA
       IBB_STB          Supply current                             Standby mode, VBB = 5 − 18 V,                               60         mA
                                                                             TJ < 105°C
       IBB_SLP          Supply current                             Sleep mode, VBB = 5 − 18 V, TJ                              20         mA
                                                                               < 105°C
  DC CHARACTERISTICS − VOLTAGE REGULATOR
      VCC_OUT           Regulator output voltage                         VCC load 0 − 100 mA             3.234      3.30     3.366         V
                                                                    100 mA < VCC load < 150 mA           3.201      3.30     3.399
      IOUT_LIM          Overcurrent limitation                                                            150       225       300        mA
    VCC_UV_THR          Undervoltage detection threshold                                                  2.80      2.97      3.13         V
  12. Measured at output voltage VCC_OUT = (VCC_OUT @ VBB = 5 V) − 2%.
  13. The voltage drop in Normal mode between LIN and VBB pin is the sum of the diode drop and the drop at serial pull−up resistor. The drop
      at the switch is negligible. See Figure 2.
  14. Guaranteed by design. Not tested
                                                              www.onsemi.com
                                                                        8


                                                            NCV7425
Table 6. DC CHARACTERISTICS − 3.3 V VERSION
VBB = 5 V to 28 V; TJ = −40°C to +150°C; unless otherwise specified.
     Symbol                         Parameter                            Conditions                 Min        Typ        Max        Unit
DC CHARACTERISTICS − VOLTAGE REGULATOR
   DVCC_OUT           Line Regulation                            VBB 5 − 28 V, Iout = 5 mA                    0.41                   mV
                                                                          TJ = 25°C
                      Load Regulation                                  Iout 1−100 mA,                           25
                                                                   VBB = 14 V, TJ = 25°C
        Vdo           Dropout Voltage (VBB − VCC_OUT)             Iout = 10 mA, TJ = 25°C                       22                   mV
                      (Note 12) Figure 12
                                                                  Iout = 50 mA, TJ = 25°C                      108
                                                                 Iout = 100 mA, TJ = 25°C                      216
DC CHARACTERISTICS − LIN TRANSMITTER
VLIN_dom_LoSup        LIN dominant output voltage                 TxD = Low; VBB = 7.3 V                                  1.2          V
 VLIN_dom_HiSup       LIN dominant output voltage                 TxD = Low; VBB = 18 V                                   2.0          V
     VLIN_rec         LIN recessive output voltage               TxD = High; ILIN = 10 mA          VBB −                  VBB          V
                      (Note 13)                                                                     1.5
     ILIN_lim         Short circuit current limitation                 VLIN = VBB(max)              40                    200        mA
      Rslave          Internal pull−up resistance                                                   20          33         47         kW
       CLIN           Capacitance on pin LIN (Note 14)                                                          25         35         pF
DC CHARACTERISTICS − LIN RECEIVER
    VBUS_dom          bus voltage for dominant state                                                                      0.4        VBB
    VBUS_rec          bus voltage for recessive state                                               0.6                              VBB
    Vrec_dom          Receiver threshold                     LIN bus recessive → dominant           0.4                   0.6        VBB
     Vrec_rec         Receiver threshold                     LIN bus dominant → recessive           0.4                   0.6        VBB
     Vrec_cnt         Receiver centre voltage                     (Vrec_dom + Vrec_rec) / 2        0.475                 0.525       VBB
     Vrec_hys         Receiver hysteresis                           (Vrec_rec − Vrec_dom)          0.05                  0.175       VBB
  ILIN_off_dom        LIN output current bus in dominant    Driver off; VBB = 12 V, VLIN = 0 V      −1                               mA
                      state
   ILIN_off_rec       LIN output current bus in recessive          Driver off; VBB < 18 V,                                 1          mA
                      state                                          VBB < VLIN < 18 V
  ILIN_no_GND         Communication not affected                    VBB = GND = 12 V;               −1                     1         mA
                                                                       0 < VLIN < 18 V
  ILIN_no_VBB         LIN bus remains operational                    VBB = GND = 0 V;                                      5          mA
                                                                       0 < VLIN < 18 V
DC CHARACTERISTICS − DIGITAL I/O PINS
PIN WAKE
   VWAKE_TH           Threshold voltage                                                            0.35                   0.65       VBB
        Ileak         Input leakage current                      VWAKE = 0 V; VBB = 18 V            −1        −0.5         1          mA
   tWAKE(min)         Debounce time                           Sleep mode; rising and falling         8                     54         ms
                                                                             edge
PINS TxD AND STB
          Vil         Low level input voltage                                                                             0.8          V
         Vih          High level input voltage                                                      2.0                                V
        Rpu           Pull−up resistance to VCC                                                     50                    200         kW
12. Measured at output voltage VCC_OUT = (VCC_OUT @ VBB = 5 V) − 2%.
13. The voltage drop in Normal mode between LIN and VBB pin is the sum of the diode drop and the drop at serial pull−up resistor. The drop
    at the switch is negligible. See Figure 2.
14. Guaranteed by design. Not tested
                                                          www.onsemi.com
                                                                   9


                                                            NCV7425
Table 6. DC CHARACTERISTICS − 3.3 V VERSION
VBB = 5 V to 28 V; TJ = −40°C to +150°C; unless otherwise specified.
     Symbol                         Parameter                           Conditions                  Min        Typ        Max        Unit
DC CHARACTERISTICS − DIGITAL I/O PINS
PIN INH
       DVH            High level voltage drop                          IINH = 15 mA                           0.35        0.75         V
        Ileak         Leakage current                            Sleep mode; VINH = 0 V             −1                     1          mA
PIN EN
          Vil         Low level input voltage                                                                             0.8          V
         Vih          High level input voltage                                                      2.0                                V
        Rpd           Pull−down resistance to ground                                                50                    200         kW
PIN RxD
         Vol          Low level output voltage                          Isink = 2 mA                                      0.65         V
        Voh           High level output voltage                      Normal mode,                 VCC −                                V
                      (In Normal mode)                               Isource = −2 mA               0.65
        Rpu           Pull−up resistance to VCC                      Standby mode,                              10                    kW
                      (In Standby and Sleep mode)                       Sleep mode
PIN RSTN
         Vol          Low level output voltage                          Isink = 2 mA                                      0.65         V
        Rpu           Pull−up resistance to VCC                                                     50                    200         kW
DC CHARACTERISTICS
POWER−ON RESET
                      VBB POR High level detection
  PORH_VBB                                                                                                                4.5          V
                      threshold
                      VBB POR Low level detection thresh-
   PORL_VBB                                                                                         1.7                   3.8          V
                      old
                      Maximum slope on VBB to guarantee
  POR_VBB_sl                                                                                                               2         V/ms
                      POR
THERMAL SHUTDOWN
                      Thermal shutdown junction temper-
      TJ_tsd                                                          For shutdown                 165                    195         °C
                      ature
     TJ_hyst          Thermal shutdown hysteresis                                                    9                     18         °C
12. Measured at output voltage VCC_OUT = (VCC_OUT @ VBB = 5 V) − 2%.
13. The voltage drop in Normal mode between LIN and VBB pin is the sum of the diode drop and the drop at serial pull−up resistor. The drop
    at the switch is negligible. See Figure 2.
14. Guaranteed by design. Not tested
                                                        www.onsemi.com
                                                                  10


                                                            NCV7425
Table 7. DC CHARACTERISTICS − 5 V VERSION
VBB = 6 V to 28 V; TJ = −40°C to +150°C; unless otherwise specified.
     Symbol                         Parameter                            Conditions                 Min        Typ        Max        Unit
DC CHARACTERISTICS SUPPLY − PINS VBB AND VCC
      IBB_ON          Supply current                           Normal mode; LIN recessive                                 1.6        mA
     IBB_STB          Supply current                         Standby mode, VBB = 6 − 18 V,                                 60         mA
                                                                         TJ < 105°C
     IBB_SLP          Supply current                          Sleep mode, VBB = 6 − 18 V,                                  20         mA
                                                                         TJ < 105°C
DC CHARACTERISTICS − VOLTAGE REGULATOR
    VCC_OUT           Regulator output voltage                     VCC load 0 − 100 mA              4.9          5        5.1          V
                                                              100 mA < VCC load < 150 mA           4.85          5        5.15         V
    IOUT_LIM          Overcurrent limitation                                                        150        225        300        mA
  VCC_UV_THR          Undervoltage detection threshold                                             4.25         4.5       4.75         V
   DVCC_OUT           Line Regulation                            VBB 6 − 28 V, Iout = 5 mA                    0.41                   mV
                                                                          TJ = 25°C
                      Load Regulation                         Iout 1 − 100 mA, VBB = 14 V,                      22                   mV
                                                                          TJ = 25°C
        Vdo           Dropout Voltage (VBB − VCC_OUT)             Iout = 10 mA, TJ = 25°C                       22                   mV
                      (Note 15)
                      (Figure 20)                                 Iout = 50 mA, TJ = 25°C                      108                   mV
                                                                 Iout = 100 mA, TJ = 25°C                      216                   mV
DC CHARACTERISTICS LIN TRANSMITTER
VLIN_dom_LoSup        LIN dominant output voltage                 TxD = Low; VBB = 7.3 V                                  1.2          V
 VLIN_dom_HiSup       LIN dominant output voltage                 TxD = Low; VBB = 18 V                                   2.0          V
     VLIN_rec         LIN recessive output voltage               TxD = High; ILIN = 10 mA          VBB −                  VBB          V
                      (Note 16)                                                                     1.5
      ILIN_lim        Short circuit current limitation                 VLIN = VBB(max)              40                    200        mA
       Rslave         Internal pull−up resistance                                                   20          33         47         kW
        CLIN          Capacitance on pin LIN (Note 17)                                                          25         35         pF
DC CHARACTERISTICS LIN RECEIVER
    VBUS_dom          bus voltage for dominant state                                                                      0.4        VBB
    VBUS_rec          bus voltage for recessive state                                               0.6                              VBB
    Vrec_dom          Receiver threshold                     LIN bus recessive → dominant           0.4                   0.6        VBB
     Vrec_rec         Receiver threshold                     LIN bus dominant → recessive           0.4                   0.6        VBB
     Vrec_cnt         Receiver center voltage                     (Vrec_dom + Vrec_rec) / 2        0.475                 0.525       VBB
     Vrec_hys         Receiver hysteresis                           (Vrec_rec − Vrec_dom)          0.05                  0.175       VBB
  ILIN_off_dom        LIN output current bus in dominant    Driver off; VBB = 12 V, VLIN = 0 V      −1                               mA
                      state
   ILIN_off_rec       LIN output current bus in recessive          Driver off; VBB < 18 V,                                 1          mA
                      state                                          VBB < VLIN < 18 V
  ILIN_no_GND         Communication not affected                     VBB = GND = 12 V;              −1                     1         mA
                                                                       0 < VLIN < 18 V
  ILIN_no_VBB         LIN bus remains operational                    VBB = GND = 0 V;                                      5          mA
                                                                       0 < VLIN < 18 V
15. Measured at output voltage VCC_OUT = (VCC_OUT @ VBB = 6 V) − 2%.
16. The voltage drop in Normal mode between LIN and VBB pin is the sum of the diode drop and the drop at serial pull−up resistor. The drop
    at the switch is negligible. See Figure 2.
17. Guaranteed by design. Not tested
                                                          www.onsemi.com
                                                                  11


                                                            NCV7425
Table 7. DC CHARACTERISTICS − 5 V VERSION
VBB = 6 V to 28 V; TJ = −40°C to +150°C; unless otherwise specified.
     Symbol                         Parameter                          Conditions                   Min        Typ        Max        Unit
DC CHARACTERISTICS − DIGITAL I/O PINS
PIN WAKE
   VWAKE_TH           Threshold voltage                                                            0.35                   0.65       VBB
        Ileak         Input leakage current                      VWAKE = 0 V; VBB = 18 V            −1        −0.5         1          mA
                                                              Sleep mode; rising and falling
   tWAKE_MIN          Debounce time
                                                                           edge
                                                                                                     8                     54         ms
PINS TxD AND STB
          Vil         Low level input voltage                                                                             0.8          V
         Vih          High level input voltage                                                      2.0                                V
        Rpu           Pull−up resistance to VCC                                                     50                    200         kW
PIN INH
       DVH            High level voltage drop                         IINH = 15 mA                            0.35        0.75         V
        Ileak         Leakage current                            Sleep mode; VINH = 0 V             −1                     1          mA
PIN EN
          Vil         Low level input voltage                                                                             0.8          V
         Vih          High level input voltage                                                      2.0                                V
        Rpd           Pull−down resistance to ground                                                50                    200         kW
PIN RxD
         Vol          Low level output voltage                         Isink = 2 mA                                       0.65         V
        Voh           High level output voltage               Normal mode, Isource = −2 mA        VCC −                                V
                      (In Normal mode)                                                             0.65
        Rpu           Pull−up resistance to VCC                Standby mode, Sleep mode                         10                    kW
                      (In Standby and Sleep mode)
PIN RSTN
         Vol          Low level output voltage                         Isink = 2 mA                                       0.65         V
        Rpu           Pull−up resistance to VCC                                                     50                    200         kW
DC CHARACTERISTICS
POWER−ON RESET
  PORH_VBB            VBB POR High level detection                                                                        4.5          V
                      threshold
   PORL_VBB           VBB POR Low level detection                                                   1.7                   3.8          V
                      threshold
  POR_VBB_sl          Maximum slope on VBB to guarantee                                                                    2         V/ms
                      POR
THERMAL SHUTDOWN
      TJ_tsd          Thermal shutdown junction                       For shutdown                 165                    195         °C
                      temperature
     TJ_hyst          Thermal shutdown hysteresis                                                    9                     18         °C
15. Measured at output voltage VCC_OUT = (VCC_OUT @ VBB = 6 V) − 2%.
16. The voltage drop in Normal mode between LIN and VBB pin is the sum of the diode drop and the drop at serial pull−up resistor. The drop
    at the switch is negligible. See Figure 2.
17. Guaranteed by design. Not tested
                                                        www.onsemi.com
                                                                  12


                                                                NCV7425
 Table 8. AC CHARACTERISTICS − 3.3 V AND 5 V VERSIONS
 VBB = 7 V to 18 V; TJ = −40°C to +150°C; unless otherwise specified.
          Symbol                     Parameter                             Conditions                Min        Typ      Max        Unit
 AC CHARACTERISTICS LIN TRANSMITTER
              D1         Duty Cycle 1 = tBUS_rec(min) /               Normal slope mode             0.396                 0.5
                         (2 x tBit) see Figure 24                   THrec(max) = 0.744 x VBB
                                                                   THdom(max) = 0.581 x VBB
                                                                           tBit = 50 ms
                                                                       VBB = 7 V to 18 V
              D2         Duty Cycle 2 = tBUS_rec(max) /               Normal slope mode              0.5                 0.581
                         (2 x tBit) see Figure 24                   THrec(min) = 0.422 x VBB
                                                                   THdom(min) = 0.284 x VBB
                                                                           tBit = 50 ms
                                                                      VBB = 7.6 V to 18 V
              D3         Duty Cycle 3 = tBUS_rec(min) /               Normal slope mode             0.417                 0.5
                         (2 x tBit) see Figure 24                   THrec(max) = 0.778 x VBB
                                                                   THdom(max) = 0.616 x VBB
                                                                           tBit = 96 ms
                                                                       VBB = 7 V to 18 V
              D4         Duty Cycle 4 = tBUS_rec(max) /               Normal slope mode              0.5                 0.590
                         (2 x tBit) see Figure 24                   THrec(min) = 0.389 x VBB
                                                                   THdom(min) = 0.251 x VBB
                                                                           tBit = 96 ms
                                                                      VBB = 7.6 V to 18 V
         tfall_norm               LIN falling edge            Normal slope mode; VBB = 12 V;                             22.5        ms
                                                                        L1, L2 (Note 18)
         trise_norm               LIN rising edge             Normal slope mode; VBB = 12 V;                             22.5        ms
                                                                        L1, L2 (Note 18)
        tsym_norm              LIN slope symmetry             Normal slope mode; VBB = 12 V;          −4                   4         ms
                                                                        L1, L2 (Note 18)
         tfall_norm               LIN falling edge            Normal slope mode; VBB = 12 V;                              27         ms
                                                                          L3 (Note 18)
         trise_norm               LIN rising edge             Normal slope mode; VBB = 12 V;                              27         ms
                                                                          L3 (Note 18)
        tsym_norm              LIN slope symmetry             Normal slope mode; VBB = 12 V;          −5                   5         ms
                                                                          L3 (Note 18)
           tfall_low              LIN falling edge               Low slope mode (Note 19);                                62         ms
                                                                    VBB = 12 V; L3 (Note 18)
          trise_low               LIN rising edge                Low slope mode (Note 19);                                62         ms
                                                                    VBB = 12 V; L3 (Note 18)
            tWAKE        Dominant timeout for wake−up                                                 30                  150        ms
                                     via LIN bus
             tdom             TxD dominant timeout                         TxD = Low                  6                   20        ms
      VCC_UV_deb           VCC undervoltage detection                                                1.5         5        10         ms
                                   debounce time
         RSTNext          Extension time of RSTN Low                                                  3          6        10        ms
                                pulse beyond VCC
                                    undervoltage
 AC CHARACTERISTICS LIN RECEIVER
     trec_prop_down      Propagation delay of receiver                                               0.1                   6         ms
                         falling edge
       trec_prop_up      Propagation delay of receiver                                               0.1                   6         ms
                         rising edge
          trec_sym       Propagation delay symmetry               trec_prop_down − trec_prop_up       −2                   2         ms
18. The AC parameters are specified for following RC loads on the LIN bus: L1 = 1 kW / 1 nF; L2 = 660 W / 6.8 nF; L3 = 500 W / 10 nF.
19. Low slope mode is not compliant to the LIN 1.3 or LIN 2.0/2.1 standard.
                                                           www.onsemi.com
                                                                      13


                                                   NCV7425
                          REGULATOR TYPICAL PERFORMANCE CHARACTERISTICS
                                                  (3.3 V Version)
Load Transient Responses
               Figure 8. Load Transient Response                    Figure 9. Load Transient Response
                     (ICC 100 mA to 100 mA)                                (ICC 1 mA to 100 mA)
Line Transient Responses
               Figure 10. Line Transient Response                 Figure 11. Line Transient Response
                         (VBB 5 V to 28 V)                                 (VBB 5 V to 28 V)
                                                www.onsemi.com
                                                        14


                                                    NCV7425
                         REGULATOR TYPICAL PERFORMANCE CHARACTERISTICS
                                                   (3.3 V Version)
Static Characteristics
                  Figure 12. Dropout Voltage vs.                   Figure 13. Output Voltage vs. Output
                           Temperature                                            Current
             Figure 14. Ground Current vs. Output                     Figure 15. Output Voltage vs.
                             Current                                          Temperature
                                                 www.onsemi.com
                                                         15


                                                  NCV7425
                          REGULATOR TYPICAL PERFORMANCE CHARACTERISTICS
                                                  (5 V Version)
Load Transient Responses
             Figure 16. Load Transient Response                 Figure 17. Load Transient Response
                     (ICC 100 mA to 100 mA)                             (ICC 1 mA to 100 mA)
Line Transient Responses
               Figure 18. Line Transient Response               Figure 19. Line Transient Response
                         (VBB 6 V to 28 V)                                (VBB 6 V to 28 V)
                                                www.onsemi.com
                                                       16


                                                  NCV7425
                         REGULATOR TYPICAL PERFORMANCE CHARACTERISTICS
                                                  (5 V Version)
Static Characteristics
                Figure 20. Dropout Voltage vs.                  Figure 21. Output Voltage vs. Output
                         Temperature                                           Current
             Figure 22. Ground Current vs. Output                  Figure 23. Output Voltage vs.
                            Current                                        Temperature
                                                www.onsemi.com
                                                       17


                                                 NCV7425
          TxD               tBIT                      tBIT
                                             50%
                                                                                                            t
            LIN                    tBUS_dom(max)              tBUS_rec(min)
      THrec (max)                                                                      Thresholds of
      THdom (max)                                                                    receiving node 1
       THrec (min)                                                                     Thresholds of
       THdom (min)                                                                   receiving node 2
                                                                                                            t
                                    tBUS_dom(min)            tBUS_rec(max)
                                                                                          PC20060428.2
                             Figure 24. LIN Transmitter Duty Cycle
     LIN
     100%
                             60%                          60%
                               40%                       40%
       0%
                                                                                                              t
                                    tfall                                   trise
                                                                                          PC20060428.1
                      Figure 25. LIN Transmitter Rising and Falling Times
 LIN
VBB
                                                                                  60% VBB
                                                                                  40% VBB
                                                                                                       t
 RxD   trec_prop_down                             trec_prop_up
                           50%
                                                                                                         PC20060428.3
                                                                                                      t
                                 Figure 26. LIN Receiver Timing
                                           www.onsemi.com
                                                      18


                                                               NCV7425
 ORDERING INFORMATION
        Device                  Description               Temperature Range                  Package                    Shipping†
  NCV7425DW0G              LIN Transceiver + 3.3 V                                                                    46 Units / Tube
                            Regulator + Reset Pin
  NCV7425DW0R2G                                                                         SOIC−16 WB EP               1500 / Tape & Reel
                                                            −40°C to 125°C
  NCV7425DW5G               LIN Transceiver + 5 V                                           (Pb−Free)                 46 Units / Tube
                            Regulator + Reset Pin
  NCV7425DW5R2G                                                                                                     1500 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
 Specifications Brochure, BRD8011/D.
                                                           www.onsemi.com
                                                                     19


                                                                                            NCV7425
                                                                              PACKAGE DIMENSIONS
                                                               SOIC−16 LEAD WIDE BODY, EXPOSED PAD
                                                                                          PDW SUFFIX
                                                                                          CASE 751AG
                                                                                             ISSUE A
                                                                 −U−
                                                    A
                                                                                                             M
                                                                                                                                          NOTES:
                                        16                    9                                                                            1. DIMENSIONING AND TOLERANCING PER ANSI
                               P                                                                                                              Y14.5M, 1982.
                                                                      B                                                                    2. CONTROLLING DIMENSION: MILLIMETER.
                                          1
        0.25 (0.010)    M    W   M
                                                                                           R x 45_                                         3. DIMENSION A AND B DO NOT INCLUDE MOLD
                                                              8                                                                               PROTRUSION.
                                                                                                                                           4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
                                                                          −W−                                                                 SIDE.
                                                                                                                                           5. DIMENSION D DOES NOT INCLUDE DAMBAR
                                                                                                                                              PROTRUSION. ALLOWABLE PROTRUSION SHALL BE
                                                          G   14 PL                                                                           0.13 (0.005) TOTAL IN EXCESS OF THE D DIMENSION
              PIN 1 I.D.
                                                                                          DETAIL E                                            AT MAXIMUM MATERIAL CONDITION.
                                                                                                                                           6. 751R-01 OBSOLETE, NEW STANDARD 751R-02.
                                               TOP SIDE
                                                                                                                                                       MILLIMETERS         INCHES
                                                                                                                                              DIM      MIN      MAX     MIN     MAX
                                                                            C                                                                   A     10.15    10.45   0.400    0.411
                                                                                                                           F                    B      7.40     7.60   0.292    0.299
                                                                                 −T−                                                            C      2.35     2.65   0.093    0.104
               0.10 (0.004) T           D 16 PL                          K      SEATING                                                         D      0.35     0.49   0.014    0.019
                                                                                PLANE
                                                                                                                                                F      0.50     0.90   0.020    0.035
                                                                                                                                               G         1.27 BSC        0.050 BSC
                                       0.25 (0.010)      M    T U      S     W  S                               J                               H      3.45     3.66   0.136    0.144
                                                                                                                                                J      0.25     0.32   0.010    0.012
                                                     H                                                   DETAIL E                               K      0.00     0.10   0.000    0.004
                                                                                                                                                L      4.72     4.93   0.186    0.194
                                                                                                                                               M         0_       7_      0_       7_
                                         1                    8
                                                                                              SOLDERING FOOTPRINT*                              P     10.05    10.55   0.395    0.415
                                                                                                                                                R      0.25     0.75   0.010    0.029
                EXPOSED PAD
                                                                                                                 0.350
                                                                          L                                                                Exposed
                                                                                   0.175                                                   Pad
                                        16                    9
                                                                                   0.050
                                            BACK SIDE
                                                                                                                  CL
                                                                                                                                    0.188
                                                                               0.200                                                          0.376
                                                                                                                                 CL
                                                                       0.074
                                                                                     0.024                                    0.150
                                                                                                                        DIMENSIONS: INCHES
                                                                        *For additional information on our Pb−Free strategy and soldering
                                                                          details, please download the ON Semiconductor Soldering and
                                                                          Mounting Techniques Reference Manual, SOLDERRM/D.
  ON Semiconductor and the            are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
  SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed
  at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
  or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and
  specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets
  and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each
  customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended,
  or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which
  the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
  unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
  expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
  alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable
  copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:                                                       N. American Technical Support: 800−282−9855 Toll Free          ON Semiconductor Website: www.onsemi.com
 Literature Distribution Center for ON Semiconductor                           USA/Canada
 P.O. Box 5163, Denver, Colorado 80217 USA                                    Europe, Middle East and Africa Technical Support:              Order Literature: http://www.onsemi.com/orderlit
 Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada                      Phone: 421 33 790 2910
 Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada                       Japan Customer Focus Center                                    For additional information, please contact your local
 Email: orderlit@onsemi.com                                                    Phone: 81−3−5817−1050                                         Sales Representative
                                                                                       www.onsemi.com                                                                           NCV7425/D
                                                                                                  20


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
ON Semiconductor:
 NCV7425DW5R2G NCV7425DW0R2G
