Analysis & Synthesis report for MCU
Wed Sep  4 10:02:26 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |mcu_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER|pr_stage
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1
 19. Source assignments for MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: Top-level Entity: |MCU_top
 22. Parameter Settings for User Entity Instance: PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: MIPSenv:MIPS
 24. Parameter Settings for User Entity Instance: MIPSenv:MIPS|Ifetch:IFE
 25. Parameter Settings for User Entity Instance: MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory
 26. Parameter Settings for User Entity Instance: MIPSenv:MIPS|Execute:EXE|shifter:shift_inst
 27. Parameter Settings for User Entity Instance: MIPSenv:MIPS|dmemory:MEM
 28. Parameter Settings for User Entity Instance: MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory
 29. Parameter Settings for User Entity Instance: MIPSenv:MIPS|BidirPin:dmem_BdirPin
 30. Parameter Settings for User Entity Instance: MIPSenv:MIPS|BidirPin:alu_BdirPin
 31. Parameter Settings for User Entity Instance: div_env:DIVIDER|BidirPin:BidirPin_inst
 32. Parameter Settings for User Entity Instance: div_env:DIVIDER|div:div_inst
 33. Parameter Settings for User Entity Instance: interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst
 34. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX0_inst|BidirPin:BidirPin_inst
 35. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX1_inst|BidirPin:BidirPin_inst
 36. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX2_inst|BidirPin:BidirPin_inst
 37. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX3_inst|BidirPin:BidirPin_inst
 38. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX4_inst|BidirPin:BidirPin_inst
 39. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX5_inst|BidirPin:BidirPin_inst
 40. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:LEDS_inst|BidirPin:BidirPin_inst
 41. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst
 42. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode0_inst
 43. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode1_inst
 44. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode2_inst
 45. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode3_inst
 46. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode4_inst
 47. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode5_inst
 48. Parameter Settings for User Entity Instance: BTimer_env:TIMER|BTimer:BTimer_inst
 49. Parameter Settings for User Entity Instance: BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst
 50. Parameter Settings for User Entity Instance: BTimer_env:TIMER|BidirPin:bus_inst
 51. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst"
 54. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:LEDS_inst"
 55. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX5_inst"
 56. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX4_inst"
 57. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX3_inst"
 58. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX2_inst"
 59. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX1_inst"
 60. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX0_inst"
 61. Port Connectivity Checks: "interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst"
 62. Port Connectivity Checks: "interrupt_env:INTR_CTRL|interrupt_core:core_inst"
 63. Port Connectivity Checks: "interrupt_env:INTR_CTRL"
 64. Port Connectivity Checks: "div_env:DIVIDER|div:div_inst"
 65. Port Connectivity Checks: "MIPSenv:MIPS|BidirPin:alu_BdirPin"
 66. Port Connectivity Checks: "MIPSenv:MIPS|Execute:EXE|shifter:shift_inst"
 67. Port Connectivity Checks: "PLL10:PLL_inst"
 68. Signal Tap Logic Analyzer Settings
 69. In-System Memory Content Editor Settings
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 72. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 73. Elapsed Time Per Partition
 74. Connections to In-System Debugging Instance "auto_signaltap_0"
 75. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep  4 10:02:26 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; MCU                                         ;
; Top-level Entity Name           ; mcu_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 7513                                        ;
; Total pins                      ; 66                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,929,216                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MCU_top            ; MCU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; PLL/PLL_0002.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v                                                     ;             ;
; ../DUT/TOP/MCU.vhd                                                                          ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd                                                            ;             ;
; ../DUT/AUX_FOLDER/Shifter.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd                                                 ;             ;
; ../DUT/AUX_FOLDER/BidirPin.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd                                                ;             ;
; ../DUT/AUX_FOLDER/aux_package.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/aux_package.vhd                                             ;             ;
; ../DUT/DIVIDER/divEnv.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd                                                     ;             ;
; ../DUT/DIVIDER/div.vhd                                                                      ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd                                                        ;             ;
; ../DUT/GPIO/SW.vhd                                                                          ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd                                                            ;             ;
; ../DUT/GPIO/IOaddrDecode.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd                                                  ;             ;
; ../DUT/GPIO/HEX_LED.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd                                                       ;             ;
; ../DUT/GPIO/GPIOenv.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd                                                       ;             ;
; ../DUT/GPIO/decode.vhd                                                                      ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd                                                        ;             ;
; ../DUT/INTERRUPT/INTRseveralregs.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd                                          ;             ;
; ../DUT/INTERRUPT/INTRreg.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd                                                  ;             ;
; ../DUT/INTERRUPT/INTRenv.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd                                                  ;             ;
; ../DUT/INTERRUPT/INTRcore.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd                                                 ;             ;
; ../DUT/TIMER/PWM.vhd                                                                        ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd                                                          ;             ;
; ../DUT/TIMER/BTimerEnv.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd                                                    ;             ;
; ../DUT/TIMER/BTimer.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd                                                       ;             ;
; ../DUT/MIPS/MIPSintr.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd                                                      ;             ;
; ../DUT/MIPS/MIPSfetch.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd                                                     ;             ;
; ../DUT/MIPS/MIPSexe.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd                                                       ;             ;
; ../DUT/MIPS/MIPSenv.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd                                                       ;             ;
; ../DUT/MIPS/MIPSdmem.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd                                                      ;             ;
; ../DUT/MIPS/MIPSdecode.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd                                                    ;             ;
; ../DUT/MIPS/MIPScontrol.vhd                                                                 ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd                                                   ;             ;
; PLL10.vhd                                                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10.vhd                                                          ; PLL10       ;
; PLL10/PLL10_0002.v                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10/PLL10_0002.v                                                 ; PLL10       ;
; altera_pll.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                                                                     ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; aglobal211.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                   ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_8fa4.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf                                             ;             ;
; db/altsyncram_cp83.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cp83.tdf                                             ;             ;
; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex                                             ;             ;
; sld_mod_ram_rom.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
; db/altsyncram_cic4.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf                                             ;             ;
; db/altsyncram_t1a3.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_t1a3.tdf                                             ;             ;
; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex                                             ;             ;
; sld_signaltap.vhd                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                ;             ;
; sld_signaltap_impl.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                           ;             ;
; sld_ela_control.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                              ;             ;
; lpm_shiftreg.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                 ;             ;
; lpm_constant.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                 ;             ;
; dffeea.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                                       ;             ;
; sld_mbpmg.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                     ;             ;
; sld_buffer_manager.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                           ;             ;
; db/altsyncram_hl84.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_hl84.tdf                                             ;             ;
; altdpram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                                     ;             ;
; memmodes.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                   ;             ;
; a_hdffe.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                      ;             ;
; alt_le_rden_reg.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                              ;             ;
; altsyncram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                                                   ;             ;
; lpm_mux.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                      ;             ;
; muxlut.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                                                       ;             ;
; bypassff.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                                     ;             ;
; altshift.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                                     ;             ;
; db/mux_flc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/mux_flc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                   ;             ;
; declut.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                                                                       ;             ;
; lpm_compare.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                  ;             ;
; db/decode_vnf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                  ;             ;
; lpm_add_sub.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                  ;             ;
; cmpconst.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                                     ;             ;
; lpm_counter.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                  ;             ;
; alt_counter_stratix.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                          ;             ;
; db/cntr_2bi.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_2bi.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_h9c.tdf                                                    ;             ;
; db/cntr_82j.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_82j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sldbd6043e6/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 4673          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 3182          ;
;     -- 7 input functions                    ; 42            ;
;     -- 6 input functions                    ; 1251          ;
;     -- 5 input functions                    ; 970           ;
;     -- 4 input functions                    ; 442           ;
;     -- <=3 input functions                  ; 477           ;
;                                             ;               ;
; Dedicated logic registers                   ; 7513          ;
;                                             ;               ;
; I/O pins                                    ; 66            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 1929216       ;
;                                             ;               ;
; Total DSP Blocks                            ; 2             ;
;                                             ;               ;
; Total PLLs                                  ; 2             ;
;     -- PLLs                                 ; 2             ;
;                                             ;               ;
; Maximum fan-out node                        ; i_clock~input ;
; Maximum fan-out                             ; 4108          ;
; Total fan-out                               ; 53908         ;
; Average fan-out                             ; 4.75          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |mcu_top                                                                                                                                ; 3182 (364)          ; 7513 (0)                  ; 1929216           ; 2          ; 66   ; 0            ; |mcu_top                                                                                                                                                                                                                                                                                                                                            ; mcu_top                           ; work         ;
;    |BTimer_env:TIMER|                                                                                                                   ; 182 (52)            ; 140 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|BTimer_env:TIMER                                                                                                                                                                                                                                                                                                                           ; BTimer_env                        ; work         ;
;       |BTimer:BTimer_inst|                                                                                                              ; 130 (67)            ; 36 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst                                                                                                                                                                                                                                                                                                        ; BTimer                            ; work         ;
;          |pwm:pwm_inst|                                                                                                                 ; 63 (63)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst                                                                                                                                                                                                                                                                                           ; pwm                               ; work         ;
;    |GPIO:GPIO_inst|                                                                                                                     ; 60 (0)              ; 224 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst                                                                                                                                                                                                                                                                                                                             ; GPIO                              ; work         ;
;       |addr_decoder:GPIO_addr_decode_inst|                                                                                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|addr_decoder:GPIO_addr_decode_inst                                                                                                                                                                                                                                                                                          ; addr_decoder                      ; work         ;
;       |hexdecode:hexdecode0_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode0_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode1_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode1_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode2_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode2_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode3_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode3_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode4_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode4_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode5_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode5_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexled:HEX0_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX0_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX1_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX1_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX2_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX2_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX3_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX3_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX4_inst|                                                                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX4_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX5_inst|                                                                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX5_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:LEDS_inst|                                                                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:LEDS_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |sw_port:SW_inst|                                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|sw_port:SW_inst                                                                                                                                                                                                                                                                                                             ; sw_port                           ; work         ;
;    |MIPSenv:MIPS|                                                                                                                       ; 1539 (2)            ; 1151 (0)                  ; 131072            ; 2          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS                                                                                                                                                                                                                                                                                                                               ; MIPSenv                           ; work         ;
;       |Execute:EXE|                                                                                                                     ; 368 (268)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Execute:EXE                                                                                                                                                                                                                                                                                                                   ; Execute                           ; work         ;
;          |shifter:shift_inst|                                                                                                           ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst                                                                                                                                                                                                                                                                                                ; shifter                           ; work         ;
;       |Idecode:ID|                                                                                                                      ; 929 (929)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Idecode:ID                                                                                                                                                                                                                                                                                                                    ; Idecode                           ; work         ;
;       |Ifetch:IFE|                                                                                                                      ; 147 (97)            ; 77 (10)                   ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE                                                                                                                                                                                                                                                                                                                    ; Ifetch                            ; work         ;
;          |altsyncram:inst_memory|                                                                                                       ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_8fa4:auto_generated|                                                                                            ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_8fa4                   ; work         ;
;                |altsyncram_cp83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_cp83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 50 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |control:CTL|                                                                                                                     ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|control:CTL                                                                                                                                                                                                                                                                                                                   ; control                           ; work         ;
;       |dmemory:MEM|                                                                                                                     ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM                                                                                                                                                                                                                                                                                                                   ; dmemory                           ; work         ;
;          |altsyncram:data_memory|                                                                                                       ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_cic4:auto_generated|                                                                                            ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_cic4                   ; work         ;
;                |altsyncram_t1a3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1                                                                                                                                                                                                                                 ; altsyncram_t1a3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 50 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;       |mips_intr:INTR_HANDLER|                                                                                                          ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER                                                                                                                                                                                                                                                                                                        ; mips_intr                         ; work         ;
;    |PLL10:PLL_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|PLL10:PLL_inst                                                                                                                                                                                                                                                                                                                             ; PLL10                             ; pll10        ;
;       |PLL10_0002:pll10_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|PLL10:PLL_inst|PLL10_0002:pll10_inst                                                                                                                                                                                                                                                                                                       ; PLL10_0002                        ; PLL10        ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                               ; altera_pll                        ; work         ;
;    |div_env:DIVIDER|                                                                                                                    ; 82 (6)              ; 198 (64)                  ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|div_env:DIVIDER                                                                                                                                                                                                                                                                                                                            ; div_env                           ; work         ;
;       |div:div_inst|                                                                                                                    ; 76 (76)             ; 134 (134)                 ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|div_env:DIVIDER|div:div_inst                                                                                                                                                                                                                                                                                                               ; div                               ; work         ;
;    |interrupt_env:INTR_CTRL|                                                                                                            ; 52 (15)             ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL                                                                                                                                                                                                                                                                                                                    ; interrupt_env                     ; work         ;
;       |interrupt_core:core_inst|                                                                                                        ; 37 (19)             ; 24 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst                                                                                                                                                                                                                                                                                           ; interrupt_core                    ; work         ;
;          |interrupt_reg_several:several_inst|                                                                                           ; 18 (1)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst                                                                                                                                                                                                                                                        ; interrupt_reg_several             ; work         ;
;             |interrupt_reg:IFG0_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG1_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG1_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG2_inst|                                                                                                   ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG2_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG3_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG3_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG4_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG4_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG5_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG5_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG6_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG6_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG7_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG7_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 136 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 129 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (81)            ; 129 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 777 (2)             ; 5640 (878)                ; 1798144           ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 775 (0)             ; 4762 (0)                  ; 1798144           ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 775 (67)            ; 4762 (1840)               ; 1798144           ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1798144           ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_hl84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1798144           ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hl84:auto_generated                                                                                                                                                 ; altsyncram_hl84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 535 (1)             ; 2211 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 439 (0)             ; 2195 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1317 (1317)               ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 439 (0)             ; 878 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 95 (95)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 47 (12)             ; 516 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_2bi:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2bi:auto_generated                                                             ; cntr_2bi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                      ; cntr_82j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 439 (439)                 ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------------------------------------+
; MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\ITCM.hex ;
; MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1|ALTSYNCRAM                                                                                 ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\DTCM.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hl84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 439          ; 4096         ; 439          ; 1798144 ; None                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |mcu_top|PLL10:PLL_inst                                                                                                                                                                                                                                                      ; PLL10.vhd       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mcu_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER|pr_stage                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; pr_stage.stage4 ; pr_stage.stage3 ; pr_stage.stage2 ; pr_stage.stage1 ; pr_stage.stage0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; pr_stage.stage0 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; pr_stage.stage1 ; 0               ; 0               ; 0               ; 1               ; 1               ;
; pr_stage.stage2 ; 0               ; 0               ; 1               ; 0               ; 1               ;
; pr_stage.stage3 ; 0               ; 1               ; 0               ; 0               ; 1               ;
; pr_stage.stage4 ; 1               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                 ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------------+---------------------+------------------------+
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[2] ; GND                 ; yes                    ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[3] ; GND                 ; yes                    ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[4] ; GND                 ; yes                    ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[5] ; GND                 ; yes                    ;
; div_env:DIVIDER|int_enable_div                             ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 5          ;                     ;                        ;
+------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MIPSenv:MIPS|mips_intr:INTR_HANDLER|int_pc_save[1]                                                                                                                                      ; Merged with MIPSenv:MIPS|mips_intr:INTR_HANDLER|int_pc_save[0]                                                                                                                                      ;
; MIPSenv:MIPS|mips_intr:INTR_HANDLER|int_pc_save[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][11]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][31]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][30]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][29]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][28]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][27]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][26]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][25]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][24]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][23]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][22]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][21]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][20]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][19]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][18]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][17]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][16]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][15]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][14]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][13]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][12]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][10]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][9]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][8]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][7]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][6]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][5]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][4]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][2]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][1]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 34                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 28                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7513  ;
; Number of registers using Synchronous Clear  ; 1201  ;
; Number of registers using Synchronous Load   ; 821   ;
; Number of registers using Asynchronous Clear ; 2491  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3373  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|int_ie_reg[2]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[16][17]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[8][15]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[24][30]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[24][3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[4][16]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[20][17]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[20][4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[12][30]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[12][2]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[28][17]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[28][2]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[2][22]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[18][5]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[18][4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[10][17]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[10][3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[26][7]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[26][1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[6][25]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[6][1]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[22][24]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[22][1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[14][5]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[14][1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[30][14]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[30][3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[1][27]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[17][27]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[17][4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[9][27]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[9][0]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[25][22]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[25][4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[5][9]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[5][0]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[21][21]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[21][0]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[13][21]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[13][3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[29][24]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[29][4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[3][11]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[3][0]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[19][13]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[19][0]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[11][18]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[11][3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[7][7]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[7][0]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[23][31]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[23][0]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[15][26]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[15][3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[31][18]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[31][3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER|int_pc_save[2]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|div_env:DIVIDER|div:div_inst|dividend_2n[2]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |mcu_top|div_env:DIVIDER|div:div_inst|dividend_2n[60]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[9]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[27][24]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[27][11]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[27][1]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[27][3]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                              ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |mcu_top|BTimer_env:TIMER|int_data_r[22]                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |mcu_top|BTimer_env:TIMER|int_data_r[5]                                                                                                                                                                                                                                                                                                                           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                                   ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[0][22]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[2][1]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[2][2]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[2][4]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[2][6]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][0]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][11]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][23]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|write_register_address[0]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|write_data[1]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|write_data[7]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|write_data[17]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][24]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[3]                                                                                                                                                                                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|Mux38                                                                                                                                                                                                                                                                                                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|Mux5                                                                                                                                                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][30]                                                                                                                                                                                                                                                                                                 ;
; 64:1               ; 6 bits    ; 252 LEs       ; 96 LEs               ; 156 LEs                ; No         ; |mcu_top|MIPSenv:MIPS|control:CTL|Mux5                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|nx_pc_out[9]                                                                                                                                                                                                                                                                                                                     ;
; 64:1               ; 15 bits   ; 630 LEs       ; 210 LEs              ; 420 LEs                ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|Mux26                                                                                                                                                                                                                                                                                                                           ;
; 64:1               ; 16 bits   ; 672 LEs       ; 256 LEs              ; 416 LEs                ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|Mux7                                                                                                                                                                                                                                                                                                                            ;
; 17:1               ; 24 bits   ; 264 LEs       ; 264 LEs              ; 0 LEs                  ; No         ; |mcu_top|t_data_bus[22]                                                                                                                                                                                                                                                                                                                                           ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |mcu_top|t_data_bus[1]                                                                                                                                                                                                                                                                                                                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |mcu_top|t_data_bus[2]                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mcu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MCU_top ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; model_sim      ; false ; Enumerated                                     ;
; addr_size      ; 11    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                            ;
; operation_mode                       ; direct                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; model_sim      ; false ; Enumerated                       ;
; addr_size      ; 11    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|Ifetch:IFE ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; model_sim      ; false ; Enumerated                                  ;
; addr_size      ; 11    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory                                                       ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                       ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                         ; Untyped        ;
; WIDTH_A                            ; 32                                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 11                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 2048                                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                           ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                           ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                           ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; INIT_FILE                          ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\ITCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                           ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8fa4                                                                             ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|Execute:EXE|shifter:shift_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
; k              ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|dmemory:MEM ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; model_sim      ; false ; Enumerated                                   ;
; addr_size      ; 11    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory                                                      ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                       ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                 ; Untyped        ;
; WIDTH_A                            ; 32                                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 11                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 2048                                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                           ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                           ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                           ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; INIT_FILE                          ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\DTCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                           ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cic4                                                                             ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|BidirPin:dmem_BdirPin ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|BidirPin:alu_BdirPin ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_env:DIVIDER|BidirPin:BidirPin_inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_env:DIVIDER|div:div_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
; m              ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX0_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX1_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX2_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX3_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX4_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX5_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:LEDS_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode0_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode1_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode2_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode3_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode4_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode5_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BTimer_env:TIMER|BTimer:BTimer_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
; k              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BTimer_env:TIMER|BidirPin:bus_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 439                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 439                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 1343                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 439                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory  ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:LEDS_inst" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; i_a0 ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX5_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX4_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX3_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX2_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX1_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX0_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interrupt_env:INTR_CTRL|interrupt_core:core_inst"                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; o_irq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "interrupt_env:INTR_CTRL" ;
+----------+-------+----------+-----------------------+
; Port     ; Type  ; Severity ; Details               ;
+----------+-------+----------+-----------------------+
; i_irq[7] ; Input ; Info     ; Stuck at GND          ;
+----------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_env:DIVIDER|div:div_inst"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_dividend ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPSenv:MIPS|BidirPin:alu_BdirPin"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; din  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPSenv:MIPS|Execute:EXE|shifter:shift_inst"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL10:PLL_inst"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 439                 ; 439              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; 0              ; ITCM        ; 32    ; 2048  ; Read/Write ; MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated  ;
; 1              ; DTCM        ; 32    ; 2048  ; Read/Write ; MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1737                        ;
;     CLR               ; 19                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 163                         ;
;     ENA CLR           ; 310                         ;
;     ENA CLR SCLR      ; 70                          ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 85                          ;
;     ENA SCLR          ; 945                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 66                          ;
;     SCLR              ; 18                          ;
;     SLD               ; 5                           ;
;     plain             ; 15                          ;
; arriav_lcell_comb     ; 2284                        ;
;     arith             ; 185                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 96                          ;
;         2 data inputs ; 14                          ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 56                          ;
;     extend            ; 41                          ;
;         7 data inputs ; 41                          ;
;     normal            ; 2026                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 379                         ;
;         5 data inputs ; 380                         ;
;         6 data inputs ; 1103                        ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 264                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 9.66                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 5640                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 487                                                    ;
;     ENA               ; 79                                                     ;
;     ENA CLR           ; 1362                                                   ;
;     ENA CLR SCLR      ; 37                                                     ;
;     ENA SCLR          ; 37                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 38                                                     ;
;     SCLR SLD          ; 14                                                     ;
;     plain             ; 3547                                                   ;
; arriav_lcell_comb     ; 777                                                    ;
;     arith             ; 99                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 94                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 678                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 13                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 9                                                      ;
;         4 data inputs ; 25                                                     ;
;         5 data inputs ; 502                                                    ;
;         6 data inputs ; 118                                                    ;
; boundary_port         ; 2279                                                   ;
; stratixv_ram_block    ; 439                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.76                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 136                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 25                                       ;
;     ENA CLR SLD       ; 52                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 126                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 125                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 20                                       ;
;         5 data inputs ; 32                                       ;
;         6 data inputs ; 30                                       ;
; boundary_port         ; 239                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.29                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; Top                            ; 00:00:10     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                 ; Details                                                                                                                                                        ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BTimer_env:TIMER|BTCCR0[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[0]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[0]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[10]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[10]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[11]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[11]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[12]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[12]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[13]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[13]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[14]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[14]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[15]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[15]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[16]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[16]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[17]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[17]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[18]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[18]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[19]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[19]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[1]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[1]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[20]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[20]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[21]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[21]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[22]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[22]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[23]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[23]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[24]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[24]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[25]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[25]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[26]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[26]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[27]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[27]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[28]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[28]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[29]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[29]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[2]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[2]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[30]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[30]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[31]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[31]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[3]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[3]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[4]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[4]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[5]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[5]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[6]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[6]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[7]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[7]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[8]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[8]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[9]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[9]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[0]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[0]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[10]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[10]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[11]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[11]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[12]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[12]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[13]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[13]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[14]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[14]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[15]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[15]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[16]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[16]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[17]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[17]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[18]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[18]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[19]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[19]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[1]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[1]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[20]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[20]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[21]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[21]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[22]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[22]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[23]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[23]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[24]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[24]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[25]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[25]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[26]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[26]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[27]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[27]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[28]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[28]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[29]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[29]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[2]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[2]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[30]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[30]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[31]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[31]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[3]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[3]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[4]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[4]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[5]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[5]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[6]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[6]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[7]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[7]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[8]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[8]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[9]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[9]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[0]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[0]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[1]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[1]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[2]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[2]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[3]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[3]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[4]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[4]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[5]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[5]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[6]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[6]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[7]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[7]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[0]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[0]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[10]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[10]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[11]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[11]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[12]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[12]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[13]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[13]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[14]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[14]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[15]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[15]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[16]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[16]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[17]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[17]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[18]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[18]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[19]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[19]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[1]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[1]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[20]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[20]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[21]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[21]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[22]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[22]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[23]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[23]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[24]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[24]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[25]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[25]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[26]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[26]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[27]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[27]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[28]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[28]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[29]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[29]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[2]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[2]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[30]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[30]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[31]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[31]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[3]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[3]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[4]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[4]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[5]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[5]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[6]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[6]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[7]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[7]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[8]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[8]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[9]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[9]                                                       ; N/A                                                                                                                                                            ;
; GPIO:GPIO_inst|int_8hex0[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[0]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[5]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[6]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[7]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]~0                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]~0                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]~1                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]~1                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]~2                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]~2                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[12]~3                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[12]~3                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[13]~4                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[13]~4                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[14]~5                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[14]~5                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]~6                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]~6                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]~7                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]~7                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]~8                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]~8                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[18]~9                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[18]~9                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]~10                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]~10                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]~11                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]~11                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]~12                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]~12                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]~13                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]~13                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]~14                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]~14                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[23]~15                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[23]~15                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]~16                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]~16                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]~17                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]~17                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~18                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~18                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~19                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~19                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]~20                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]~20                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]~21                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]~21                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]~22                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]~22                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]~23                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]~23                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]~24                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]~24                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]~25                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]~25                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]~26                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]~26                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]~27                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]~27                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]~28                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]~28                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]~29                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]~29                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]~30                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]~30                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]~31                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]~31                                                                       ; N/A                                                                                                                                                            ;
; i_clock                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_clock                                                                                                           ; N/A                                                                                                                                                            ;
; i_pb1                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb1                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb1                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb1                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb2                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb2                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb2                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb2                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb3                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb3                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb3                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb3                                                                                                             ; N/A                                                                                                                                                            ;
; i_reset                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_reset                                                                                                           ; N/A                                                                                                                                                            ;
; i_reset                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_reset                                                                                                           ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG1_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG1_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG2_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG2_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG3_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG3_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG4_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG4_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG5_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG5_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG6_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG6_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG7_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG7_inst|o_ifg ; N/A                                                                                                                                                            ;
; o_leds[0]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[0]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[0]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[0]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[1]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[1]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[1]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[1]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[2]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[2]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[2]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[2]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[3]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[3]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[3]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[3]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[4]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[4]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[4]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[4]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[5]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[5]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[5]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[5]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[6]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[6]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[6]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[6]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[7]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[7]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[7]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[7]                                                                     ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[0]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[0]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[0]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[0]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[10]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[10]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[10]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[10]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[11]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[11]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[11]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[11]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[12]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[12]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[12]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[12]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[13]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[13]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[13]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[13]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[14]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[14]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[14]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[14]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[15]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[15]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[15]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[15]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[16]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[16]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[16]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[16]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[17]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[17]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[17]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[17]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[18]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[18]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[18]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[18]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[19]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[19]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[19]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[19]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[1]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[1]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[1]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[1]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[20]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[20]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[20]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[20]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[21]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[21]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[21]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[21]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[22]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[22]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[22]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[22]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[23]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[23]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[23]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[23]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[24]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[24]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[24]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[24]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[25]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[25]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[25]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[25]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[26]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[26]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[26]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[26]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[27]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[27]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[27]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[27]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[28]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[28]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[28]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[28]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[29]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[29]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[29]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[29]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[2]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[2]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[2]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[2]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[30]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[30]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[30]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[30]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[31]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[31]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[31]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[31]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[3]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[3]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[3]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[3]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[4]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[4]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[4]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[4]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[5]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[5]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[5]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[5]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[6]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[6]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[6]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[6]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[7]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[7]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[7]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[7]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[8]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[8]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[8]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[8]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[9]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[9]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[9]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[9]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[0]~1                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[0]~1                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[10]~10                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[10]~10                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[10]~10                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[10]~10                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[11]~11                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[11]~11                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[11]~11                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[11]~11                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[1]~4                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[1]~4                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[1]~4                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[1]~4                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[2]~2                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[2]~2                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[3]~3                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[3]~3                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[4]~0                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[4]~0                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[4]~0                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[4]~0                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[5]~5                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[5]~5                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[5]~5                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[5]~5                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[6]~8                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[6]~8                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[6]~8                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[6]~8                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[7]~9                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[7]~9                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[7]~9                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[7]~9                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[8]~6                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[8]~6                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[8]~6                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[8]~6                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[9]~7                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[9]~7                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[9]~7                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[9]~7                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[0]                                                ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|PC[0]                                                ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|PC[10]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[10]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[10]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[10]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[11]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[11]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[11]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[11]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[1]                                                ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|PC[1]                                                ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|PC[2]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[2]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[2]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[2]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[3]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[3]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[3]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[3]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[4]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[4]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[4]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[4]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[5]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[5]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[5]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[5]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[6]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[6]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[6]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[6]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[7]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[7]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[7]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[7]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[8]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[8]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[8]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[8]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[9]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[9]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[9]                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[9]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]~11                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]~11                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]~27                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]~27                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]~28                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]~28                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]~23                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]~23                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]~18                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]~18                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]~19                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]~19                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]~20                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]~20                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]~22                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]~22                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]~17                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]~17                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]~15                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]~15                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]~16                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]~16                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]~13                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]~13                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]~14                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]~14                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~10                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~10                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~3                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~3                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~8                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~8                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~9                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~9                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]~2                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]~2                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]~1                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]~1                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]~12                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]~12                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]~7                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]~7                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]~0                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]~0                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]~5                                   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]~5                                   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]~4                                   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]~4                                   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]~6                                   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]~6                                   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]~24                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]~24                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]~21                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]~21                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]~25                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]~25                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]~26                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]~26                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|dmem_read                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|dmem_read                                                                                            ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|dmem_read                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|dmem_read                                                                                            ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|dmem_write                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|dmem_write                                                                                           ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|dmem_write                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|dmem_write                                                                                           ; N/A                                                                                                                                                            ;
; PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i|general[0].gpll ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i|general[0].gpll ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i|general[1].gpll ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i|general[1].gpll ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]        ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]        ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[0]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[0]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[0]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[0]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[10]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[10]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[10]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[10]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[11]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[11]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[11]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[11]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[12]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[12]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[12]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[12]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[13]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[13]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[13]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[13]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[14]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[14]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[14]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[14]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[15]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[15]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[15]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[15]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[16]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[16]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[16]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[16]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[17]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[17]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[17]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[17]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[18]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[18]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[18]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[18]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[19]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[19]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[19]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[19]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[1]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[1]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[1]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[1]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[20]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[20]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[20]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[20]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[21]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[21]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[21]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[21]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[22]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[22]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[22]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[22]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[23]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[23]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[23]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[23]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[24]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[24]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[24]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[24]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[25]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[25]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[25]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[25]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[26]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[26]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[26]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[26]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[27]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[27]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[27]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[27]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[28]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[28]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[28]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[28]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[29]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[29]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[29]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[29]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[2]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[2]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[2]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[2]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[30]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[30]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[30]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[30]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[31]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[31]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[31]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[31]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[3]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[3]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[3]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[3]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[4]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[4]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[4]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[4]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[5]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[5]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[5]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[5]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[6]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[6]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[6]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[6]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[7]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[7]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[7]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[7]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[8]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[8]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[8]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[8]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[9]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[9]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[9]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[9]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[0]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[0]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[0]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[0]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[10]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[10]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[10]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[10]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[11]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[11]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[11]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[11]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[12]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[12]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[12]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[12]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[13]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[13]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[13]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[13]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[14]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[14]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[14]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[14]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[15]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[15]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[15]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[15]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[16]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[16]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[16]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[16]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[17]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[17]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[17]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[17]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[18]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[18]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[18]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[18]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[19]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[19]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[19]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[19]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[1]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[1]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[1]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[1]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[20]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[20]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[20]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[20]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[21]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[21]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[21]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[21]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[22]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[22]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[22]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[22]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[23]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[23]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[23]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[23]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[24]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[24]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[24]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[24]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[25]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[25]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[25]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[25]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[26]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[26]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[26]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[26]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[27]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[27]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[27]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[27]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[28]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[28]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[28]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[28]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[29]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[29]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[29]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[29]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[2]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[2]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[2]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[2]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[30]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[30]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[30]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[30]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[31]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[31]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[31]                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[31]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[3]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[3]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[3]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[3]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[4]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[4]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[4]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[4]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[5]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[5]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[5]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[5]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[6]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[6]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[6]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[6]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[7]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[7]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[7]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[7]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[8]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[8]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[8]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[8]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[9]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[9]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[9]                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[9]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[0]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[0]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[0]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[0]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[10]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[10]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[10]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[10]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[11]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[11]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[11]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[11]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[12]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[12]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[12]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[12]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[13]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[13]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[13]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[13]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[14]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[14]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[14]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[14]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[15]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[15]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[15]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[15]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[16]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[16]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[16]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[16]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[17]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[17]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[17]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[17]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[18]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[18]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[18]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[18]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[19]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[19]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[19]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[19]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[1]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[1]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[1]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[1]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[20]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[20]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[20]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[20]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[21]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[21]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[21]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[21]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[22]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[22]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[22]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[22]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[23]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[23]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[23]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[23]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[24]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[24]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[24]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[24]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[25]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[25]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[25]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[25]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[26]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[26]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[26]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[26]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[27]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[27]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[27]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[27]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[28]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[28]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[28]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[28]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[29]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[29]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[29]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[29]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[2]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[2]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[2]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[2]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[30]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[30]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[30]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[30]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[31]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[31]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[31]                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[31]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[3]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[3]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[3]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[3]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[4]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[4]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[4]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[4]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[5]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[5]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[5]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[5]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[6]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[6]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[6]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[6]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[7]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[7]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[7]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[7]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[8]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[8]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[8]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[8]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[9]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[9]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[9]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[9]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[0]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[0]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[0]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[0]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[10]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[10]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[10]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[10]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[11]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[11]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[11]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[11]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[12]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[12]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[12]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[12]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[13]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[13]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[13]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[13]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[14]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[14]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[14]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[14]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[15]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[15]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[15]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[15]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[16]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[16]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[16]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[16]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[17]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[17]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[17]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[17]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[18]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[18]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[18]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[18]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[19]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[19]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[19]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[19]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[1]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[1]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[1]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[1]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[20]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[20]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[20]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[20]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[21]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[21]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[21]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[21]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[22]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[22]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[22]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[22]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[23]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[23]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[23]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[23]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[24]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[24]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[24]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[24]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[25]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[25]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[25]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[25]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[26]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[26]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[26]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[26]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[27]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[27]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[27]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[27]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[28]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[28]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[28]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[28]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[29]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[29]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[29]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[29]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[2]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[2]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[2]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[2]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[30]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[30]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[30]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[30]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[31]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[31]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[31]                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[31]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[3]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[3]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[3]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[3]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[4]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[4]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[4]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[4]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[5]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[5]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[5]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[5]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[6]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[6]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[6]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[6]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[7]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[7]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[7]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[7]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[8]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[8]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[8]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[8]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[9]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[9]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[9]                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[9]                                                                                    ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_INTR_ack[0]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[0]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[1]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[1]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[2]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[2]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[3]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[3]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[4]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[4]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[5]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[5]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[6]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[6]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[7]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[7]                                      ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_set_ifg[0]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[0]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[0]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[0]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[1]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[1]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[1]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[1]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[2]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[2]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[2]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[2]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[3]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[3]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[3]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[3]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[4]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[4]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[4]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[4]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[5]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[5]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[5]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[5]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[6]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[6]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[6]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[6]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[7]                                       ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_set_ifg[7]                                       ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; o_pwm                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTPWM~0                                                                     ; N/A                                                                                                                                                            ;
; o_pwm                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTPWM~0                                                                     ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Sep  4 10:01:41 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/top/mcu.vhd
    Info (12022): Found design unit 1: mcu_top-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 18
    Info (12023): Found entity 1: mcu_top File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/shifter.vhd
    Info (12022): Found design unit 1: shifter-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd Line: 16
    Info (12023): Found entity 1: shifter File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/bidirpin.vhd
    Info (12022): Found design unit 1: BidirPin-comb File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd Line: 13
    Info (12023): Found entity 1: BidirPin File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/aux_package.vhd
    Info (12022): Found design unit 1: aux_package File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/aux_package.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/divenv.vhd
    Info (12022): Found design unit 1: div_env-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 13
    Info (12023): Found entity 1: div_env File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/div.vhd
    Info (12022): Found design unit 1: DIV-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd Line: 17
    Info (12023): Found entity 1: div File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/sw.vhd
    Info (12022): Found design unit 1: sw_port-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd Line: 12
    Info (12023): Found entity 1: sw_port File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/ioaddrdecode.vhd
    Info (12022): Found design unit 1: addr_decoder-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd Line: 10
    Info (12023): Found entity 1: addr_decoder File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/hex_led.vhd
    Info (12022): Found design unit 1: hexled-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 12
    Info (12023): Found entity 1: hexled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/gpioenv.vhd
    Info (12022): Found design unit 1: GPIO-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 14
    Info (12023): Found entity 1: GPIO File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/decode.vhd
    Info (12022): Found design unit 1: hexdecode-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd Line: 13
    Info (12023): Found entity 1: hexdecode File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrseveralregs.vhd
    Info (12022): Found design unit 1: interrupt_reg_several-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd Line: 15
    Info (12023): Found entity 1: interrupt_reg_several File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrreg.vhd
    Info (12022): Found design unit 1: interrupt_reg-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd Line: 13
    Info (12023): Found entity 1: interrupt_reg File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrenv.vhd
    Info (12022): Found design unit 1: interrupt_env-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd Line: 18
    Info (12023): Found entity 1: interrupt_env File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrcore.vhd
    Info (12022): Found design unit 1: interrupt_core-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 18
    Info (12023): Found entity 1: interrupt_core File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/pwm.vhd
    Info (12022): Found design unit 1: pwm-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd Line: 15
    Info (12023): Found entity 1: pwm File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimerenv.vhd
    Info (12022): Found design unit 1: BTimer_env-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd Line: 14
    Info (12023): Found entity 1: BTimer_env File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimer.vhd
    Info (12022): Found design unit 1: BTimer-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd Line: 18
    Info (12023): Found entity 1: BTimer File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsintr.vhd
    Info (12022): Found design unit 1: mips_intr-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd Line: 19
    Info (12023): Found entity 1: mips_intr File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsfetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 26
    Info (12023): Found entity 1: Ifetch File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsexe.vhd
    Info (12022): Found design unit 1: Execute-behavior File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd Line: 20
    Info (12023): Found entity 1: Execute File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsenv.vhd
    Info (12022): Found design unit 1: MIPSenv-structure File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 17
    Info (12023): Found entity 1: MIPSenv File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdmem.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 19
    Info (12023): Found entity 1: dmemory File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 30
    Info (12023): Found entity 1: Idecode File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipscontrol.vhd
    Info (12022): Found design unit 1: control-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd Line: 22
    Info (12023): Found entity 1: control File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: PLL-rtl File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd Line: 20
    Info (12023): Found entity 1: PLL File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file pll10.vhd
    Info (12022): Found design unit 1: PLL10-rtl File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10.vhd Line: 21
    Info (12023): Found entity 1: PLL10 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll10/pll10_0002.v
    Info (12023): Found entity 1: PLL10_0002 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10/PLL10_0002.v Line: 2
Info (12127): Elaborating entity "MCU_top" for the top level hierarchy
Info (12128): Elaborating entity "PLL10" for hierarchy "PLL10:PLL_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 33
Info (12128): Elaborating entity "PLL10_0002" for hierarchy "PLL10:PLL_inst|PLL10_0002:pll10_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10/PLL10_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10/PLL10_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL10/PLL10_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MIPSenv" for hierarchy "MIPSenv:MIPS" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at MIPSenv.vhd(42): object "r_data2_from_bus" assigned a value but never read File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 42
Info (12128): Elaborating entity "Ifetch" for hierarchy "MIPSenv:MIPS|Ifetch:IFE" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 46
Info (12130): Elaborated megafunction instantiation "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 46
Info (12133): Instantiated megafunction "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 46
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\ITCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8fa4.tdf
    Info (12023): Found entity 1: altsyncram_8fa4 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8fa4" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cp83.tdf
    Info (12023): Found entity 1: altsyncram_cp83 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cp83.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cp83" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "ITCM.hex" was read in the word-addressed format File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex Line: 1
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (233) in the Memory Initialization File "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex" -- setting initial value for remaining addresses to 0 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 36
Info (12133): Instantiated megafunction "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1230259021"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Idecode" for hierarchy "MIPSenv:MIPS|Idecode:ID" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 72
Info (10041): Inferred latch for "write_data[0]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[1]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[2]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[3]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[4]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[5]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[6]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[7]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[8]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[9]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[10]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[11]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[12]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[13]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[14]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[15]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[16]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[17]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[18]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[19]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[20]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[21]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[22]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[23]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[24]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[25]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[26]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[27]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[28]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[29]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[30]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[31]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (12128): Elaborating entity "control" for hierarchy "MIPSenv:MIPS|control:CTL" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 94
Info (12128): Elaborating entity "Execute" for hierarchy "MIPSenv:MIPS|Execute:EXE" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 110
Info (12128): Elaborating entity "shifter" for hierarchy "MIPSenv:MIPS|Execute:EXE|shifter:shift_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd Line: 65
Info (12128): Elaborating entity "dmemory" for hierarchy "MIPSenv:MIPS|dmemory:MEM" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 34
Info (12130): Elaborated megafunction instantiation "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 34
Info (12133): Instantiated megafunction "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 34
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\DTCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cic4.tdf
    Info (12023): Found entity 1: altsyncram_cic4 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cic4" for hierarchy "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1a3.tdf
    Info (12023): Found entity 1: altsyncram_t1a3 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_t1a3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t1a3" for hierarchy "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 37
Warning (113007): Byte addressed memory initialization file "DTCM.hex" was read in the word-addressed format File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex Line: 1
Critical Warning (127004): Memory depth (2048) in the design file differs from memory depth (4093) in the Memory Initialization File "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex" -- truncated remaining initial content value to fit RAM File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 38
Info (12133): Instantiated megafunction "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146372941"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "mips_intr" for hierarchy "MIPSenv:MIPS|mips_intr:INTR_HANDLER" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 133
Info (12128): Elaborating entity "BidirPin" for hierarchy "MIPSenv:MIPS|BidirPin:dmem_BdirPin" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 149
Info (12128): Elaborating entity "div_env" for hierarchy "div_env:DIVIDER" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at divEnv.vhd(17): object "int_dividend_o" assigned a value but never read File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 17
Warning (10492): VHDL Process Statement warning at divEnv.vhd(37): signal "set_divisor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 37
Warning (10492): VHDL Process Statement warning at divEnv.vhd(37): signal "set_dividend" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 37
Warning (10492): VHDL Process Statement warning at divEnv.vhd(39): signal "int_ifg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 39
Warning (10631): VHDL Process Statement warning at divEnv.vhd(35): inferring latch(es) for signal or variable "int_enable_div", which holds its previous value in one or more paths through the process File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 35
Info (10041): Inferred latch for "int_enable_div" at divEnv.vhd(35) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 35
Info (12128): Elaborating entity "div" for hierarchy "div_env:DIVIDER|div:div_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 25
Info (12128): Elaborating entity "interrupt_env" for hierarchy "interrupt_env:INTR_CTRL" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 52
Info (12128): Elaborating entity "interrupt_core" for hierarchy "interrupt_env:INTR_CTRL|interrupt_core:core_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd Line: 28
Info (10041): Inferred latch for "o_type[0]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[1]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[2]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[3]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[4]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[5]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[6]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[7]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (12128): Elaborating entity "interrupt_reg_several" for hierarchy "interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 23
Info (12128): Elaborating entity "interrupt_reg" for hierarchy "interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd Line: 28
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:GPIO_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 60
Info (12128): Elaborating entity "hexled" for hierarchy "GPIO:GPIO_inst|hexled:HEX0_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 26
Warning (10492): VHDL Process Statement warning at HEX_LED.vhd(32): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
Info (12128): Elaborating entity "addr_decoder" for hierarchy "GPIO:GPIO_inst|addr_decoder:GPIO_addr_decode_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 37
Info (12128): Elaborating entity "sw_port" for hierarchy "GPIO:GPIO_inst|sw_port:SW_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 39
Info (12128): Elaborating entity "hexdecode" for hierarchy "GPIO:GPIO_inst|hexdecode:hexdecode0_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 41
Info (12128): Elaborating entity "BTimer_env" for hierarchy "BTimer_env:TIMER" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 66
Warning (10492): VHDL Process Statement warning at BTimerEnv.vhd(40): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd Line: 40
Info (12128): Elaborating entity "BTimer" for hierarchy "BTimer_env:TIMER|BTimer:BTimer_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd Line: 24
Info (12128): Elaborating entity "pwm" for hierarchy "BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd Line: 35
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hl84.tdf
    Info (12023): Found entity 1: altsyncram_hl84 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_hl84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/mux_flc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2bi.tdf
    Info (12023): Found entity 1: cntr_2bi File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_2bi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_82j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.09.04.10:01:59 Progress: Loading sldbd6043e6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "t_data_bus[31]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[30]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[29]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[28]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[27]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[26]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[25]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[24]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[23]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[22]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[21]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[20]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[19]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[18]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[17]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[16]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[15]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[14]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[13]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[12]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[11]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[10]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[9]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[8]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[7]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[6]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[5]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[4]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[3]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[2]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[1]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[0]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[0]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[11]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[31]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[30]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[29]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[28]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[27]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[26]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[25]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[24]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[23]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[22]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[21]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[20]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[19]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[18]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[17]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[16]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[15]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[14]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[13]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[12]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[10]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[9]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[8]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[7]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[6]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[5]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[4]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[3]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[2]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[1]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 3 assignments for entity "PLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 723 of its 911 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 188 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 10455 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 9877 logic cells
    Info (21064): Implemented 503 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 5017 megabytes
    Info: Processing ended: Wed Sep  4 10:02:27 2024
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:46


