{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 10:33:27 2017 " "Info: Processing started: Tue Nov 21 10:33:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(25) " "Warning (10273): Verilog HDL warning at alu.v(25): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_1.v(38) " "Warning (10273): Verilog HDL warning at test_1.v(38): extended using \"x\" or \"z\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_1.v(40) " "Warning (10273): Verilog HDL warning at test_1.v(40): extended using \"x\" or \"z\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_1.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file test_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 registerforalu " "Info: Found entity 2: registerforalu" {  } { { "registerforalu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 composer " "Info: Found entity 3: composer" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Info: Found entity 4: alu" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 cu " "Info: Found entity 5: cu" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 test_1 " "Info: Found entity 6: test_1" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_1 " "Info: Elaborating entity \"test_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[23\] test_1.v(13) " "Warning (10034): Output port \"led\[23\]\" at test_1.v(13) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[22\] test_1.v(13) " "Warning (10034): Output port \"led\[22\]\" at test_1.v(13) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[21\] test_1.v(13) " "Warning (10034): Output port \"led\[21\]\" at test_1.v(13) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[20\] test_1.v(13) " "Warning (10034): Output port \"led\[20\]\" at test_1.v(13) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[19\] test_1.v(13) " "Warning (10034): Output port \"led\[19\]\" at test_1.v(13) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[18\] test_1.v(13) " "Warning (10034): Output port \"led\[18\]\" at test_1.v(13) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[17\] test_1.v(13) " "Warning (10034): Output port \"led\[17\]\" at test_1.v(13) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[16\] test_1.v(13) " "Warning (10034): Output port \"led\[16\]\" at test_1.v(13) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "composer composer:composer " "Info: Elaborating entity \"composer\" for hierarchy \"composer:composer\"" {  } { { "test_1.v" "composer" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 composer.v(15) " "Warning (10230): Verilog HDL assignment warning at composer.v(15): truncated value with size 32 to match size of target (3)" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cu:cu " "Info: Elaborating entity \"cu\" for hierarchy \"cu:cu\"" {  } { { "test_1.v" "cu" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(13) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(13): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(13) " "Info (10264): Verilog HDL Case Statement information at cu.v(13): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir cu.v(20) " "Warning (10235): Verilog HDL Always Construct warning at cu.v(20): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(22) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(22): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(22) " "Info (10264): Verilog HDL Case Statement information at cu.v(22): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(30) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(30): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(30) " "Info (10264): Verilog HDL Case Statement information at cu.v(30): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(38) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(38): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(38) " "Info (10264): Verilog HDL Case Statement information at cu.v(38): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(46) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(46): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(46) " "Info (10264): Verilog HDL Case Statement information at cu.v(46): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(54) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(54): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(54) " "Info (10264): Verilog HDL Case Statement information at cu.v(54): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(62) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(62): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(62) " "Info (10264): Verilog HDL Case Statement information at cu.v(62): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(70) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(70): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(70) " "Info (10264): Verilog HDL Case Statement information at cu.v(70): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(78) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(78): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(78) " "Info (10264): Verilog HDL Case Statement information at cu.v(78): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(86) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(86): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(86) " "Info (10264): Verilog HDL Case Statement information at cu.v(86): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(94) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(94): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 94 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(94) " "Info (10264): Verilog HDL Case Statement information at cu.v(94): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(102) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(102): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(102) " "Info (10264): Verilog HDL Case Statement information at cu.v(102): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(110) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(110): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(110) " "Info (10264): Verilog HDL Case Statement information at cu.v(110): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(118) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(118): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(118) " "Info (10264): Verilog HDL Case Statement information at cu.v(118): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(126) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(126): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(126) " "Info (10264): Verilog HDL Case Statement information at cu.v(126): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(20) " "Warning (10270): Verilog HDL Case Statement warning at cu.v(20): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op cu.v(11) " "Warning (10240): Verilog HDL Always Construct warning at cu.v(11): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] cu.v(11) " "Info (10041): Inferred latch for \"op\[0\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] cu.v(11) " "Info (10041): Inferred latch for \"op\[1\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] cu.v(11) " "Info (10041): Inferred latch for \"op\[2\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] cu.v(11) " "Info (10041): Inferred latch for \"op\[3\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] cu.v(11) " "Info (10041): Inferred latch for \"op\[4\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] cu.v(11) " "Info (10041): Inferred latch for \"op\[5\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] cu.v(11) " "Info (10041): Inferred latch for \"op\[6\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] cu.v(11) " "Info (10041): Inferred latch for \"op\[7\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] cu.v(11) " "Info (10041): Inferred latch for \"op\[8\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] cu.v(11) " "Info (10041): Inferred latch for \"op\[9\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] cu.v(11) " "Info (10041): Inferred latch for \"op\[10\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[11\] cu.v(11) " "Info (10041): Inferred latch for \"op\[11\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[12\] cu.v(11) " "Info (10041): Inferred latch for \"op\[12\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[13\] cu.v(11) " "Info (10041): Inferred latch for \"op\[13\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[14\] cu.v(11) " "Info (10041): Inferred latch for \"op\[14\]\" at cu.v(11)" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r0 " "Info: Elaborating entity \"register\" for hierarchy \"register:r0\"" {  } { { "test_1.v" "r0" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerforalu registerforalu:a " "Info: Elaborating entity \"registerforalu\" for hierarchy \"registerforalu:a\"" {  } { { "test_1.v" "a" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "test_1.v" "alu" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(13) " "Warning (10230): Verilog HDL assignment warning at alu.v(13): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(17) " "Warning (10230): Verilog HDL assignment warning at alu.v(17): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(18) " "Warning (10230): Verilog HDL assignment warning at alu.v(18): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(24) " "Warning (10230): Verilog HDL assignment warning at alu.v(24): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(10) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(10): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.v(27) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(27): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.v(27) " "Info (10041): Inferred latch for \"out\[0\]\" at alu.v(27)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.v(27) " "Info (10041): Inferred latch for \"out\[1\]\" at alu.v(27)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.v(27) " "Info (10041): Inferred latch for \"out\[2\]\" at alu.v(27)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.v(27) " "Info (10041): Inferred latch for \"out\[3\]\" at alu.v(27)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.v(27) " "Info (10041): Inferred latch for \"out\[4\]\" at alu.v(27)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.v(27) " "Info (10041): Inferred latch for \"out\[5\]\" at alu.v(27)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.v(27) " "Info (10041): Inferred latch for \"out\[6\]\" at alu.v(27)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.v(27) " "Info (10041): Inferred latch for \"out\[7\]\" at alu.v(27)" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk " "Warning: Found clock multiplexer clk" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 23 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 22 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"alu:alu\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu\|lpm_divide:Div0 " "Info: Instantiated megafunction \"alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Info: Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Info: Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"alu:alu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cs01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_cs01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cs01 " "Info: Found entity 1: mult_cs01" {  } { { "db/mult_cs01.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/mult_cs01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_a\[0\] registerforalu:a\|out\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"data_a\[0\]\" to the node \"registerforalu:a\|out\[0\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_a\[1\] registerforalu:a\|out\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"data_a\[1\]\" to the node \"registerforalu:a\|out\[1\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_a\[2\] registerforalu:a\|out\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"data_a\[2\]\" to the node \"registerforalu:a\|out\[2\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_a\[3\] registerforalu:a\|out\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"data_a\[3\]\" to the node \"registerforalu:a\|out\[3\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_a\[4\] registerforalu:a\|out\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"data_a\[4\]\" to the node \"registerforalu:a\|out\[4\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_a\[5\] registerforalu:a\|out\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"data_a\[5\]\" to the node \"registerforalu:a\|out\[5\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_a\[6\] registerforalu:a\|out\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"data_a\[6\]\" to the node \"registerforalu:a\|out\[6\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_a\[7\] registerforalu:a\|out\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"data_a\[7\]\" to the node \"registerforalu:a\|out\[7\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:alu\|out\[0\] register:mar\|out " "Warning: Converted the fan-out from the tri-state buffer \"alu:alu\|out\[0\]\" to the node \"register:mar\|out\" into an OR gate" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:alu\|out\[1\] register:mar\|out " "Warning: Converted the fan-out from the tri-state buffer \"alu:alu\|out\[1\]\" to the node \"register:mar\|out\" into an OR gate" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:alu\|out\[2\] register:mar\|out " "Warning: Converted the fan-out from the tri-state buffer \"alu:alu\|out\[2\]\" to the node \"register:mar\|out\" into an OR gate" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:alu\|out\[3\] register:mar\|out " "Warning: Converted the fan-out from the tri-state buffer \"alu:alu\|out\[3\]\" to the node \"register:mar\|out\" into an OR gate" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:alu\|out\[4\] register:mar\|out " "Warning: Converted the fan-out from the tri-state buffer \"alu:alu\|out\[4\]\" to the node \"register:mar\|out\" into an OR gate" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:alu\|out\[5\] register:mar\|out " "Warning: Converted the fan-out from the tri-state buffer \"alu:alu\|out\[5\]\" to the node \"register:mar\|out\" into an OR gate" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:alu\|out\[6\] register:mar\|out " "Warning: Converted the fan-out from the tri-state buffer \"alu:alu\|out\[6\]\" to the node \"register:mar\|out\" into an OR gate" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:alu\|out\[7\] register:mar\|out " "Warning: Converted the fan-out from the tri-state buffer \"alu:alu\|out\[7\]\" to the node \"register:mar\|out\" into an OR gate" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "cu:cu\|op\[0\] cu:cu\|op\[10\] " "Info: Duplicate LATCH primitive \"cu:cu\|op\[0\]\" merged with LATCH primitive \"cu:cu\|op\[10\]\"" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "alu:alu\|out\[2\]_160 alu:alu\|out\[1\]_145 " "Info: Duplicate LATCH primitive \"alu:alu\|out\[2\]_160\" merged with LATCH primitive \"alu:alu\|out\[1\]_145\"" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[8\] " "Warning: Latch cu:cu\|op\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[10\] " "Warning: Latch cu:cu\|op\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[1\] " "Warning: Latch cu:cu\|op\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[2\] " "Warning: Latch cu:cu\|op\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[4\] " "Warning: Latch cu:cu\|op\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[5\] " "Warning: Latch cu:cu\|op\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[6\] " "Warning: Latch cu:cu\|op\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[0\]\$latch " "Warning: Latch alu:alu\|out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[1\]_145 " "Warning: Latch alu:alu\|out\[1\]_145 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[12\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[1\]\$latch " "Warning: Latch alu:alu\|out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[2\]\$latch " "Warning: Latch alu:alu\|out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[3\]\$latch " "Warning: Latch alu:alu\|out\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[4\]\$latch " "Warning: Latch alu:alu\|out\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[5\]\$latch " "Warning: Latch alu:alu\|out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[6\]\$latch " "Warning: Latch alu:alu\|out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out\[7\]\$latch " "Warning: Latch alu:alu\|out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cu:cu\|op\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[3\] " "Warning: Latch cu:cu\|op\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[12\] " "Warning: Latch cu:cu\|op\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[13\] " "Warning: Latch cu:cu\|op\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[11\] " "Warning: Latch cu:cu\|op\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cu:cu\|op\[14\] " "Warning: Latch cu:cu\|op\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA composer:composer\|count_t\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led\[16\] GND " "Warning (13410): Pin \"led\[16\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[17\] GND " "Warning (13410): Pin \"led\[17\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[18\] GND " "Warning (13410): Pin \"led\[18\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[19\] GND " "Warning (13410): Pin \"led\[19\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[20\] GND " "Warning (13410): Pin \"led\[20\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[21\] GND " "Warning (13410): Pin \"led\[21\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[22\] GND " "Warning (13410): Pin \"led\[22\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[23\] GND " "Warning (13410): Pin \"led\[23\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.map.smsg " "Info: Generated suppressed messages file C:/Users/dell/Desktop/zjtao/podo_hard/test_1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[4\] " "Warning (15610): No output dependent on input pin \"key\[4\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[5\] " "Warning (15610): No output dependent on input pin \"key\[5\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[6\] " "Warning (15610): No output dependent on input pin \"key\[6\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[7\] " "Warning (15610): No output dependent on input pin \"key\[7\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[8\] " "Warning (15610): No output dependent on input pin \"key\[8\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[9\] " "Warning (15610): No output dependent on input pin \"key\[9\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[10\] " "Warning (15610): No output dependent on input pin \"key\[10\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[11\] " "Warning (15610): No output dependent on input pin \"key\[11\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[12\] " "Warning (15610): No output dependent on input pin \"key\[12\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[13\] " "Warning (15610): No output dependent on input pin \"key\[13\]\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "429 " "Info: Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Info: Implemented 347 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 10:33:30 2017 " "Info: Processing ended: Tue Nov 21 10:33:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 10:33:31 2017 " "Info: Processing started: Tue Nov 21 10:33:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_1 EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"test_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 81 " "Warning: No exact pin location assignment(s) for 14 pins of 81 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[0\] " "Info: Pin key\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[0] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[1\] " "Info: Pin key\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[1] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[2\] " "Info: Pin key\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[2] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[3\] " "Info: Pin key\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[3] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[4\] " "Info: Pin key\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[4] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[5\] " "Info: Pin key\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[5] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[6\] " "Info: Pin key\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[6] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[7\] " "Info: Pin key\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[7] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[8\] " "Info: Pin key\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[8] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[9\] " "Info: Pin key\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[9] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[10\] " "Info: Pin key\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[10] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[11\] " "Info: Pin key\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[11] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[12\] " "Info: Pin key\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[12] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[13\] " "Info: Pin key\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { key[13] } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Info: Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register:ir\|out\[7\] " "Info: Destination node register:ir\|out\[7\]" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:ir|out[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register:ir\|out\[6\] " "Info: Destination node register:ir\|out\[6\]" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:ir|out[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register:ir\|out\[5\] " "Info: Destination node register:ir\|out\[5\]" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:ir|out[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register:ir\|out\[4\] " "Info: Destination node register:ir\|out\[4\]" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:ir|out[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register:ir\|out\[3\] " "Info: Destination node register:ir\|out\[3\]" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:ir|out[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register:ir\|out\[2\] " "Info: Destination node register:ir\|out\[2\]" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:ir|out[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register:ir\|out\[1\] " "Info: Destination node register:ir\|out\[1\]" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:ir|out[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register:ir\|out\[0\] " "Info: Destination node register:ir\|out\[0\]" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:ir|out[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "composer:composer\|count_t\[2\] " "Info: Destination node composer:composer\|count_t\[2\]" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { composer:composer|count_t[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:alu\|Mux5~39  " "Info: Automatically promoted node alu:alu\|Mux5~39 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:alu|Mux5~39 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:cu\|op\[8\]~5061  " "Info: Automatically promoted node cu:cu\|op\[8\]~5061 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:cu\|op\[13\] " "Info: Destination node cu:cu\|op\[13\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:cu\|op\[12\] " "Info: Destination node cu:cu\|op\[12\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:cu\|op\[11\] " "Info: Destination node cu:cu\|op\[11\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:cu\|op\[14\] " "Info: Destination node cu:cu\|op\[14\]" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[8]~5061 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 14 0 0 " "Info: Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 14 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 23 9 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 22 13 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 22 13 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 34 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "21.750 ns register register " "Info: Estimated most critical path is register to register delay of 21.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cu:cu\|op\[8\] 1 REG LAB_X22_Y11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y11; Fanout = 18; REG Node = 'cu:cu\|op\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[8] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 0.676 ns registerforalu:b\|out\[4\]~92 2 COMB LAB_X22_Y11 28 " "Info: 2: + IC(0.498 ns) + CELL(0.178 ns) = 0.676 ns; Loc. = LAB_X22_Y11; Fanout = 28; COMB Node = 'registerforalu:b\|out\[4\]~92'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 } "NODE_NAME" } } { "registerforalu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.178 ns) 1.888 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1274 3 COMB LAB_X24_Y11 1 " "Info: 3: + IC(1.034 ns) + CELL(0.178 ns) = 1.888 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1274'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 2.798 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275 4 COMB LAB_X23_Y11 2 " "Info: 4: + IC(0.732 ns) + CELL(0.178 ns) = 2.798 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 3.473 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645 5 COMB LAB_X23_Y11 2 " "Info: 5: + IC(0.154 ns) + CELL(0.521 ns) = 3.473 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 4.148 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277 6 COMB LAB_X23_Y11 3 " "Info: 6: + IC(0.154 ns) + CELL(0.521 ns) = 4.148 ns; Loc. = LAB_X23_Y11; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 5.140 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LAB_X23_Y11 2 " "Info: 7: + IC(0.475 ns) + CELL(0.517 ns) = 5.140 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.220 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LAB_X23_Y11 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.220 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.678 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LAB_X23_Y11 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 5.678 ns; Loc. = LAB_X23_Y11; Fanout = 4; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 6.354 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280 10 COMB LAB_X23_Y11 3 " "Info: 10: + IC(0.498 ns) + CELL(0.178 ns) = 6.354 ns; Loc. = LAB_X23_Y11; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 7.346 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13 11 COMB LAB_X23_Y11 2 " "Info: 11: + IC(0.475 ns) + CELL(0.517 ns) = 7.346 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.426 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LAB_X23_Y11 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.426 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.506 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LAB_X23_Y11 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.506 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.964 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LAB_X23_Y11 5 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 7.964 ns; Loc. = LAB_X23_Y11; Fanout = 5; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 8.874 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284 15 COMB LAB_X24_Y11 3 " "Info: 15: + IC(0.732 ns) + CELL(0.178 ns) = 8.874 ns; Loc. = LAB_X24_Y11; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 9.866 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15 16 COMB LAB_X24_Y11 2 " "Info: 16: + IC(0.475 ns) + CELL(0.517 ns) = 9.866 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.946 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LAB_X24_Y11 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.946 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.026 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LAB_X24_Y11 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.026 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.106 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LAB_X24_Y11 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 10.106 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.564 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LAB_X24_Y11 6 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 10.564 ns; Loc. = LAB_X24_Y11; Fanout = 6; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 11.240 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289 21 COMB LAB_X24_Y11 3 " "Info: 21: + IC(0.498 ns) + CELL(0.178 ns) = 11.240 ns; Loc. = LAB_X24_Y11; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 12.466 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LAB_X25_Y11 2 " "Info: 22: + IC(0.709 ns) + CELL(0.517 ns) = 12.466 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.546 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LAB_X25_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.546 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.626 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LAB_X25_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 12.626 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.706 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LAB_X25_Y11 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 12.706 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.786 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LAB_X25_Y11 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 12.786 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.244 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LAB_X25_Y11 7 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 13.244 ns; Loc. = LAB_X25_Y11; Fanout = 7; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.178 ns) 14.498 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295 28 COMB LAB_X24_Y12 3 " "Info: 28: + IC(1.076 ns) + CELL(0.178 ns) = 14.498 ns; Loc. = LAB_X24_Y12; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 15.490 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19 29 COMB LAB_X24_Y12 2 " "Info: 29: + IC(0.475 ns) + CELL(0.517 ns) = 15.490 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.570 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LAB_X24_Y12 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 15.570 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.650 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LAB_X24_Y12 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 15.650 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.730 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LAB_X24_Y12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 15.730 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.810 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LAB_X24_Y12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 15.810 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.890 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LAB_X24_Y12 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 15.890 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.348 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LAB_X24_Y12 8 " "Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 16.348 ns; Loc. = LAB_X24_Y12; Fanout = 8; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.322 ns) 17.560 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302 36 COMB LAB_X22_Y12 1 " "Info: 36: + IC(0.890 ns) + CELL(0.322 ns) = 17.560 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 18.786 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LAB_X23_Y12 1 " "Info: 37: + IC(0.709 ns) + CELL(0.517 ns) = 18.786 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.866 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LAB_X23_Y12 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 18.866 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.946 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LAB_X23_Y12 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 18.946 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.026 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LAB_X23_Y12 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 19.026 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.106 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LAB_X23_Y12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 19.106 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.186 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LAB_X23_Y12 1 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 19.186 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.266 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LAB_X23_Y12 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 19.266 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.724 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LAB_X23_Y12 1 " "Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 19.724 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 20.400 ns alu:alu\|Mux6~99 45 COMB LAB_X23_Y12 1 " "Info: 45: + IC(0.498 ns) + CELL(0.178 ns) = 20.400 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|Mux6~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 21.075 ns alu:alu\|Add0~4903 46 COMB LAB_X23_Y12 1 " "Info: 46: + IC(0.154 ns) + CELL(0.521 ns) = 21.075 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'alu:alu\|Add0~4903'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { alu:alu|Mux6~99 alu:alu|Add0~4903 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 21.750 ns alu:alu\|out\[0\]\$latch 47 REG LAB_X23_Y12 2 " "Info: 47: + IC(0.154 ns) + CELL(0.521 ns) = 21.750 ns; Loc. = LAB_X23_Y12; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.360 ns ( 52.23 % ) " "Info: Total cell delay = 11.360 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.390 ns ( 47.77 % ) " "Info: Total interconnect delay = 10.390 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.750 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 1117 " "Info: 1 (of 1117) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Warning: Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataforram\[0\] 0 " "Info: Pin \"dataforram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataforram\[1\] 0 " "Info: Pin \"dataforram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataforram\[2\] 0 " "Info: Pin \"dataforram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataforram\[3\] 0 " "Info: Pin \"dataforram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataforram\[4\] 0 " "Info: Pin \"dataforram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataforram\[5\] 0 " "Info: Pin \"dataforram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataforram\[6\] 0 " "Info: Pin \"dataforram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataforram\[7\] 0 " "Info: Pin \"dataforram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrforram\[0\] 0 " "Info: Pin \"addrforram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrforram\[1\] 0 " "Info: Pin \"addrforram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrforram\[2\] 0 " "Info: Pin \"addrforram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrforram\[3\] 0 " "Info: Pin \"addrforram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrforram\[4\] 0 " "Info: Pin \"addrforram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrforram\[5\] 0 " "Info: Pin \"addrforram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrforram\[6\] 0 " "Info: Pin \"addrforram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrforram\[7\] 0 " "Info: Pin \"addrforram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[8\] 0 " "Info: Pin \"led\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[9\] 0 " "Info: Pin \"led\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[10\] 0 " "Info: Pin \"led\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[11\] 0 " "Info: Pin \"led\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[12\] 0 " "Info: Pin \"led\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[13\] 0 " "Info: Pin \"led\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[14\] 0 " "Info: Pin \"led\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[15\] 0 " "Info: Pin \"led\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[16\] 0 " "Info: Pin \"led\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[17\] 0 " "Info: Pin \"led\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[18\] 0 " "Info: Pin \"led\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[19\] 0 " "Info: Pin \"led\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[20\] 0 " "Info: Pin \"led\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[21\] 0 " "Info: Pin \"led\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[22\] 0 " "Info: Pin \"led\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[23\] 0 " "Info: Pin \"led\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[24\] 0 " "Info: Pin \"led\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[25\] 0 " "Info: Pin \"led\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[26\] 0 " "Info: Pin \"led\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[27\] 0 " "Info: Pin \"led\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[28\] 0 " "Info: Pin \"led\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[29\] 0 " "Info: Pin \"led\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[30\] 0 " "Info: Pin \"led\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[31\] 0 " "Info: Pin \"led\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[32\] 0 " "Info: Pin \"led\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[33\] 0 " "Info: Pin \"led\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[34\] 0 " "Info: Pin \"led\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[35\] 0 " "Info: Pin \"led\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[36\] 0 " "Info: Pin \"led\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[37\] 0 " "Info: Pin \"led\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[38\] 0 " "Info: Pin \"led\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[39\] 0 " "Info: Pin \"led\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[40\] 0 " "Info: Pin \"led\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[41\] 0 " "Info: Pin \"led\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[42\] 0 " "Info: Pin \"led\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[43\] 0 " "Info: Pin \"led\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[44\] 0 " "Info: Pin \"led\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_w 0 " "Info: Pin \"ram_w\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_r 0 " "Info: Pin \"ram_r\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[16\] GND " "Info: Pin led\[16\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[16] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[16\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[17\] GND " "Info: Pin led\[17\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[17] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[17\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[18\] GND " "Info: Pin led\[18\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[18] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[18\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[19\] GND " "Info: Pin led\[19\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[19] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[19\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[20\] GND " "Info: Pin led\[20\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[20] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[20\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[21\] GND " "Info: Pin led\[21\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[21] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[21\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[22\] GND " "Info: Pin led\[22\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[22] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[22\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[23\] GND " "Info: Pin led\[23\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led[23] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[23\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "alu:alu\|out\[0\]~328 " "Info: Following pins have the same output enable: alu:alu\|out\[0\]~328" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataforram\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin dataforram\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { dataforram[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataforram\[0\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataforram\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin dataforram\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { dataforram[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataforram\[1\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataforram\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin dataforram\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { dataforram[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataforram\[2\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataforram\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin dataforram\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { dataforram[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataforram\[3\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataforram\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin dataforram\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { dataforram[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataforram\[4\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataforram\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin dataforram\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { dataforram[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataforram\[5\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataforram\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin dataforram\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { dataforram[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataforram\[6\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional dataforram\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin dataforram\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { dataforram[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataforram\[7\]" } } } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 10:33:33 2017 " "Info: Processing ended: Tue Nov 21 10:33:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 10:33:34 2017 " "Info: Processing started: Tue Nov 21 10:33:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 10:33:35 2017 " "Info: Processing ended: Tue Nov 21 10:33:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 10:33:35 2017 " "Info: Processing started: Tue Nov 21 10:33:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[12\] " "Warning: Node \"cu:cu\|op\[12\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[11\] " "Warning: Node \"cu:cu\|op\[11\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[3\]\$latch " "Warning: Node \"alu:alu\|out\[3\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[1\]_145 " "Warning: Node \"alu:alu\|out\[1\]_145\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[3\] " "Warning: Node \"cu:cu\|op\[3\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[0\]\$latch " "Warning: Node \"alu:alu\|out\[0\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[2\]\$latch " "Warning: Node \"alu:alu\|out\[2\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[1\]\$latch " "Warning: Node \"alu:alu\|out\[1\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[7\]\$latch " "Warning: Node \"alu:alu\|out\[7\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[6\]\$latch " "Warning: Node \"alu:alu\|out\[6\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[4\]\$latch " "Warning: Node \"alu:alu\|out\[4\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:alu\|out\[5\]\$latch " "Warning: Node \"alu:alu\|out\[5\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[13\] " "Warning: Node \"cu:cu\|op\[13\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[14\] " "Warning: Node \"cu:cu\|op\[14\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[10\] " "Warning: Node \"cu:cu\|op\[10\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[8\] " "Warning: Node \"cu:cu\|op\[8\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[1\] " "Warning: Node \"cu:cu\|op\[1\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[6\] " "Warning: Node \"cu:cu\|op\[6\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[5\] " "Warning: Node \"cu:cu\|op\[5\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[4\] " "Warning: Node \"cu:cu\|op\[4\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cu:cu\|op\[2\] " "Warning: Node \"cu:cu\|op\[2\]\" is a latch" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "choose " "Info: Assuming node \"choose\" is an undefined clock" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "choose" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_con " "Info: Assuming node \"clk_con\" is an undefined clock" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 7 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_con" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_sin " "Info: Assuming node \"clk_sin\" is an undefined clock" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_sin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "50 " "Warning: Found 50 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cu:cu\|op\[14\] " "Info: Detected ripple clock \"cu:cu\|op\[14\]\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cu:cu\|op\[13\] " "Info: Detected ripple clock \"cu:cu\|op\[13\]\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cu:cu\|op\[11\] " "Info: Detected ripple clock \"cu:cu\|op\[11\]\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cu:cu\|op\[12\] " "Info: Detected ripple clock \"cu:cu\|op\[12\]\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[5\]~5079 " "Info: Detected gated clock \"cu:cu\|op\[5\]~5079\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[5\]~5079" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[6\]~5085 " "Info: Detected gated clock \"cu:cu\|op\[6\]~5085\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[6\]~5085" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[1\]~5070 " "Info: Detected gated clock \"cu:cu\|op\[1\]~5070\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[1\]~5070" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[1\]~5069 " "Info: Detected gated clock \"cu:cu\|op\[1\]~5069\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[1\]~5069" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[5\]~5081 " "Info: Detected gated clock \"cu:cu\|op\[5\]~5081\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[5\]~5081" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[5\]~5080 " "Info: Detected gated clock \"cu:cu\|op\[5\]~5080\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[5\]~5080" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[6\]~5086 " "Info: Detected gated clock \"cu:cu\|op\[6\]~5086\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[6\]~5086" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[6\]~5084 " "Info: Detected gated clock \"cu:cu\|op\[6\]~5084\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[6\]~5084" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[1\]~5071 " "Info: Detected gated clock \"cu:cu\|op\[1\]~5071\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[1\]~5071" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[1\]~5072 " "Info: Detected gated clock \"cu:cu\|op\[1\]~5072\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[1\]~5072" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|Selector0~505 " "Info: Detected gated clock \"cu:cu\|Selector0~505\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|Selector0~505" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[5\]~5082 " "Info: Detected gated clock \"cu:cu\|op\[5\]~5082\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[5\]~5082" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[6\]~5087 " "Info: Detected gated clock \"cu:cu\|op\[6\]~5087\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[6\]~5087" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[1\]~5073 " "Info: Detected gated clock \"cu:cu\|op\[1\]~5073\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[1\]~5073" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|WideOr3~569 " "Info: Detected gated clock \"cu:cu\|WideOr3~569\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|WideOr3~569" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[6\]~5074 " "Info: Detected gated clock \"cu:cu\|op\[6\]~5074\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[6\]~5074" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[1\]~5066 " "Info: Detected gated clock \"cu:cu\|op\[1\]~5066\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[1\]~5066" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[3\]~5093 " "Info: Detected gated clock \"cu:cu\|op\[3\]~5093\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[3\]~5093" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[3\]~5092 " "Info: Detected gated clock \"cu:cu\|op\[3\]~5092\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[3\]~5092" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[3\]~5094 " "Info: Detected gated clock \"cu:cu\|op\[3\]~5094\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[3\]~5094" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:alu\|Mux5~39 " "Info: Detected gated clock \"alu:alu\|Mux5~39\" as buffer" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu\|Mux5~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[3\]~5095 " "Info: Detected gated clock \"cu:cu\|op\[3\]~5095\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[3\]~5095" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register:ir\|out\[5\] " "Info: Detected ripple clock \"register:ir\|out\[5\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:ir\|out\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register:ir\|out\[4\] " "Info: Detected ripple clock \"register:ir\|out\[4\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:ir\|out\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register:ir\|out\[6\] " "Info: Detected ripple clock \"register:ir\|out\[6\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:ir\|out\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register:ir\|out\[7\] " "Info: Detected ripple clock \"register:ir\|out\[7\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:ir\|out\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|Selector0~507 " "Info: Detected gated clock \"cu:cu\|Selector0~507\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|Selector0~507" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[6\]~5055 " "Info: Detected gated clock \"cu:cu\|op\[6\]~5055\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[6\]~5055" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register:ir\|out\[1\] " "Info: Detected ripple clock \"register:ir\|out\[1\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:ir\|out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register:ir\|out\[2\] " "Info: Detected ripple clock \"register:ir\|out\[2\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:ir\|out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[8\]~5056 " "Info: Detected gated clock \"cu:cu\|op\[8\]~5056\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[8\]~5056" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|Selector0~506 " "Info: Detected gated clock \"cu:cu\|Selector0~506\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|Selector0~506" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[12\]~5054 " "Info: Detected gated clock \"cu:cu\|op\[12\]~5054\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[12\]~5054" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|Selector0~508 " "Info: Detected gated clock \"cu:cu\|Selector0~508\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|Selector0~508" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[8\]~5059 " "Info: Detected gated clock \"cu:cu\|op\[8\]~5059\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[8\]~5059" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|Selector12~2037 " "Info: Detected gated clock \"cu:cu\|Selector12~2037\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|Selector12~2037" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|Selector8~914 " "Info: Detected gated clock \"cu:cu\|Selector8~914\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|Selector8~914" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register:ir\|out\[0\] " "Info: Detected ripple clock \"register:ir\|out\[0\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:ir\|out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register:ir\|out\[3\] " "Info: Detected ripple clock \"register:ir\|out\[3\]\" as buffer" {  } { { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:ir\|out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[6\]~5068 " "Info: Detected gated clock \"cu:cu\|op\[6\]~5068\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[6\]~5068" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[8\]~5058 " "Info: Detected gated clock \"cu:cu\|op\[8\]~5058\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[8\]~5058" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[8\]~5057 " "Info: Detected gated clock \"cu:cu\|op\[8\]~5057\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[8\]~5057" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[8\]~5060 " "Info: Detected gated clock \"cu:cu\|op\[8\]~5060\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[8\]~5060" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cu:cu\|op\[8\]~5061 " "Info: Detected gated clock \"cu:cu\|op\[8\]~5061\" as buffer" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cu:cu\|op\[8\]~5061" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "clk " "Info: Detected gated clock \"clk\" as buffer" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "composer:composer\|count_t\[2\] " "Info: Detected ripple clock \"composer:composer\|count_t\[2\]\" as buffer" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "composer:composer\|count_t\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "choose register cu:cu\|op\[8\] register alu:alu\|out\[0\]\$latch 43.62 MHz 22.923 ns Internal " "Info: Clock \"choose\" has Internal fmax of 43.62 MHz between source register \"cu:cu\|op\[8\]\" and destination register \"alu:alu\|out\[0\]\$latch\" (period= 22.923 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.594 ns + Longest register register " "Info: + Longest register to register delay is 19.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cu:cu\|op\[8\] 1 REG LCCOMB_X22_Y11_N22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 18; REG Node = 'cu:cu\|op\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[8] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.178 ns) 0.552 ns registerforalu:b\|out\[4\]~92 2 COMB LCCOMB_X22_Y11_N6 28 " "Info: 2: + IC(0.374 ns) + CELL(0.178 ns) = 0.552 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 28; COMB Node = 'registerforalu:b\|out\[4\]~92'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 } "NODE_NAME" } } { "registerforalu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.545 ns) 1.989 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1274 3 COMB LCCOMB_X24_Y11_N8 1 " "Info: 3: + IC(0.892 ns) + CELL(0.545 ns) = 1.989 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1274'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.322 ns) 2.831 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275 4 COMB LCCOMB_X23_Y11_N0 2 " "Info: 4: + IC(0.520 ns) + CELL(0.322 ns) = 2.831 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.319 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645 5 COMB LCCOMB_X23_Y11_N4 2 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.319 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.319 ns) 3.954 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277 6 COMB LCCOMB_X23_Y11_N6 3 " "Info: 6: + IC(0.316 ns) + CELL(0.319 ns) = 3.954 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.517 ns) 4.795 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LCCOMB_X23_Y11_N10 2 " "Info: 7: + IC(0.324 ns) + CELL(0.517 ns) = 4.795 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.875 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LCCOMB_X23_Y11_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.875 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.333 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LCCOMB_X23_Y11_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 5.333 ns; Loc. = LCCOMB_X23_Y11_N14; Fanout = 4; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.322 ns) 5.980 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280 10 COMB LCCOMB_X23_Y11_N30 3 " "Info: 10: + IC(0.325 ns) + CELL(0.322 ns) = 5.980 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.495 ns) 6.773 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13 11 COMB LCCOMB_X23_Y11_N22 2 " "Info: 11: + IC(0.298 ns) + CELL(0.495 ns) = 6.773 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.853 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LCCOMB_X23_Y11_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.853 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.933 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LCCOMB_X23_Y11_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.933 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.391 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LCCOMB_X23_Y11_N28 5 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 7.391 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 5; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.178 ns) 8.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284 15 COMB LCCOMB_X24_Y11_N0 3 " "Info: 15: + IC(0.582 ns) + CELL(0.178 ns) = 8.151 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 8.970 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15 16 COMB LCCOMB_X24_Y11_N16 2 " "Info: 16: + IC(0.324 ns) + CELL(0.495 ns) = 8.970 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.050 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LCCOMB_X24_Y11_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.050 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.130 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LCCOMB_X24_Y11_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.130 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.210 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LCCOMB_X24_Y11_N22 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.210 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.668 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LCCOMB_X24_Y11_N24 6 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 9.668 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 6; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.319 ns) 10.328 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289 21 COMB LCCOMB_X24_Y11_N6 3 " "Info: 21: + IC(0.341 ns) + CELL(0.319 ns) = 10.328 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.495 ns) 11.373 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LCCOMB_X25_Y11_N16 2 " "Info: 22: + IC(0.550 ns) + CELL(0.495 ns) = 11.373 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.453 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LCCOMB_X25_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.453 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.533 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LCCOMB_X25_Y11_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 11.533 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.613 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LCCOMB_X25_Y11_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 11.613 ns; Loc. = LCCOMB_X25_Y11_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.693 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LCCOMB_X25_Y11_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 11.693 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LCCOMB_X25_Y11_N26 7 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 12.151 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 7; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.322 ns) 13.405 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295 28 COMB LCCOMB_X24_Y12_N10 3 " "Info: 28: + IC(0.932 ns) + CELL(0.322 ns) = 13.405 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.517 ns) 14.240 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19 29 COMB LCCOMB_X24_Y12_N18 2 " "Info: 29: + IC(0.318 ns) + CELL(0.517 ns) = 14.240 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.320 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LCCOMB_X24_Y12_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 14.320 ns; Loc. = LCCOMB_X24_Y12_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.400 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LCCOMB_X24_Y12_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 14.400 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.480 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LCCOMB_X24_Y12_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 14.480 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.560 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LCCOMB_X24_Y12_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 14.560 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.640 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LCCOMB_X24_Y12_N28 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 14.640 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.098 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LCCOMB_X24_Y12_N30 8 " "Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 15.098 ns; Loc. = LCCOMB_X24_Y12_N30; Fanout = 8; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.178 ns) 16.128 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302 36 COMB LCCOMB_X22_Y12_N24 1 " "Info: 36: + IC(0.852 ns) + CELL(0.178 ns) = 16.128 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.495 ns) 17.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LCCOMB_X23_Y12_N4 1 " "Info: 37: + IC(0.528 ns) + CELL(0.495 ns) = 17.151 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.231 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LCCOMB_X23_Y12_N6 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 17.231 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.311 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LCCOMB_X23_Y12_N8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 17.311 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.391 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LCCOMB_X23_Y12_N10 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 17.391 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.471 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LCCOMB_X23_Y12_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 17.471 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 17.645 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LCCOMB_X23_Y12_N14 1 " "Info: 42: + IC(0.000 ns) + CELL(0.174 ns) = 17.645 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.725 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LCCOMB_X23_Y12_N16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 17.725 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.183 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LCCOMB_X23_Y12_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 18.183 ns; Loc. = LCCOMB_X23_Y12_N18; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 18.651 ns alu:alu\|Mux6~99 45 COMB LCCOMB_X23_Y12_N26 1 " "Info: 45: + IC(0.290 ns) + CELL(0.178 ns) = 18.651 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'alu:alu\|Mux6~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 19.122 ns alu:alu\|Add0~4903 46 COMB LCCOMB_X23_Y12_N28 1 " "Info: 46: + IC(0.293 ns) + CELL(0.178 ns) = 19.122 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|Add0~4903'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { alu:alu|Mux6~99 alu:alu|Add0~4903 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 19.594 ns alu:alu\|out\[0\]\$latch 47 REG LCCOMB_X23_Y12_N30 2 " "Info: 47: + IC(0.294 ns) + CELL(0.178 ns) = 19.594 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.931 ns ( 55.79 % ) " "Info: Total cell delay = 10.931 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.663 ns ( 44.21 % ) " "Info: Total interconnect delay = 8.663 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.594 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.594 ns" { cu:cu|op[8] {} registerforalu:b|out[4]~92 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.374ns 0.892ns 0.520ns 0.310ns 0.316ns 0.324ns 0.000ns 0.000ns 0.325ns 0.298ns 0.000ns 0.000ns 0.000ns 0.582ns 0.324ns 0.000ns 0.000ns 0.000ns 0.000ns 0.341ns 0.550ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.932ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.852ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.293ns 0.294ns } { 0.000ns 0.178ns 0.545ns 0.322ns 0.178ns 0.319ns 0.517ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.180 ns - Smallest " "Info: - Smallest clock skew is -2.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choose destination 10.401 ns + Shortest register " "Info: + Shortest clock path from clock \"choose\" to destination register is 10.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns choose 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'choose'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.178 ns) 2.467 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.213 ns) + CELL(0.178 ns) = 2.467 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { choose clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 3.628 ns register:ir\|out\[0\] 3 REG LCFF_X21_Y12_N17 18 " "Info: 3: + IC(0.282 ns) + CELL(0.879 ns) = 3.628 ns; Loc. = LCFF_X21_Y12_N17; Fanout = 18; REG Node = 'register:ir\|out\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk register:ir|out[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.178 ns) 4.760 ns cu:cu\|op\[8\]~5058 4 COMB LCCOMB_X18_Y12_N18 2 " "Info: 4: + IC(0.954 ns) + CELL(0.178 ns) = 4.760 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 2; COMB Node = 'cu:cu\|op\[8\]~5058'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { register:ir|out[0] cu:cu|op[8]~5058 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 5.236 ns cu:cu\|op\[8\]~5061 5 COMB LCCOMB_X18_Y12_N28 5 " "Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 5.236 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { cu:cu|op[8]~5058 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.178 ns) 6.687 ns cu:cu\|op\[14\] 6 REG LCCOMB_X19_Y10_N22 7 " "Info: 6: + IC(1.273 ns) + CELL(0.178 ns) = 6.687 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 7; REG Node = 'cu:cu\|op\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { cu:cu|op[8]~5061 cu:cu|op[14] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 7.168 ns alu:alu\|Mux5~39 7 COMB LCCOMB_X19_Y10_N12 1 " "Info: 7: + IC(0.303 ns) + CELL(0.178 ns) = 7.168 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'alu:alu\|Mux5~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { cu:cu|op[14] alu:alu|Mux5~39 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 8.874 ns alu:alu\|Mux5~39clkctrl 8 COMB CLKCTRL_G6 9 " "Info: 8: + IC(1.706 ns) + CELL(0.000 ns) = 8.874 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'alu:alu\|Mux5~39clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.322 ns) 10.401 ns alu:alu\|out\[0\]\$latch 9 REG LCCOMB_X23_Y12_N30 2 " "Info: 9: + IC(1.205 ns) + CELL(0.322 ns) = 10.401 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.167 ns ( 30.45 % ) " "Info: Total cell delay = 3.167 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.234 ns ( 69.55 % ) " "Info: Total interconnect delay = 7.234 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { choose clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { choose {} choose~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.213ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choose source 12.581 ns - Longest register " "Info: - Longest clock path from clock \"choose\" to source register is 12.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns choose 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'choose'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.178 ns) 2.467 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.213 ns) + CELL(0.178 ns) = 2.467 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { choose clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.879 ns) 4.175 ns register:ir\|out\[4\] 3 REG LCFF_X19_Y12_N9 13 " "Info: 3: + IC(0.829 ns) + CELL(0.879 ns) = 4.175 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 13; REG Node = 'register:ir\|out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk register:ir|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.545 ns) 5.701 ns cu:cu\|Selector0~507 4 COMB LCCOMB_X19_Y10_N24 2 " "Info: 4: + IC(0.981 ns) + CELL(0.545 ns) = 5.701 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'cu:cu\|Selector0~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { register:ir|out[4] cu:cu|Selector0~507 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.512 ns) 7.596 ns cu:cu\|Selector12~2037 5 COMB LCCOMB_X18_Y12_N12 4 " "Info: 5: + IC(1.383 ns) + CELL(0.512 ns) = 7.596 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'cu:cu\|Selector12~2037'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { cu:cu|Selector0~507 cu:cu|Selector12~2037 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 8.444 ns cu:cu\|op\[8\]~5056 6 COMB LCCOMB_X18_Y12_N14 4 " "Info: 6: + IC(0.335 ns) + CELL(0.513 ns) = 8.444 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cu:cu|Selector12~2037 cu:cu|op[8]~5056 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 9.082 ns cu:cu\|op\[8\]~5057 7 COMB LCCOMB_X18_Y12_N16 1 " "Info: 7: + IC(0.316 ns) + CELL(0.322 ns) = 9.082 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 1; COMB Node = 'cu:cu\|op\[8\]~5057'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { cu:cu|op[8]~5056 cu:cu|op[8]~5057 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 9.702 ns cu:cu\|op\[8\]~5061 8 COMB LCCOMB_X18_Y12_N28 5 " "Info: 8: + IC(0.298 ns) + CELL(0.322 ns) = 9.702 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { cu:cu|op[8]~5057 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.000 ns) 11.221 ns cu:cu\|op\[8\]~5061clkctrl 9 COMB CLKCTRL_G7 4 " "Info: 9: + IC(1.519 ns) + CELL(0.000 ns) = 11.221 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5061clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.178 ns) 12.581 ns cu:cu\|op\[8\] 10 REG LCCOMB_X22_Y11_N22 18 " "Info: 10: + IC(1.182 ns) + CELL(0.178 ns) = 12.581 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 18; REG Node = 'cu:cu\|op\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.525 ns ( 35.97 % ) " "Info: Total cell delay = 4.525 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.056 ns ( 64.03 % ) " "Info: Total interconnect delay = 8.056 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.581 ns" { choose clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.581 ns" { choose {} choose~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.213ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { choose clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { choose {} choose~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.213ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.581 ns" { choose clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.581 ns" { choose {} choose~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.213ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.149 ns + " "Info: + Micro setup delay of destination is 1.149 ns" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.594 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.594 ns" { cu:cu|op[8] {} registerforalu:b|out[4]~92 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.374ns 0.892ns 0.520ns 0.310ns 0.316ns 0.324ns 0.000ns 0.000ns 0.325ns 0.298ns 0.000ns 0.000ns 0.000ns 0.582ns 0.324ns 0.000ns 0.000ns 0.000ns 0.000ns 0.341ns 0.550ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.932ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.852ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.293ns 0.294ns } { 0.000ns 0.178ns 0.545ns 0.322ns 0.178ns 0.319ns 0.517ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { choose clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { choose {} choose~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.213ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.581 ns" { choose clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.581 ns" { choose {} choose~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.213ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_con register cu:cu\|op\[8\] register alu:alu\|out\[0\]\$latch 43.62 MHz 22.923 ns Internal " "Info: Clock \"clk_con\" has Internal fmax of 43.62 MHz between source register \"cu:cu\|op\[8\]\" and destination register \"alu:alu\|out\[0\]\$latch\" (period= 22.923 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.594 ns + Longest register register " "Info: + Longest register to register delay is 19.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cu:cu\|op\[8\] 1 REG LCCOMB_X22_Y11_N22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 18; REG Node = 'cu:cu\|op\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[8] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.178 ns) 0.552 ns registerforalu:b\|out\[4\]~92 2 COMB LCCOMB_X22_Y11_N6 28 " "Info: 2: + IC(0.374 ns) + CELL(0.178 ns) = 0.552 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 28; COMB Node = 'registerforalu:b\|out\[4\]~92'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 } "NODE_NAME" } } { "registerforalu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.545 ns) 1.989 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1274 3 COMB LCCOMB_X24_Y11_N8 1 " "Info: 3: + IC(0.892 ns) + CELL(0.545 ns) = 1.989 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1274'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.322 ns) 2.831 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275 4 COMB LCCOMB_X23_Y11_N0 2 " "Info: 4: + IC(0.520 ns) + CELL(0.322 ns) = 2.831 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.319 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645 5 COMB LCCOMB_X23_Y11_N4 2 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.319 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.319 ns) 3.954 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277 6 COMB LCCOMB_X23_Y11_N6 3 " "Info: 6: + IC(0.316 ns) + CELL(0.319 ns) = 3.954 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.517 ns) 4.795 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LCCOMB_X23_Y11_N10 2 " "Info: 7: + IC(0.324 ns) + CELL(0.517 ns) = 4.795 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.875 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LCCOMB_X23_Y11_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.875 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.333 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LCCOMB_X23_Y11_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 5.333 ns; Loc. = LCCOMB_X23_Y11_N14; Fanout = 4; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.322 ns) 5.980 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280 10 COMB LCCOMB_X23_Y11_N30 3 " "Info: 10: + IC(0.325 ns) + CELL(0.322 ns) = 5.980 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.495 ns) 6.773 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13 11 COMB LCCOMB_X23_Y11_N22 2 " "Info: 11: + IC(0.298 ns) + CELL(0.495 ns) = 6.773 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.853 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LCCOMB_X23_Y11_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.853 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.933 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LCCOMB_X23_Y11_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.933 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.391 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LCCOMB_X23_Y11_N28 5 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 7.391 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 5; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.178 ns) 8.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284 15 COMB LCCOMB_X24_Y11_N0 3 " "Info: 15: + IC(0.582 ns) + CELL(0.178 ns) = 8.151 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 8.970 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15 16 COMB LCCOMB_X24_Y11_N16 2 " "Info: 16: + IC(0.324 ns) + CELL(0.495 ns) = 8.970 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.050 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LCCOMB_X24_Y11_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.050 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.130 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LCCOMB_X24_Y11_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.130 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.210 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LCCOMB_X24_Y11_N22 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.210 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.668 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LCCOMB_X24_Y11_N24 6 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 9.668 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 6; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.319 ns) 10.328 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289 21 COMB LCCOMB_X24_Y11_N6 3 " "Info: 21: + IC(0.341 ns) + CELL(0.319 ns) = 10.328 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.495 ns) 11.373 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LCCOMB_X25_Y11_N16 2 " "Info: 22: + IC(0.550 ns) + CELL(0.495 ns) = 11.373 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.453 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LCCOMB_X25_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.453 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.533 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LCCOMB_X25_Y11_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 11.533 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.613 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LCCOMB_X25_Y11_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 11.613 ns; Loc. = LCCOMB_X25_Y11_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.693 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LCCOMB_X25_Y11_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 11.693 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LCCOMB_X25_Y11_N26 7 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 12.151 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 7; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.322 ns) 13.405 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295 28 COMB LCCOMB_X24_Y12_N10 3 " "Info: 28: + IC(0.932 ns) + CELL(0.322 ns) = 13.405 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.517 ns) 14.240 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19 29 COMB LCCOMB_X24_Y12_N18 2 " "Info: 29: + IC(0.318 ns) + CELL(0.517 ns) = 14.240 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.320 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LCCOMB_X24_Y12_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 14.320 ns; Loc. = LCCOMB_X24_Y12_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.400 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LCCOMB_X24_Y12_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 14.400 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.480 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LCCOMB_X24_Y12_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 14.480 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.560 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LCCOMB_X24_Y12_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 14.560 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.640 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LCCOMB_X24_Y12_N28 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 14.640 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.098 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LCCOMB_X24_Y12_N30 8 " "Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 15.098 ns; Loc. = LCCOMB_X24_Y12_N30; Fanout = 8; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.178 ns) 16.128 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302 36 COMB LCCOMB_X22_Y12_N24 1 " "Info: 36: + IC(0.852 ns) + CELL(0.178 ns) = 16.128 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.495 ns) 17.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LCCOMB_X23_Y12_N4 1 " "Info: 37: + IC(0.528 ns) + CELL(0.495 ns) = 17.151 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.231 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LCCOMB_X23_Y12_N6 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 17.231 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.311 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LCCOMB_X23_Y12_N8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 17.311 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.391 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LCCOMB_X23_Y12_N10 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 17.391 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.471 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LCCOMB_X23_Y12_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 17.471 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 17.645 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LCCOMB_X23_Y12_N14 1 " "Info: 42: + IC(0.000 ns) + CELL(0.174 ns) = 17.645 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.725 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LCCOMB_X23_Y12_N16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 17.725 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.183 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LCCOMB_X23_Y12_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 18.183 ns; Loc. = LCCOMB_X23_Y12_N18; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 18.651 ns alu:alu\|Mux6~99 45 COMB LCCOMB_X23_Y12_N26 1 " "Info: 45: + IC(0.290 ns) + CELL(0.178 ns) = 18.651 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'alu:alu\|Mux6~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 19.122 ns alu:alu\|Add0~4903 46 COMB LCCOMB_X23_Y12_N28 1 " "Info: 46: + IC(0.293 ns) + CELL(0.178 ns) = 19.122 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|Add0~4903'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { alu:alu|Mux6~99 alu:alu|Add0~4903 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 19.594 ns alu:alu\|out\[0\]\$latch 47 REG LCCOMB_X23_Y12_N30 2 " "Info: 47: + IC(0.294 ns) + CELL(0.178 ns) = 19.594 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.931 ns ( 55.79 % ) " "Info: Total cell delay = 10.931 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.663 ns ( 44.21 % ) " "Info: Total interconnect delay = 8.663 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.594 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.594 ns" { cu:cu|op[8] {} registerforalu:b|out[4]~92 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.374ns 0.892ns 0.520ns 0.310ns 0.316ns 0.324ns 0.000ns 0.000ns 0.325ns 0.298ns 0.000ns 0.000ns 0.000ns 0.582ns 0.324ns 0.000ns 0.000ns 0.000ns 0.000ns 0.341ns 0.550ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.932ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.852ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.293ns 0.294ns } { 0.000ns 0.178ns 0.545ns 0.322ns 0.178ns 0.319ns 0.517ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.180 ns - Smallest " "Info: - Smallest clock skew is -2.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_con destination 10.570 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_con\" to destination register is 10.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_con 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'clk_con'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_con } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.319 ns) 2.636 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.241 ns) + CELL(0.319 ns) = 2.636 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_con clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 3.797 ns register:ir\|out\[0\] 3 REG LCFF_X21_Y12_N17 18 " "Info: 3: + IC(0.282 ns) + CELL(0.879 ns) = 3.797 ns; Loc. = LCFF_X21_Y12_N17; Fanout = 18; REG Node = 'register:ir\|out\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk register:ir|out[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.178 ns) 4.929 ns cu:cu\|op\[8\]~5058 4 COMB LCCOMB_X18_Y12_N18 2 " "Info: 4: + IC(0.954 ns) + CELL(0.178 ns) = 4.929 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 2; COMB Node = 'cu:cu\|op\[8\]~5058'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { register:ir|out[0] cu:cu|op[8]~5058 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 5.405 ns cu:cu\|op\[8\]~5061 5 COMB LCCOMB_X18_Y12_N28 5 " "Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 5.405 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { cu:cu|op[8]~5058 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.178 ns) 6.856 ns cu:cu\|op\[14\] 6 REG LCCOMB_X19_Y10_N22 7 " "Info: 6: + IC(1.273 ns) + CELL(0.178 ns) = 6.856 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 7; REG Node = 'cu:cu\|op\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { cu:cu|op[8]~5061 cu:cu|op[14] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 7.337 ns alu:alu\|Mux5~39 7 COMB LCCOMB_X19_Y10_N12 1 " "Info: 7: + IC(0.303 ns) + CELL(0.178 ns) = 7.337 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'alu:alu\|Mux5~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { cu:cu|op[14] alu:alu|Mux5~39 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 9.043 ns alu:alu\|Mux5~39clkctrl 8 COMB CLKCTRL_G6 9 " "Info: 8: + IC(1.706 ns) + CELL(0.000 ns) = 9.043 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'alu:alu\|Mux5~39clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.322 ns) 10.570 ns alu:alu\|out\[0\]\$latch 9 REG LCCOMB_X23_Y12_N30 2 " "Info: 9: + IC(1.205 ns) + CELL(0.322 ns) = 10.570 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.308 ns ( 31.30 % ) " "Info: Total cell delay = 3.308 ns ( 31.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.262 ns ( 68.70 % ) " "Info: Total interconnect delay = 7.262 ns ( 68.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.570 ns" { clk_con clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.570 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.241ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_con source 12.750 ns - Longest register " "Info: - Longest clock path from clock \"clk_con\" to source register is 12.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_con 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'clk_con'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_con } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.319 ns) 2.636 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.241 ns) + CELL(0.319 ns) = 2.636 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_con clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.879 ns) 4.344 ns register:ir\|out\[4\] 3 REG LCFF_X19_Y12_N9 13 " "Info: 3: + IC(0.829 ns) + CELL(0.879 ns) = 4.344 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 13; REG Node = 'register:ir\|out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk register:ir|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.545 ns) 5.870 ns cu:cu\|Selector0~507 4 COMB LCCOMB_X19_Y10_N24 2 " "Info: 4: + IC(0.981 ns) + CELL(0.545 ns) = 5.870 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'cu:cu\|Selector0~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { register:ir|out[4] cu:cu|Selector0~507 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.512 ns) 7.765 ns cu:cu\|Selector12~2037 5 COMB LCCOMB_X18_Y12_N12 4 " "Info: 5: + IC(1.383 ns) + CELL(0.512 ns) = 7.765 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'cu:cu\|Selector12~2037'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { cu:cu|Selector0~507 cu:cu|Selector12~2037 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 8.613 ns cu:cu\|op\[8\]~5056 6 COMB LCCOMB_X18_Y12_N14 4 " "Info: 6: + IC(0.335 ns) + CELL(0.513 ns) = 8.613 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cu:cu|Selector12~2037 cu:cu|op[8]~5056 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 9.251 ns cu:cu\|op\[8\]~5057 7 COMB LCCOMB_X18_Y12_N16 1 " "Info: 7: + IC(0.316 ns) + CELL(0.322 ns) = 9.251 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 1; COMB Node = 'cu:cu\|op\[8\]~5057'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { cu:cu|op[8]~5056 cu:cu|op[8]~5057 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 9.871 ns cu:cu\|op\[8\]~5061 8 COMB LCCOMB_X18_Y12_N28 5 " "Info: 8: + IC(0.298 ns) + CELL(0.322 ns) = 9.871 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { cu:cu|op[8]~5057 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.000 ns) 11.390 ns cu:cu\|op\[8\]~5061clkctrl 9 COMB CLKCTRL_G7 4 " "Info: 9: + IC(1.519 ns) + CELL(0.000 ns) = 11.390 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5061clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.178 ns) 12.750 ns cu:cu\|op\[8\] 10 REG LCCOMB_X22_Y11_N22 18 " "Info: 10: + IC(1.182 ns) + CELL(0.178 ns) = 12.750 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 18; REG Node = 'cu:cu\|op\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.666 ns ( 36.60 % ) " "Info: Total cell delay = 4.666 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.084 ns ( 63.40 % ) " "Info: Total interconnect delay = 8.084 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.750 ns" { clk_con clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.750 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.241ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.570 ns" { clk_con clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.570 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.241ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.750 ns" { clk_con clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.750 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.241ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.149 ns + " "Info: + Micro setup delay of destination is 1.149 ns" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.594 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.594 ns" { cu:cu|op[8] {} registerforalu:b|out[4]~92 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.374ns 0.892ns 0.520ns 0.310ns 0.316ns 0.324ns 0.000ns 0.000ns 0.325ns 0.298ns 0.000ns 0.000ns 0.000ns 0.582ns 0.324ns 0.000ns 0.000ns 0.000ns 0.000ns 0.341ns 0.550ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.932ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.852ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.293ns 0.294ns } { 0.000ns 0.178ns 0.545ns 0.322ns 0.178ns 0.319ns 0.517ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.570 ns" { clk_con clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.570 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.241ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.750 ns" { clk_con clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.750 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.241ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_sin register cu:cu\|op\[8\] register alu:alu\|out\[0\]\$latch 43.62 MHz 22.923 ns Internal " "Info: Clock \"clk_sin\" has Internal fmax of 43.62 MHz between source register \"cu:cu\|op\[8\]\" and destination register \"alu:alu\|out\[0\]\$latch\" (period= 22.923 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.594 ns + Longest register register " "Info: + Longest register to register delay is 19.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cu:cu\|op\[8\] 1 REG LCCOMB_X22_Y11_N22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 18; REG Node = 'cu:cu\|op\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:cu|op[8] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.178 ns) 0.552 ns registerforalu:b\|out\[4\]~92 2 COMB LCCOMB_X22_Y11_N6 28 " "Info: 2: + IC(0.374 ns) + CELL(0.178 ns) = 0.552 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 28; COMB Node = 'registerforalu:b\|out\[4\]~92'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 } "NODE_NAME" } } { "registerforalu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.545 ns) 1.989 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1274 3 COMB LCCOMB_X24_Y11_N8 1 " "Info: 3: + IC(0.892 ns) + CELL(0.545 ns) = 1.989 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1274'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.322 ns) 2.831 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275 4 COMB LCCOMB_X23_Y11_N0 2 " "Info: 4: + IC(0.520 ns) + CELL(0.322 ns) = 2.831 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.319 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645 5 COMB LCCOMB_X23_Y11_N4 2 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.319 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.319 ns) 3.954 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277 6 COMB LCCOMB_X23_Y11_N6 3 " "Info: 6: + IC(0.316 ns) + CELL(0.319 ns) = 3.954 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.517 ns) 4.795 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LCCOMB_X23_Y11_N10 2 " "Info: 7: + IC(0.324 ns) + CELL(0.517 ns) = 4.795 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.875 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LCCOMB_X23_Y11_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.875 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.333 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LCCOMB_X23_Y11_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 5.333 ns; Loc. = LCCOMB_X23_Y11_N14; Fanout = 4; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.322 ns) 5.980 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280 10 COMB LCCOMB_X23_Y11_N30 3 " "Info: 10: + IC(0.325 ns) + CELL(0.322 ns) = 5.980 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.495 ns) 6.773 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13 11 COMB LCCOMB_X23_Y11_N22 2 " "Info: 11: + IC(0.298 ns) + CELL(0.495 ns) = 6.773 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.853 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LCCOMB_X23_Y11_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.853 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.933 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LCCOMB_X23_Y11_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.933 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.391 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LCCOMB_X23_Y11_N28 5 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 7.391 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 5; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.178 ns) 8.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284 15 COMB LCCOMB_X24_Y11_N0 3 " "Info: 15: + IC(0.582 ns) + CELL(0.178 ns) = 8.151 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 8.970 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15 16 COMB LCCOMB_X24_Y11_N16 2 " "Info: 16: + IC(0.324 ns) + CELL(0.495 ns) = 8.970 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.050 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LCCOMB_X24_Y11_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.050 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.130 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LCCOMB_X24_Y11_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.130 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.210 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LCCOMB_X24_Y11_N22 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.210 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.668 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LCCOMB_X24_Y11_N24 6 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 9.668 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 6; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.319 ns) 10.328 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289 21 COMB LCCOMB_X24_Y11_N6 3 " "Info: 21: + IC(0.341 ns) + CELL(0.319 ns) = 10.328 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.495 ns) 11.373 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LCCOMB_X25_Y11_N16 2 " "Info: 22: + IC(0.550 ns) + CELL(0.495 ns) = 11.373 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.453 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LCCOMB_X25_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.453 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.533 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LCCOMB_X25_Y11_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 11.533 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.613 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LCCOMB_X25_Y11_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 11.613 ns; Loc. = LCCOMB_X25_Y11_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.693 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LCCOMB_X25_Y11_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 11.693 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LCCOMB_X25_Y11_N26 7 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 12.151 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 7; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.322 ns) 13.405 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295 28 COMB LCCOMB_X24_Y12_N10 3 " "Info: 28: + IC(0.932 ns) + CELL(0.322 ns) = 13.405 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.517 ns) 14.240 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19 29 COMB LCCOMB_X24_Y12_N18 2 " "Info: 29: + IC(0.318 ns) + CELL(0.517 ns) = 14.240 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.320 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LCCOMB_X24_Y12_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 14.320 ns; Loc. = LCCOMB_X24_Y12_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.400 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LCCOMB_X24_Y12_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 14.400 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.480 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LCCOMB_X24_Y12_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 14.480 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.560 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LCCOMB_X24_Y12_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 14.560 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.640 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LCCOMB_X24_Y12_N28 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 14.640 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.098 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LCCOMB_X24_Y12_N30 8 " "Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 15.098 ns; Loc. = LCCOMB_X24_Y12_N30; Fanout = 8; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.178 ns) 16.128 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302 36 COMB LCCOMB_X22_Y12_N24 1 " "Info: 36: + IC(0.852 ns) + CELL(0.178 ns) = 16.128 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.495 ns) 17.151 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LCCOMB_X23_Y12_N4 1 " "Info: 37: + IC(0.528 ns) + CELL(0.495 ns) = 17.151 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.231 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LCCOMB_X23_Y12_N6 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 17.231 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.311 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LCCOMB_X23_Y12_N8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 17.311 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.391 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LCCOMB_X23_Y12_N10 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 17.391 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.471 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LCCOMB_X23_Y12_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 17.471 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 17.645 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LCCOMB_X23_Y12_N14 1 " "Info: 42: + IC(0.000 ns) + CELL(0.174 ns) = 17.645 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.725 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LCCOMB_X23_Y12_N16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 17.725 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.183 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LCCOMB_X23_Y12_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 18.183 ns; Loc. = LCCOMB_X23_Y12_N18; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 18.651 ns alu:alu\|Mux6~99 45 COMB LCCOMB_X23_Y12_N26 1 " "Info: 45: + IC(0.290 ns) + CELL(0.178 ns) = 18.651 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'alu:alu\|Mux6~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 19.122 ns alu:alu\|Add0~4903 46 COMB LCCOMB_X23_Y12_N28 1 " "Info: 46: + IC(0.293 ns) + CELL(0.178 ns) = 19.122 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|Add0~4903'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { alu:alu|Mux6~99 alu:alu|Add0~4903 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 19.594 ns alu:alu\|out\[0\]\$latch 47 REG LCCOMB_X23_Y12_N30 2 " "Info: 47: + IC(0.294 ns) + CELL(0.178 ns) = 19.594 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.931 ns ( 55.79 % ) " "Info: Total cell delay = 10.931 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.663 ns ( 44.21 % ) " "Info: Total interconnect delay = 8.663 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.594 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.594 ns" { cu:cu|op[8] {} registerforalu:b|out[4]~92 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.374ns 0.892ns 0.520ns 0.310ns 0.316ns 0.324ns 0.000ns 0.000ns 0.325ns 0.298ns 0.000ns 0.000ns 0.000ns 0.582ns 0.324ns 0.000ns 0.000ns 0.000ns 0.000ns 0.341ns 0.550ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.932ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.852ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.293ns 0.294ns } { 0.000ns 0.178ns 0.545ns 0.322ns 0.178ns 0.319ns 0.517ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.180 ns - Smallest " "Info: - Smallest clock skew is -2.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_sin destination 10.846 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_sin\" to destination register is 10.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_sin 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk_sin'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sin } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.545 ns) 2.912 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.291 ns) + CELL(0.545 ns) = 2.912 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk_sin clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 4.073 ns register:ir\|out\[0\] 3 REG LCFF_X21_Y12_N17 18 " "Info: 3: + IC(0.282 ns) + CELL(0.879 ns) = 4.073 ns; Loc. = LCFF_X21_Y12_N17; Fanout = 18; REG Node = 'register:ir\|out\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk register:ir|out[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.178 ns) 5.205 ns cu:cu\|op\[8\]~5058 4 COMB LCCOMB_X18_Y12_N18 2 " "Info: 4: + IC(0.954 ns) + CELL(0.178 ns) = 5.205 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 2; COMB Node = 'cu:cu\|op\[8\]~5058'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { register:ir|out[0] cu:cu|op[8]~5058 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 5.681 ns cu:cu\|op\[8\]~5061 5 COMB LCCOMB_X18_Y12_N28 5 " "Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 5.681 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { cu:cu|op[8]~5058 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.178 ns) 7.132 ns cu:cu\|op\[14\] 6 REG LCCOMB_X19_Y10_N22 7 " "Info: 6: + IC(1.273 ns) + CELL(0.178 ns) = 7.132 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 7; REG Node = 'cu:cu\|op\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { cu:cu|op[8]~5061 cu:cu|op[14] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 7.613 ns alu:alu\|Mux5~39 7 COMB LCCOMB_X19_Y10_N12 1 " "Info: 7: + IC(0.303 ns) + CELL(0.178 ns) = 7.613 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'alu:alu\|Mux5~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { cu:cu|op[14] alu:alu|Mux5~39 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 9.319 ns alu:alu\|Mux5~39clkctrl 8 COMB CLKCTRL_G6 9 " "Info: 8: + IC(1.706 ns) + CELL(0.000 ns) = 9.319 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'alu:alu\|Mux5~39clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.322 ns) 10.846 ns alu:alu\|out\[0\]\$latch 9 REG LCCOMB_X23_Y12_N30 2 " "Info: 9: + IC(1.205 ns) + CELL(0.322 ns) = 10.846 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.534 ns ( 32.58 % ) " "Info: Total cell delay = 3.534 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.312 ns ( 67.42 % ) " "Info: Total interconnect delay = 7.312 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.846 ns" { clk_sin clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.846 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.291ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_sin source 13.026 ns - Longest register " "Info: - Longest clock path from clock \"clk_sin\" to source register is 13.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_sin 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk_sin'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sin } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.545 ns) 2.912 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.291 ns) + CELL(0.545 ns) = 2.912 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk_sin clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.879 ns) 4.620 ns register:ir\|out\[4\] 3 REG LCFF_X19_Y12_N9 13 " "Info: 3: + IC(0.829 ns) + CELL(0.879 ns) = 4.620 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 13; REG Node = 'register:ir\|out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk register:ir|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.545 ns) 6.146 ns cu:cu\|Selector0~507 4 COMB LCCOMB_X19_Y10_N24 2 " "Info: 4: + IC(0.981 ns) + CELL(0.545 ns) = 6.146 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'cu:cu\|Selector0~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { register:ir|out[4] cu:cu|Selector0~507 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.512 ns) 8.041 ns cu:cu\|Selector12~2037 5 COMB LCCOMB_X18_Y12_N12 4 " "Info: 5: + IC(1.383 ns) + CELL(0.512 ns) = 8.041 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'cu:cu\|Selector12~2037'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { cu:cu|Selector0~507 cu:cu|Selector12~2037 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 8.889 ns cu:cu\|op\[8\]~5056 6 COMB LCCOMB_X18_Y12_N14 4 " "Info: 6: + IC(0.335 ns) + CELL(0.513 ns) = 8.889 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cu:cu|Selector12~2037 cu:cu|op[8]~5056 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 9.527 ns cu:cu\|op\[8\]~5057 7 COMB LCCOMB_X18_Y12_N16 1 " "Info: 7: + IC(0.316 ns) + CELL(0.322 ns) = 9.527 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 1; COMB Node = 'cu:cu\|op\[8\]~5057'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { cu:cu|op[8]~5056 cu:cu|op[8]~5057 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 10.147 ns cu:cu\|op\[8\]~5061 8 COMB LCCOMB_X18_Y12_N28 5 " "Info: 8: + IC(0.298 ns) + CELL(0.322 ns) = 10.147 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { cu:cu|op[8]~5057 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.000 ns) 11.666 ns cu:cu\|op\[8\]~5061clkctrl 9 COMB CLKCTRL_G7 4 " "Info: 9: + IC(1.519 ns) + CELL(0.000 ns) = 11.666 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5061clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.178 ns) 13.026 ns cu:cu\|op\[8\] 10 REG LCCOMB_X22_Y11_N22 18 " "Info: 10: + IC(1.182 ns) + CELL(0.178 ns) = 13.026 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 18; REG Node = 'cu:cu\|op\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.892 ns ( 37.56 % ) " "Info: Total cell delay = 4.892 ns ( 37.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.134 ns ( 62.44 % ) " "Info: Total interconnect delay = 8.134 ns ( 62.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.026 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.026 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.846 ns" { clk_sin clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.846 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.291ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.026 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.026 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.149 ns + " "Info: + Micro setup delay of destination is 1.149 ns" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.594 ns" { cu:cu|op[8] registerforalu:b|out[4]~92 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.594 ns" { cu:cu|op[8] {} registerforalu:b|out[4]~92 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1274 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.374ns 0.892ns 0.520ns 0.310ns 0.316ns 0.324ns 0.000ns 0.000ns 0.325ns 0.298ns 0.000ns 0.000ns 0.000ns 0.582ns 0.324ns 0.000ns 0.000ns 0.000ns 0.000ns 0.341ns 0.550ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.932ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.852ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.293ns 0.294ns } { 0.000ns 0.178ns 0.545ns 0.322ns 0.178ns 0.319ns 0.517ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.846 ns" { clk_sin clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.846 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.291ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.026 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[8]~5061clkctrl cu:cu|op[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.026 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[8]~5061clkctrl {} cu:cu|op[8] {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.519ns 1.182ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "choose 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"choose\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "composer:composer\|count_t\[2\] cu:cu\|op\[1\] choose 8.402 ns " "Info: Found hold time violation between source  pin or register \"composer:composer\|count_t\[2\]\" and destination pin or register \"cu:cu\|op\[1\]\" for clock \"choose\" (Hold time is 8.402 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.065 ns + Largest " "Info: + Largest clock skew is 10.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choose destination 13.972 ns + Longest register " "Info: + Longest clock path from clock \"choose\" to destination register is 13.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns choose 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'choose'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.178 ns) 2.467 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.213 ns) + CELL(0.178 ns) = 2.467 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { choose clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.879 ns) 4.175 ns register:ir\|out\[4\] 3 REG LCFF_X19_Y12_N9 13 " "Info: 3: + IC(0.829 ns) + CELL(0.879 ns) = 4.175 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 13; REG Node = 'register:ir\|out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk register:ir|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.545 ns) 5.701 ns cu:cu\|Selector0~507 4 COMB LCCOMB_X19_Y10_N24 2 " "Info: 4: + IC(0.981 ns) + CELL(0.545 ns) = 5.701 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'cu:cu\|Selector0~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { register:ir|out[4] cu:cu|Selector0~507 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.512 ns) 7.596 ns cu:cu\|Selector12~2037 5 COMB LCCOMB_X18_Y12_N12 4 " "Info: 5: + IC(1.383 ns) + CELL(0.512 ns) = 7.596 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'cu:cu\|Selector12~2037'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { cu:cu|Selector0~507 cu:cu|Selector12~2037 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 8.444 ns cu:cu\|op\[8\]~5056 6 COMB LCCOMB_X18_Y12_N14 4 " "Info: 6: + IC(0.335 ns) + CELL(0.513 ns) = 8.444 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cu:cu|Selector12~2037 cu:cu|op[8]~5056 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.222 ns) + CELL(0.521 ns) 12.187 ns cu:cu\|op\[1\]~5073 7 COMB LCCOMB_X18_Y12_N0 1 " "Info: 7: + IC(3.222 ns) + CELL(0.521 ns) = 12.187 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 1; COMB Node = 'cu:cu\|op\[1\]~5073'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { cu:cu|op[8]~5056 cu:cu|op[1]~5073 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.513 ns) 13.972 ns cu:cu\|op\[1\] 8 REG LCCOMB_X17_Y12_N4 2 " "Info: 8: + IC(1.272 ns) + CELL(0.513 ns) = 13.972 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 2; REG Node = 'cu:cu\|op\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.737 ns ( 33.90 % ) " "Info: Total cell delay = 4.737 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.235 ns ( 66.10 % ) " "Info: Total interconnect delay = 9.235 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.972 ns" { choose clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.972 ns" { choose {} choose~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.213ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choose source 3.907 ns - Shortest register " "Info: - Shortest clock path from clock \"choose\" to source register is 3.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns choose 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'choose'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.178 ns) 2.467 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.213 ns) + CELL(0.178 ns) = 2.467 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { choose clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.602 ns) 3.907 ns composer:composer\|count_t\[2\] 3 REG LCFF_X17_Y12_N17 19 " "Info: 3: + IC(0.838 ns) + CELL(0.602 ns) = 3.907 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'composer:composer\|count_t\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk composer:composer|count_t[2] } "NODE_NAME" } } { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 47.50 % ) " "Info: Total cell delay = 1.856 ns ( 47.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.051 ns ( 52.50 % ) " "Info: Total interconnect delay = 2.051 ns ( 52.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.907 ns" { choose clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.907 ns" { choose {} choose~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.213ns 0.838ns } { 0.000ns 1.076ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.972 ns" { choose clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.972 ns" { choose {} choose~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.213ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.907 ns" { choose clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.907 ns" { choose {} choose~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.213ns 0.838ns } { 0.000ns 1.076ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.386 ns - Shortest register register " "Info: - Shortest register to register delay is 1.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns composer:composer\|count_t\[2\] 1 REG LCFF_X17_Y12_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'composer:composer\|count_t\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { composer:composer|count_t[2] } "NODE_NAME" } } { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.512 ns) 0.917 ns cu:cu\|op\[1\]~5067 2 COMB LCCOMB_X17_Y12_N28 1 " "Info: 2: + IC(0.405 ns) + CELL(0.512 ns) = 0.917 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 1; COMB Node = 'cu:cu\|op\[1\]~5067'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 1.386 ns cu:cu\|op\[1\] 3 REG LCCOMB_X17_Y12_N4 2 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.386 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 2; REG Node = 'cu:cu\|op\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.690 ns ( 49.78 % ) " "Info: Total cell delay = 0.690 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.696 ns ( 50.22 % ) " "Info: Total interconnect delay = 0.696 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.386 ns" { composer:composer|count_t[2] {} cu:cu|op[1]~5067 {} cu:cu|op[1] {} } { 0.000ns 0.405ns 0.291ns } { 0.000ns 0.512ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.972 ns" { choose clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.972 ns" { choose {} choose~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.213ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.907 ns" { choose clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.907 ns" { choose {} choose~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.213ns 0.838ns } { 0.000ns 1.076ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.386 ns" { composer:composer|count_t[2] {} cu:cu|op[1]~5067 {} cu:cu|op[1] {} } { 0.000ns 0.405ns 0.291ns } { 0.000ns 0.512ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_con 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_con\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "composer:composer\|count_t\[2\] cu:cu\|op\[1\] clk_con 8.402 ns " "Info: Found hold time violation between source  pin or register \"composer:composer\|count_t\[2\]\" and destination pin or register \"cu:cu\|op\[1\]\" for clock \"clk_con\" (Hold time is 8.402 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.065 ns + Largest " "Info: + Largest clock skew is 10.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_con destination 14.141 ns + Longest register " "Info: + Longest clock path from clock \"clk_con\" to destination register is 14.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_con 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'clk_con'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_con } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.319 ns) 2.636 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.241 ns) + CELL(0.319 ns) = 2.636 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_con clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.879 ns) 4.344 ns register:ir\|out\[4\] 3 REG LCFF_X19_Y12_N9 13 " "Info: 3: + IC(0.829 ns) + CELL(0.879 ns) = 4.344 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 13; REG Node = 'register:ir\|out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk register:ir|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.545 ns) 5.870 ns cu:cu\|Selector0~507 4 COMB LCCOMB_X19_Y10_N24 2 " "Info: 4: + IC(0.981 ns) + CELL(0.545 ns) = 5.870 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'cu:cu\|Selector0~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { register:ir|out[4] cu:cu|Selector0~507 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.512 ns) 7.765 ns cu:cu\|Selector12~2037 5 COMB LCCOMB_X18_Y12_N12 4 " "Info: 5: + IC(1.383 ns) + CELL(0.512 ns) = 7.765 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'cu:cu\|Selector12~2037'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { cu:cu|Selector0~507 cu:cu|Selector12~2037 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 8.613 ns cu:cu\|op\[8\]~5056 6 COMB LCCOMB_X18_Y12_N14 4 " "Info: 6: + IC(0.335 ns) + CELL(0.513 ns) = 8.613 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cu:cu|Selector12~2037 cu:cu|op[8]~5056 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.222 ns) + CELL(0.521 ns) 12.356 ns cu:cu\|op\[1\]~5073 7 COMB LCCOMB_X18_Y12_N0 1 " "Info: 7: + IC(3.222 ns) + CELL(0.521 ns) = 12.356 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 1; COMB Node = 'cu:cu\|op\[1\]~5073'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { cu:cu|op[8]~5056 cu:cu|op[1]~5073 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.513 ns) 14.141 ns cu:cu\|op\[1\] 8 REG LCCOMB_X17_Y12_N4 2 " "Info: 8: + IC(1.272 ns) + CELL(0.513 ns) = 14.141 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 2; REG Node = 'cu:cu\|op\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.878 ns ( 34.50 % ) " "Info: Total cell delay = 4.878 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.263 ns ( 65.50 % ) " "Info: Total interconnect delay = 9.263 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.141 ns" { clk_con clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.141 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.241ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_con source 4.076 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_con\" to source register is 4.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_con 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'clk_con'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_con } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.319 ns) 2.636 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.241 ns) + CELL(0.319 ns) = 2.636 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_con clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.602 ns) 4.076 ns composer:composer\|count_t\[2\] 3 REG LCFF_X17_Y12_N17 19 " "Info: 3: + IC(0.838 ns) + CELL(0.602 ns) = 4.076 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'composer:composer\|count_t\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk composer:composer|count_t[2] } "NODE_NAME" } } { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.997 ns ( 48.99 % ) " "Info: Total cell delay = 1.997 ns ( 48.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 51.01 % ) " "Info: Total interconnect delay = 2.079 ns ( 51.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clk_con clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clk_con {} clk_con~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.241ns 0.838ns } { 0.000ns 1.076ns 0.319ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.141 ns" { clk_con clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.141 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.241ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clk_con clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clk_con {} clk_con~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.241ns 0.838ns } { 0.000ns 1.076ns 0.319ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.386 ns - Shortest register register " "Info: - Shortest register to register delay is 1.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns composer:composer\|count_t\[2\] 1 REG LCFF_X17_Y12_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'composer:composer\|count_t\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { composer:composer|count_t[2] } "NODE_NAME" } } { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.512 ns) 0.917 ns cu:cu\|op\[1\]~5067 2 COMB LCCOMB_X17_Y12_N28 1 " "Info: 2: + IC(0.405 ns) + CELL(0.512 ns) = 0.917 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 1; COMB Node = 'cu:cu\|op\[1\]~5067'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 1.386 ns cu:cu\|op\[1\] 3 REG LCCOMB_X17_Y12_N4 2 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.386 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 2; REG Node = 'cu:cu\|op\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.690 ns ( 49.78 % ) " "Info: Total cell delay = 0.690 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.696 ns ( 50.22 % ) " "Info: Total interconnect delay = 0.696 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.386 ns" { composer:composer|count_t[2] {} cu:cu|op[1]~5067 {} cu:cu|op[1] {} } { 0.000ns 0.405ns 0.291ns } { 0.000ns 0.512ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.141 ns" { clk_con clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.141 ns" { clk_con {} clk_con~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.241ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.319ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clk_con clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clk_con {} clk_con~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.241ns 0.838ns } { 0.000ns 1.076ns 0.319ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.386 ns" { composer:composer|count_t[2] {} cu:cu|op[1]~5067 {} cu:cu|op[1] {} } { 0.000ns 0.405ns 0.291ns } { 0.000ns 0.512ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_sin 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_sin\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "composer:composer\|count_t\[2\] cu:cu\|op\[1\] clk_sin 8.402 ns " "Info: Found hold time violation between source  pin or register \"composer:composer\|count_t\[2\]\" and destination pin or register \"cu:cu\|op\[1\]\" for clock \"clk_sin\" (Hold time is 8.402 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.065 ns + Largest " "Info: + Largest clock skew is 10.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_sin destination 14.417 ns + Longest register " "Info: + Longest clock path from clock \"clk_sin\" to destination register is 14.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_sin 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk_sin'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sin } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.545 ns) 2.912 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.291 ns) + CELL(0.545 ns) = 2.912 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk_sin clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.879 ns) 4.620 ns register:ir\|out\[4\] 3 REG LCFF_X19_Y12_N9 13 " "Info: 3: + IC(0.829 ns) + CELL(0.879 ns) = 4.620 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 13; REG Node = 'register:ir\|out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk register:ir|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.545 ns) 6.146 ns cu:cu\|Selector0~507 4 COMB LCCOMB_X19_Y10_N24 2 " "Info: 4: + IC(0.981 ns) + CELL(0.545 ns) = 6.146 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'cu:cu\|Selector0~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { register:ir|out[4] cu:cu|Selector0~507 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.512 ns) 8.041 ns cu:cu\|Selector12~2037 5 COMB LCCOMB_X18_Y12_N12 4 " "Info: 5: + IC(1.383 ns) + CELL(0.512 ns) = 8.041 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'cu:cu\|Selector12~2037'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { cu:cu|Selector0~507 cu:cu|Selector12~2037 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 8.889 ns cu:cu\|op\[8\]~5056 6 COMB LCCOMB_X18_Y12_N14 4 " "Info: 6: + IC(0.335 ns) + CELL(0.513 ns) = 8.889 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cu:cu|Selector12~2037 cu:cu|op[8]~5056 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.222 ns) + CELL(0.521 ns) 12.632 ns cu:cu\|op\[1\]~5073 7 COMB LCCOMB_X18_Y12_N0 1 " "Info: 7: + IC(3.222 ns) + CELL(0.521 ns) = 12.632 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 1; COMB Node = 'cu:cu\|op\[1\]~5073'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { cu:cu|op[8]~5056 cu:cu|op[1]~5073 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.513 ns) 14.417 ns cu:cu\|op\[1\] 8 REG LCCOMB_X17_Y12_N4 2 " "Info: 8: + IC(1.272 ns) + CELL(0.513 ns) = 14.417 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 2; REG Node = 'cu:cu\|op\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.104 ns ( 35.40 % ) " "Info: Total cell delay = 5.104 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.313 ns ( 64.60 % ) " "Info: Total interconnect delay = 9.313 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.417 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.417 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_sin source 4.352 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_sin\" to source register is 4.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_sin 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk_sin'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sin } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.545 ns) 2.912 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.291 ns) + CELL(0.545 ns) = 2.912 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk_sin clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.602 ns) 4.352 ns composer:composer\|count_t\[2\] 3 REG LCFF_X17_Y12_N17 19 " "Info: 3: + IC(0.838 ns) + CELL(0.602 ns) = 4.352 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'composer:composer\|count_t\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk composer:composer|count_t[2] } "NODE_NAME" } } { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.223 ns ( 51.08 % ) " "Info: Total cell delay = 2.223 ns ( 51.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.129 ns ( 48.92 % ) " "Info: Total interconnect delay = 2.129 ns ( 48.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { clk_sin clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.352 ns" { clk_sin {} clk_sin~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.291ns 0.838ns } { 0.000ns 1.076ns 0.545ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.417 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.417 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { clk_sin clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.352 ns" { clk_sin {} clk_sin~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.291ns 0.838ns } { 0.000ns 1.076ns 0.545ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.386 ns - Shortest register register " "Info: - Shortest register to register delay is 1.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns composer:composer\|count_t\[2\] 1 REG LCFF_X17_Y12_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'composer:composer\|count_t\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { composer:composer|count_t[2] } "NODE_NAME" } } { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.512 ns) 0.917 ns cu:cu\|op\[1\]~5067 2 COMB LCCOMB_X17_Y12_N28 1 " "Info: 2: + IC(0.405 ns) + CELL(0.512 ns) = 0.917 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 1; COMB Node = 'cu:cu\|op\[1\]~5067'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 1.386 ns cu:cu\|op\[1\] 3 REG LCCOMB_X17_Y12_N4 2 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.386 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 2; REG Node = 'cu:cu\|op\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.690 ns ( 49.78 % ) " "Info: Total cell delay = 0.690 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.696 ns ( 50.22 % ) " "Info: Total interconnect delay = 0.696 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.386 ns" { composer:composer|count_t[2] {} cu:cu|op[1]~5067 {} cu:cu|op[1] {} } { 0.000ns 0.405ns 0.291ns } { 0.000ns 0.512ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "composer.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/composer.v" 9 -1 0 } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.417 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[1]~5073 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.417 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[1]~5073 {} cu:cu|op[1] {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 3.222ns 1.272ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.521ns 0.513ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { clk_sin clk composer:composer|count_t[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.352 ns" { clk_sin {} clk_sin~combout {} clk {} composer:composer|count_t[2] {} } { 0.000ns 0.000ns 1.291ns 0.838ns } { 0.000ns 1.076ns 0.545ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { composer:composer|count_t[2] cu:cu|op[1]~5067 cu:cu|op[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.386 ns" { composer:composer|count_t[2] {} cu:cu|op[1]~5067 {} cu:cu|op[1] {} } { 0.000ns 0.405ns 0.291ns } { 0.000ns 0.512ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "alu:alu\|out\[0\]\$latch dataforram\[7\] choose 16.914 ns register " "Info: tsu for register \"alu:alu\|out\[0\]\$latch\" (data pin = \"dataforram\[7\]\", clock pin = \"choose\") is 16.914 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.166 ns + Longest pin register " "Info: + Longest pin to register delay is 26.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataforram\[7\] 1 PIN PIN_201 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'dataforram\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[7] } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns dataforram\[7\]~8 2 COMB IOC_X3_Y19_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = IOC_X3_Y19_N2; Fanout = 1; COMB Node = 'dataforram\[7\]~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { dataforram[7] dataforram[7]~8 } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.598 ns) + CELL(0.545 ns) 8.066 ns registerforalu:a\|out\[7\]~89 3 COMB LCCOMB_X21_Y11_N22 17 " "Info: 3: + IC(6.598 ns) + CELL(0.545 ns) = 8.066 ns; Loc. = LCCOMB_X21_Y11_N22; Fanout = 17; COMB Node = 'registerforalu:a\|out\[7\]~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.143 ns" { dataforram[7]~8 registerforalu:a|out[7]~89 } "NODE_NAME" } } { "registerforalu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.521 ns) 9.403 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275 4 COMB LCCOMB_X23_Y11_N0 2 " "Info: 4: + IC(0.816 ns) + CELL(0.521 ns) = 9.403 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~1275'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { registerforalu:a|out[7]~89 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 9.891 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645 5 COMB LCCOMB_X23_Y11_N4 2 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 9.891 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~645'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.319 ns) 10.526 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277 6 COMB LCCOMB_X23_Y11_N6 3 " "Info: 6: + IC(0.316 ns) + CELL(0.319 ns) = 10.526 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~1277'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.517 ns) 11.367 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LCCOMB_X23_Y11_N10 2 " "Info: 7: + IC(0.324 ns) + CELL(0.517 ns) = 11.367 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.447 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LCCOMB_X23_Y11_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 11.447 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.905 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LCCOMB_X23_Y11_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 11.905 ns; Loc. = LCCOMB_X23_Y11_N14; Fanout = 4; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.322 ns) 12.552 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280 10 COMB LCCOMB_X23_Y11_N30 3 " "Info: 10: + IC(0.325 ns) + CELL(0.322 ns) = 12.552 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~1280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.495 ns) 13.345 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13 11 COMB LCCOMB_X23_Y11_N22 2 " "Info: 11: + IC(0.298 ns) + CELL(0.495 ns) = 13.345 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.425 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LCCOMB_X23_Y11_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 13.425 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.505 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LCCOMB_X23_Y11_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 13.505 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.963 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LCCOMB_X23_Y11_N28 5 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 13.963 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 5; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.178 ns) 14.723 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284 15 COMB LCCOMB_X24_Y11_N0 3 " "Info: 15: + IC(0.582 ns) + CELL(0.178 ns) = 14.723 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~1284'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 15.542 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15 16 COMB LCCOMB_X24_Y11_N16 2 " "Info: 16: + IC(0.324 ns) + CELL(0.495 ns) = 15.542 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.622 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LCCOMB_X24_Y11_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 15.622 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.702 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LCCOMB_X24_Y11_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 15.702 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.782 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LCCOMB_X24_Y11_N22 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 15.782 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.240 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LCCOMB_X24_Y11_N24 6 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 16.240 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 6; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.319 ns) 16.900 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289 21 COMB LCCOMB_X24_Y11_N6 3 " "Info: 21: + IC(0.341 ns) + CELL(0.319 ns) = 16.900 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~1289'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.495 ns) 17.945 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LCCOMB_X25_Y11_N16 2 " "Info: 22: + IC(0.550 ns) + CELL(0.495 ns) = 17.945 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.025 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LCCOMB_X25_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 18.025 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.105 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LCCOMB_X25_Y11_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 18.105 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.185 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LCCOMB_X25_Y11_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 18.185 ns; Loc. = LCCOMB_X25_Y11_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.265 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LCCOMB_X25_Y11_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 18.265 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.723 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LCCOMB_X25_Y11_N26 7 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 18.723 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 7; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.322 ns) 19.977 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295 28 COMB LCCOMB_X24_Y12_N10 3 " "Info: 28: + IC(0.932 ns) + CELL(0.322 ns) = 19.977 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 3; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~1295'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.517 ns) 20.812 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19 29 COMB LCCOMB_X24_Y12_N18 2 " "Info: 29: + IC(0.318 ns) + CELL(0.517 ns) = 20.812 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.892 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LCCOMB_X24_Y12_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 20.892 ns; Loc. = LCCOMB_X24_Y12_N20; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.972 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LCCOMB_X24_Y12_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 20.972 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.052 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LCCOMB_X24_Y12_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 21.052 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.132 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LCCOMB_X24_Y12_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 21.132 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 2; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.212 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LCCOMB_X24_Y12_N28 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 21.212 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 21.670 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LCCOMB_X24_Y12_N30 8 " "Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 21.670 ns; Loc. = LCCOMB_X24_Y12_N30; Fanout = 8; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.178 ns) 22.700 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302 36 COMB LCCOMB_X22_Y12_N24 1 " "Info: 36: + IC(0.852 ns) + CELL(0.178 ns) = 22.700 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~1302'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.495 ns) 23.723 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LCCOMB_X23_Y12_N4 1 " "Info: 37: + IC(0.528 ns) + CELL(0.495 ns) = 23.723 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.803 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LCCOMB_X23_Y12_N6 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 23.803 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.883 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LCCOMB_X23_Y12_N8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 23.883 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.963 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LCCOMB_X23_Y12_N10 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 23.963 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.043 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LCCOMB_X23_Y12_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 24.043 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 24.217 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LCCOMB_X23_Y12_N14 1 " "Info: 42: + IC(0.000 ns) + CELL(0.174 ns) = 24.217 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.297 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LCCOMB_X23_Y12_N16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 24.297 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 24.755 ns alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LCCOMB_X23_Y12_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 24.755 ns; Loc. = LCCOMB_X23_Y12_N18; Fanout = 1; COMB Node = 'alu:alu\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 25.223 ns alu:alu\|Mux6~99 45 COMB LCCOMB_X23_Y12_N26 1 " "Info: 45: + IC(0.290 ns) + CELL(0.178 ns) = 25.223 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'alu:alu\|Mux6~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 25.694 ns alu:alu\|Add0~4903 46 COMB LCCOMB_X23_Y12_N28 1 " "Info: 46: + IC(0.293 ns) + CELL(0.178 ns) = 25.694 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|Add0~4903'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { alu:alu|Mux6~99 alu:alu|Add0~4903 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 26.166 ns alu:alu\|out\[0\]\$latch 47 REG LCCOMB_X23_Y12_N30 2 " "Info: 47: + IC(0.294 ns) + CELL(0.178 ns) = 26.166 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.875 ns ( 45.38 % ) " "Info: Total cell delay = 11.875 ns ( 45.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.291 ns ( 54.62 % ) " "Info: Total interconnect delay = 14.291 ns ( 54.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.166 ns" { dataforram[7] dataforram[7]~8 registerforalu:a|out[7]~89 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.166 ns" { dataforram[7] {} dataforram[7]~8 {} registerforalu:a|out[7]~89 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 6.598ns 0.816ns 0.310ns 0.316ns 0.324ns 0.000ns 0.000ns 0.325ns 0.298ns 0.000ns 0.000ns 0.000ns 0.582ns 0.324ns 0.000ns 0.000ns 0.000ns 0.000ns 0.341ns 0.550ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.932ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.852ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.293ns 0.294ns } { 0.000ns 0.923ns 0.545ns 0.521ns 0.178ns 0.319ns 0.517ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.149 ns + " "Info: + Micro setup delay of destination is 1.149 ns" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choose destination 10.401 ns - Shortest register " "Info: - Shortest clock path from clock \"choose\" to destination register is 10.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns choose 1 CLK PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'choose'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.178 ns) 2.467 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.213 ns) + CELL(0.178 ns) = 2.467 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { choose clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 3.628 ns register:ir\|out\[0\] 3 REG LCFF_X21_Y12_N17 18 " "Info: 3: + IC(0.282 ns) + CELL(0.879 ns) = 3.628 ns; Loc. = LCFF_X21_Y12_N17; Fanout = 18; REG Node = 'register:ir\|out\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk register:ir|out[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.178 ns) 4.760 ns cu:cu\|op\[8\]~5058 4 COMB LCCOMB_X18_Y12_N18 2 " "Info: 4: + IC(0.954 ns) + CELL(0.178 ns) = 4.760 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 2; COMB Node = 'cu:cu\|op\[8\]~5058'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { register:ir|out[0] cu:cu|op[8]~5058 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 5.236 ns cu:cu\|op\[8\]~5061 5 COMB LCCOMB_X18_Y12_N28 5 " "Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 5.236 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { cu:cu|op[8]~5058 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.178 ns) 6.687 ns cu:cu\|op\[14\] 6 REG LCCOMB_X19_Y10_N22 7 " "Info: 6: + IC(1.273 ns) + CELL(0.178 ns) = 6.687 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 7; REG Node = 'cu:cu\|op\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { cu:cu|op[8]~5061 cu:cu|op[14] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 7.168 ns alu:alu\|Mux5~39 7 COMB LCCOMB_X19_Y10_N12 1 " "Info: 7: + IC(0.303 ns) + CELL(0.178 ns) = 7.168 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'alu:alu\|Mux5~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { cu:cu|op[14] alu:alu|Mux5~39 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 8.874 ns alu:alu\|Mux5~39clkctrl 8 COMB CLKCTRL_G6 9 " "Info: 8: + IC(1.706 ns) + CELL(0.000 ns) = 8.874 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'alu:alu\|Mux5~39clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.322 ns) 10.401 ns alu:alu\|out\[0\]\$latch 9 REG LCCOMB_X23_Y12_N30 2 " "Info: 9: + IC(1.205 ns) + CELL(0.322 ns) = 10.401 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.167 ns ( 30.45 % ) " "Info: Total cell delay = 3.167 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.234 ns ( 69.55 % ) " "Info: Total interconnect delay = 7.234 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { choose clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { choose {} choose~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.213ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.166 ns" { dataforram[7] dataforram[7]~8 registerforalu:a|out[7]~89 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.166 ns" { dataforram[7] {} dataforram[7]~8 {} registerforalu:a|out[7]~89 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~1275 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~645 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~1277 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~1280 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~1284 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~1289 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~1295 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~1302 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 6.598ns 0.816ns 0.310ns 0.316ns 0.324ns 0.000ns 0.000ns 0.325ns 0.298ns 0.000ns 0.000ns 0.000ns 0.582ns 0.324ns 0.000ns 0.000ns 0.000ns 0.000ns 0.341ns 0.550ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.932ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.852ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.290ns 0.293ns 0.294ns } { 0.000ns 0.923ns 0.545ns 0.521ns 0.178ns 0.319ns 0.517ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.401 ns" { choose clk register:ir|out[0] cu:cu|op[8]~5058 cu:cu|op[8]~5061 cu:cu|op[14] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.401 ns" { choose {} choose~combout {} clk {} register:ir|out[0] {} cu:cu|op[8]~5058 {} cu:cu|op[8]~5061 {} cu:cu|op[14] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.213ns 0.282ns 0.954ns 0.298ns 1.273ns 0.303ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.178ns 0.178ns 0.178ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_sin dataforram\[7\] alu:alu\|out\[1\]_145 22.684 ns register " "Info: tco from clock \"clk_sin\" to destination pin \"dataforram\[7\]\" through register \"alu:alu\|out\[1\]_145\" is 22.684 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_sin source 15.765 ns + Longest register " "Info: + Longest clock path from clock \"clk_sin\" to source register is 15.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_sin 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk_sin'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sin } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.545 ns) 2.912 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.291 ns) + CELL(0.545 ns) = 2.912 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk_sin clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.879 ns) 4.620 ns register:ir\|out\[4\] 3 REG LCFF_X19_Y12_N9 13 " "Info: 3: + IC(0.829 ns) + CELL(0.879 ns) = 4.620 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 13; REG Node = 'register:ir\|out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk register:ir|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.545 ns) 6.146 ns cu:cu\|Selector0~507 4 COMB LCCOMB_X19_Y10_N24 2 " "Info: 4: + IC(0.981 ns) + CELL(0.545 ns) = 6.146 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'cu:cu\|Selector0~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { register:ir|out[4] cu:cu|Selector0~507 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.512 ns) 8.041 ns cu:cu\|Selector12~2037 5 COMB LCCOMB_X18_Y12_N12 4 " "Info: 5: + IC(1.383 ns) + CELL(0.512 ns) = 8.041 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'cu:cu\|Selector12~2037'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { cu:cu|Selector0~507 cu:cu|Selector12~2037 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 8.889 ns cu:cu\|op\[8\]~5056 6 COMB LCCOMB_X18_Y12_N14 4 " "Info: 6: + IC(0.335 ns) + CELL(0.513 ns) = 8.889 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cu:cu|Selector12~2037 cu:cu|op[8]~5056 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 9.527 ns cu:cu\|op\[8\]~5057 7 COMB LCCOMB_X18_Y12_N16 1 " "Info: 7: + IC(0.316 ns) + CELL(0.322 ns) = 9.527 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 1; COMB Node = 'cu:cu\|op\[8\]~5057'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { cu:cu|op[8]~5056 cu:cu|op[8]~5057 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 10.147 ns cu:cu\|op\[8\]~5061 8 COMB LCCOMB_X18_Y12_N28 5 " "Info: 8: + IC(0.298 ns) + CELL(0.322 ns) = 10.147 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { cu:cu|op[8]~5057 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.178 ns) 11.600 ns cu:cu\|op\[13\] 9 REG LCCOMB_X19_Y10_N8 14 " "Info: 9: + IC(1.275 ns) + CELL(0.178 ns) = 11.600 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 14; REG Node = 'cu:cu\|op\[13\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { cu:cu|op[8]~5061 cu:cu|op[13] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.505 ns) 12.678 ns alu:alu\|Mux5~39 10 COMB LCCOMB_X19_Y10_N12 1 " "Info: 10: + IC(0.573 ns) + CELL(0.505 ns) = 12.678 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'alu:alu\|Mux5~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { cu:cu|op[13] alu:alu|Mux5~39 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 14.384 ns alu:alu\|Mux5~39clkctrl 11 COMB CLKCTRL_G6 9 " "Info: 11: + IC(1.706 ns) + CELL(0.000 ns) = 14.384 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'alu:alu\|Mux5~39clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.178 ns) 15.765 ns alu:alu\|out\[1\]_145 12 REG LCCOMB_X21_Y13_N22 9 " "Info: 12: + IC(1.203 ns) + CELL(0.178 ns) = 15.765 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 9; REG Node = 'alu:alu\|out\[1\]_145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { alu:alu|Mux5~39clkctrl alu:alu|out[1]_145 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.575 ns ( 35.36 % ) " "Info: Total cell delay = 5.575 ns ( 35.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.190 ns ( 64.64 % ) " "Info: Total interconnect delay = 10.190 ns ( 64.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.765 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[13] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[1]_145 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.765 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[13] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[1]_145 {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.275ns 0.573ns 1.706ns 1.203ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.178ns 0.505ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.919 ns + Longest register pin " "Info: + Longest register to pin delay is 6.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:alu\|out\[1\]_145 1 REG LCCOMB_X21_Y13_N22 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 9; REG Node = 'alu:alu\|out\[1\]_145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:alu|out[1]_145 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.040 ns) + CELL(0.178 ns) 2.218 ns alu:alu\|out\[0\]~328 2 COMB LCCOMB_X10_Y12_N0 8 " "Info: 2: + IC(2.040 ns) + CELL(0.178 ns) = 2.218 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 8; COMB Node = 'alu:alu\|out\[0\]~328'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { alu:alu|out[1]_145 alu:alu|out[0]~328 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(3.137 ns) 6.919 ns dataforram\[7\] 3 PIN PIN_201 0 " "Info: 3: + IC(1.564 ns) + CELL(3.137 ns) = 6.919 ns; Loc. = PIN_201; Fanout = 0; PIN Node = 'dataforram\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.701 ns" { alu:alu|out[0]~328 dataforram[7] } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 47.91 % ) " "Info: Total cell delay = 3.315 ns ( 47.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.604 ns ( 52.09 % ) " "Info: Total interconnect delay = 3.604 ns ( 52.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.919 ns" { alu:alu|out[1]_145 alu:alu|out[0]~328 dataforram[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.919 ns" { alu:alu|out[1]_145 {} alu:alu|out[0]~328 {} dataforram[7] {} } { 0.000ns 2.040ns 1.564ns } { 0.000ns 0.178ns 3.137ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.765 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[13] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[1]_145 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.765 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[13] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[1]_145 {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.275ns 0.573ns 1.706ns 1.203ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.178ns 0.505ns 0.000ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.919 ns" { alu:alu|out[1]_145 alu:alu|out[0]~328 dataforram[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.919 ns" { alu:alu|out[1]_145 {} alu:alu|out[0]~328 {} dataforram[7] {} } { 0.000ns 2.040ns 1.564ns } { 0.000ns 0.178ns 3.137ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "dataforram\[5\] led\[37\] 13.804 ns Longest " "Info: Longest tpd from source pin \"dataforram\[5\]\" to destination pin \"led\[37\]\" is 13.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataforram\[5\] 1 PIN PIN_199 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_199; Fanout = 1; PIN Node = 'dataforram\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[5] } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns dataforram\[5\]~10 2 COMB IOC_X3_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = IOC_X3_Y19_N0; Fanout = 1; COMB Node = 'dataforram\[5\]~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { dataforram[5] dataforram[5]~10 } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.657 ns) + CELL(0.545 ns) 8.125 ns registerforalu:a\|out\[5\]~87 3 COMB LCCOMB_X21_Y11_N0 20 " "Info: 3: + IC(6.657 ns) + CELL(0.545 ns) = 8.125 ns; Loc. = LCCOMB_X21_Y11_N0; Fanout = 20; COMB Node = 'registerforalu:a\|out\[5\]~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.202 ns" { dataforram[5]~10 registerforalu:a|out[5]~87 } "NODE_NAME" } } { "registerforalu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.789 ns) + CELL(2.890 ns) 13.804 ns led\[37\] 4 PIN PIN_30 0 " "Info: 4: + IC(2.789 ns) + CELL(2.890 ns) = 13.804 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'led\[37\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { registerforalu:a|out[5]~87 led[37] } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.358 ns ( 31.57 % ) " "Info: Total cell delay = 4.358 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.446 ns ( 68.43 % ) " "Info: Total interconnect delay = 9.446 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.804 ns" { dataforram[5] dataforram[5]~10 registerforalu:a|out[5]~87 led[37] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.804 ns" { dataforram[5] {} dataforram[5]~10 {} registerforalu:a|out[5]~87 {} led[37] {} } { 0.000ns 0.000ns 6.657ns 2.789ns } { 0.000ns 0.923ns 0.545ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "alu:alu\|out\[0\]\$latch dataforram\[0\] clk_sin 5.892 ns register " "Info: th for register \"alu:alu\|out\[0\]\$latch\" (data pin = \"dataforram\[0\]\", clock pin = \"clk_sin\") is 5.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_sin destination 15.911 ns + Longest register " "Info: + Longest clock path from clock \"clk_sin\" to destination register is 15.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns clk_sin 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk_sin'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sin } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.545 ns) 2.912 ns clk 2 COMB LCCOMB_X21_Y12_N28 10 " "Info: 2: + IC(1.291 ns) + CELL(0.545 ns) = 2.912 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 10; COMB Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk_sin clk } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.879 ns) 4.620 ns register:ir\|out\[4\] 3 REG LCFF_X19_Y12_N9 13 " "Info: 3: + IC(0.829 ns) + CELL(0.879 ns) = 4.620 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 13; REG Node = 'register:ir\|out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk register:ir|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/register.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.545 ns) 6.146 ns cu:cu\|Selector0~507 4 COMB LCCOMB_X19_Y10_N24 2 " "Info: 4: + IC(0.981 ns) + CELL(0.545 ns) = 6.146 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'cu:cu\|Selector0~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { register:ir|out[4] cu:cu|Selector0~507 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.512 ns) 8.041 ns cu:cu\|Selector12~2037 5 COMB LCCOMB_X18_Y12_N12 4 " "Info: 5: + IC(1.383 ns) + CELL(0.512 ns) = 8.041 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 4; COMB Node = 'cu:cu\|Selector12~2037'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { cu:cu|Selector0~507 cu:cu|Selector12~2037 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 8.889 ns cu:cu\|op\[8\]~5056 6 COMB LCCOMB_X18_Y12_N14 4 " "Info: 6: + IC(0.335 ns) + CELL(0.513 ns) = 8.889 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 4; COMB Node = 'cu:cu\|op\[8\]~5056'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cu:cu|Selector12~2037 cu:cu|op[8]~5056 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 9.527 ns cu:cu\|op\[8\]~5057 7 COMB LCCOMB_X18_Y12_N16 1 " "Info: 7: + IC(0.316 ns) + CELL(0.322 ns) = 9.527 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 1; COMB Node = 'cu:cu\|op\[8\]~5057'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { cu:cu|op[8]~5056 cu:cu|op[8]~5057 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 10.147 ns cu:cu\|op\[8\]~5061 8 COMB LCCOMB_X18_Y12_N28 5 " "Info: 8: + IC(0.298 ns) + CELL(0.322 ns) = 10.147 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 5; COMB Node = 'cu:cu\|op\[8\]~5061'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { cu:cu|op[8]~5057 cu:cu|op[8]~5061 } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.178 ns) 11.600 ns cu:cu\|op\[13\] 9 REG LCCOMB_X19_Y10_N8 14 " "Info: 9: + IC(1.275 ns) + CELL(0.178 ns) = 11.600 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 14; REG Node = 'cu:cu\|op\[13\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { cu:cu|op[8]~5061 cu:cu|op[13] } "NODE_NAME" } } { "cu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.505 ns) 12.678 ns alu:alu\|Mux5~39 10 COMB LCCOMB_X19_Y10_N12 1 " "Info: 10: + IC(0.573 ns) + CELL(0.505 ns) = 12.678 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'alu:alu\|Mux5~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { cu:cu|op[13] alu:alu|Mux5~39 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 14.384 ns alu:alu\|Mux5~39clkctrl 11 COMB CLKCTRL_G6 9 " "Info: 11: + IC(1.706 ns) + CELL(0.000 ns) = 14.384 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'alu:alu\|Mux5~39clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.322 ns) 15.911 ns alu:alu\|out\[0\]\$latch 12 REG LCCOMB_X23_Y12_N30 2 " "Info: 12: + IC(1.205 ns) + CELL(0.322 ns) = 15.911 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.719 ns ( 35.94 % ) " "Info: Total cell delay = 5.719 ns ( 35.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.192 ns ( 64.06 % ) " "Info: Total interconnect delay = 10.192 ns ( 64.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.911 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[13] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.911 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[13] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.275ns 0.573ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.178ns 0.505ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.019 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataforram\[0\] 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'dataforram\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataforram[0] } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns dataforram\[0\]~15 2 COMB IOC_X9_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X9_Y19_N0; Fanout = 1; COMB Node = 'dataforram\[0\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { dataforram[0] dataforram[0]~15 } "NODE_NAME" } } { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.169 ns) + CELL(0.521 ns) 7.603 ns registerforalu:a\|out\[0\]~82 3 COMB LCCOMB_X22_Y15_N22 23 " "Info: 3: + IC(6.169 ns) + CELL(0.521 ns) = 7.603 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 23; COMB Node = 'registerforalu:a\|out\[0\]~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { dataforram[0]~15 registerforalu:a|out[0]~82 } "NODE_NAME" } } { "registerforalu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.544 ns) 9.076 ns alu:alu\|Mux6~99 4 COMB LCCOMB_X23_Y12_N26 1 " "Info: 4: + IC(0.929 ns) + CELL(0.544 ns) = 9.076 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'alu:alu\|Mux6~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { registerforalu:a|out[0]~82 alu:alu|Mux6~99 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.547 ns alu:alu\|Add0~4903 5 COMB LCCOMB_X23_Y12_N28 1 " "Info: 5: + IC(0.293 ns) + CELL(0.178 ns) = 9.547 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 1; COMB Node = 'alu:alu\|Add0~4903'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { alu:alu|Mux6~99 alu:alu|Add0~4903 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 10.019 ns alu:alu\|out\[0\]\$latch 6 REG LCCOMB_X23_Y12_N30 2 " "Info: 6: + IC(0.294 ns) + CELL(0.178 ns) = 10.019 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; REG Node = 'alu:alu\|out\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo_hard/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 23.30 % ) " "Info: Total cell delay = 2.334 ns ( 23.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.685 ns ( 76.70 % ) " "Info: Total interconnect delay = 7.685 ns ( 76.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.019 ns" { dataforram[0] dataforram[0]~15 registerforalu:a|out[0]~82 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.019 ns" { dataforram[0] {} dataforram[0]~15 {} registerforalu:a|out[0]~82 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 6.169ns 0.929ns 0.293ns 0.294ns } { 0.000ns 0.913ns 0.521ns 0.544ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.911 ns" { clk_sin clk register:ir|out[4] cu:cu|Selector0~507 cu:cu|Selector12~2037 cu:cu|op[8]~5056 cu:cu|op[8]~5057 cu:cu|op[8]~5061 cu:cu|op[13] alu:alu|Mux5~39 alu:alu|Mux5~39clkctrl alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.911 ns" { clk_sin {} clk_sin~combout {} clk {} register:ir|out[4] {} cu:cu|Selector0~507 {} cu:cu|Selector12~2037 {} cu:cu|op[8]~5056 {} cu:cu|op[8]~5057 {} cu:cu|op[8]~5061 {} cu:cu|op[13] {} alu:alu|Mux5~39 {} alu:alu|Mux5~39clkctrl {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 1.291ns 0.829ns 0.981ns 1.383ns 0.335ns 0.316ns 0.298ns 1.275ns 0.573ns 1.706ns 1.205ns } { 0.000ns 1.076ns 0.545ns 0.879ns 0.545ns 0.512ns 0.513ns 0.322ns 0.322ns 0.178ns 0.505ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.019 ns" { dataforram[0] dataforram[0]~15 registerforalu:a|out[0]~82 alu:alu|Mux6~99 alu:alu|Add0~4903 alu:alu|out[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.019 ns" { dataforram[0] {} dataforram[0]~15 {} registerforalu:a|out[0]~82 {} alu:alu|Mux6~99 {} alu:alu|Add0~4903 {} alu:alu|out[0]$latch {} } { 0.000ns 0.000ns 6.169ns 0.929ns 0.293ns 0.294ns } { 0.000ns 0.913ns 0.521ns 0.544ns 0.178ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 10:33:36 2017 " "Info: Processing ended: Tue Nov 21 10:33:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Info: Quartus II Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 10:52:20 2017 " "Info: Processing started: Tue Nov 21 10:52:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp test_1 -c test_1 --netlist_type=sgate " "Info: Command: quartus_rpp test_1 -c test_1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 10:52:21 2017 " "Info: Processing ended: Tue Nov 21 10:52:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
