[
    {
        "BriefDescription": "X87 Floating point assists (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF7",
        "EventName": "FP_ASSIST.ALL",
        "PEBS": "1",
        "SampleAfterValue": "20000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "X87 Floating poiint assists for invalid input value (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF7",
        "EventName": "FP_ASSIST.INPUT",
        "PEBS": "1",
        "SampleAfterValue": "20000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "X87 Floating point assists for invalid output value (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF7",
        "EventName": "FP_ASSIST.OUTPUT",
        "PEBS": "1",
        "SampleAfterValue": "20000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "MMX Uops",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x10",
        "EventName": "FP_COMP_OPS_EXE.MMX",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "SSE2 integer Uops",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x10",
        "EventName": "FP_COMP_OPS_EXE.SSE2_INTEGER",
        "SampleAfterValue": "2000000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "SSE* FP double precision Uops",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x10",
        "EventName": "FP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION",
        "SampleAfterValue": "2000000",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "SSE and SSE2 FP Uops",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x10",
        "EventName": "FP_COMP_OPS_EXE.SSE_FP",
        "SampleAfterValue": "2000000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "SSE FP packed Uops",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x10",
        "EventName": "FP_COMP_OPS_EXE.SSE_FP_PACKED",
        "SampleAfterValue": "2000000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "SSE FP scalar Uops",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x10",
        "EventName": "FP_COMP_OPS_EXE.SSE_FP_SCALAR",
        "SampleAfterValue": "2000000",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "SSE* FP single precision Uops",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x10",
        "EventName": "FP_COMP_OPS_EXE.SSE_SINGLE_PRECISION",
        "SampleAfterValue": "2000000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "Computational floating-point operations executed",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x10",
        "EventName": "FP_COMP_OPS_EXE.X87",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "All Floating Point to and from MMX transitions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCC",
        "EventName": "FP_MMX_TRANS.ANY",
        "SampleAfterValue": "2000000",
        "UMask": "0x3"
    },
    {
        "BriefDescription": "Transitions from MMX to Floating Point instructions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCC",
        "EventName": "FP_MMX_TRANS.TO_FP",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Transitions from Floating Point to MMX instructions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCC",
        "EventName": "FP_MMX_TRANS.TO_MMX",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "128 bit SIMD integer pack operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x12",
        "EventName": "SIMD_INT_128.PACK",
        "SampleAfterValue": "200000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "128 bit SIMD integer arithmetic operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x12",
        "EventName": "SIMD_INT_128.PACKED_ARITH",
        "SampleAfterValue": "200000",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "128 bit SIMD integer logical operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x12",
        "EventName": "SIMD_INT_128.PACKED_LOGICAL",
        "SampleAfterValue": "200000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "128 bit SIMD integer multiply operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x12",
        "EventName": "SIMD_INT_128.PACKED_MPY",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "128 bit SIMD integer shift operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x12",
        "EventName": "SIMD_INT_128.PACKED_SHIFT",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "128 bit SIMD integer shuffle/move operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x12",
        "EventName": "SIMD_INT_128.SHUFFLE_MOVE",
        "SampleAfterValue": "200000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "128 bit SIMD integer unpack operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x12",
        "EventName": "SIMD_INT_128.UNPACK",
        "SampleAfterValue": "200000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "SIMD integer 64 bit pack operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xFD",
        "EventName": "SIMD_INT_64.PACK",
        "SampleAfterValue": "200000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "SIMD integer 64 bit arithmetic operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xFD",
        "EventName": "SIMD_INT_64.PACKED_ARITH",
        "SampleAfterValue": "200000",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "SIMD integer 64 bit logical operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xFD",
        "EventName": "SIMD_INT_64.PACKED_LOGICAL",
        "SampleAfterValue": "200000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "SIMD integer 64 bit packed multiply operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xFD",
        "EventName": "SIMD_INT_64.PACKED_MPY",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "SIMD integer 64 bit shift operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xFD",
        "EventName": "SIMD_INT_64.PACKED_SHIFT",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "SIMD integer 64 bit shuffle/move operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xFD",
        "EventName": "SIMD_INT_64.SHUFFLE_MOVE",
        "SampleAfterValue": "200000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "SIMD integer 64 bit unpack operations",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xFD",
        "EventName": "SIMD_INT_64.UNPACK",
        "SampleAfterValue": "200000",
        "UMask": "0x8"
    }
]
