digraph "sc_core::sc_in&lt; sc_dt::sc_logic &gt;"
{
  edge [fontname="FreeSans",fontsize="10",labelfontname="FreeSans",labelfontsize="10"];
  node [fontname="FreeSans",fontsize="10",shape=record];
  Node0 [label="sc_core::sc_in\< sc\l_dt::sc_logic \>",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node1 -> Node0 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node1 [label="sc_core::sc_port\< sc\l_signal_in_if\< sc_dt\l::sc_logic \>, 1, SC_ONE\l_OR_MORE_BOUND \>",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$a01224.html"];
  Node2 -> Node1 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node2 [label="sc_core::sc_port_b\l\< sc_signal_in_if\< sc\l_dt::sc_logic \> \>",height=0.2,width=0.4,color="red", fillcolor="white", style="filled",URL="$a01220.html"];
  Node0 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="FreeSans"];
  Node5 [label="sc_core::sc_in_resolved",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$a01320.html"];
}
