{"vcs1":{"timestamp_begin":1740919905.270401527, "rt":3.56, "ut":3.33, "st":0.18}}
{"vcselab":{"timestamp_begin":1740919908.909760078, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1740919909.157150154, "rt":0.29, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740919904.961564742}
{"VCS_COMP_START_TIME": 1740919904.961564742}
{"VCS_COMP_END_TIME": 1740919909.510384600}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 346208}}
{"vcselab": {"peak_mem": 158216}}
