# Design: Design T41 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work T41 -2002  $dsn/src/T41.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/T41.vhd
# Compile Entity "T41"
# Compile Architecture "T41" of Entity "T41"
# A feature of VHDL 2008 has been detected. Use the -2008 argument of the vcom command.
# Error: COMP96_0018: T41.vhd : (33, 2): Identifier expected.
# Error: COMP96_0019: T41.vhd : (98, 6): Keyword 'case' expected.
# Error: COMP96_0015: T41.vhd : (100, 16): ';' expected.
# Error: COMP96_0019: T41.vhd : (100, 59): Keyword 'end' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work T41 -2002  $dsn/src/T41.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/T41.vhd
# Compile Entity "T41"
# Compile Architecture "T41" of Entity "T41"
# A feature of VHDL 2008 has been detected. Use the -2008 argument of the vcom command.
# Error: COMP96_0019: T41.vhd : (98, 6): Keyword 'case' expected.
# Error: COMP96_0015: T41.vhd : (100, 16): ';' expected.
# Error: COMP96_0019: T41.vhd : (100, 59): Keyword 'end' expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work T41 -2002  $dsn/src/T41.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/T41.vhd
# Compile Entity "T41"
# Compile Architecture "T41" of Entity "T41"
# Error: COMP96_0078: T41.vhd : (52, 16): Unknown identifier "curren_state".
# Error: COMP96_0348: T41.vhd : (52, 16): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: T41.vhd : (59, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (59, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (66, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (66, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (73, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (73, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (80, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (80, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (87, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (87, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (94, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (94, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (101, 21): Unknown identifier "current_stat".
# Error: COMP96_0078: T41.vhd : (101, 43): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (101, 43): Cannot find object declaration.
# Error: COMP96_0133: T41.vhd : (101, 21): Cannot find object declaration.
# Error: COMP96_0077: T41.vhd : (101, 20): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 19 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work T41 -2002  $dsn/src/T41.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/T41.vhd
# Compile Entity "T41"
# Compile Architecture "T41" of Entity "T41"
# Error: COMP96_0078: T41.vhd : (59, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (59, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (66, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (66, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (73, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (73, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (80, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (80, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (87, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (87, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (94, 5): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (94, 5): Cannot find object declaration.
# Error: COMP96_0078: T41.vhd : (101, 21): Unknown identifier "current_stat".
# Error: COMP96_0078: T41.vhd : (101, 43): Unknown identifier "next_stat".
# Error: COMP96_0133: T41.vhd : (101, 43): Cannot find object declaration.
# Error: COMP96_0133: T41.vhd : (101, 21): Cannot find object declaration.
# Error: COMP96_0077: T41.vhd : (101, 20): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 17 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work T41 -2002  $dsn/src/T41.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/T41.vhd
# Compile Entity "T41"
# Compile Architecture "T41" of Entity "T41"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work T41 -2002  $dsn/src/T41.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/T41.vhd
# Compile Entity "T41"
# Compile Architecture "T41" of Entity "T41"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work T41 -2002  $dsn/src/TestBench/t41_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/TestBench/t41_TB.vhd
# Compile Entity "t41_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t41_tb"
# Error: COMP96_0085: TestBench/t41_TB.vhd : (54, 12): Time expression expected.
# Compile Configuration "TESTBENCH_FOR_t41"
# Error: COMP96_0209: TestBench/t41_TB.vhd : (63, 6): Unknown architecture name used in configuration declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work T41 -2002  $dsn/src/TestBench/t41_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/TestBench/t41_TB.vhd
# Compile Entity "t41_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t41_tb"
# Error: COMP96_0085: TestBench/t41_TB.vhd : (54, 12): Time expression expected.
# Compile Configuration "TESTBENCH_FOR_t41"
# Error: COMP96_0209: TestBench/t41_TB.vhd : (63, 6): Unknown architecture name used in configuration declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work T41 -2002  $dsn/src/TestBench/t41_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/TestBench/t41_TB.vhd
# Compile Entity "t41_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t41_tb"
# Compile Configuration "TESTBENCH_FOR_t41"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work T41 -2002  $dsn/src/TestBench/t41_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/TestBench/t41_TB.vhd
# Compile Entity "t41_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t41_tb"
# Compile Configuration "TESTBENCH_FOR_t41"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T41.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/T41.vhd
# Compile Entity "T41"
# Compile Architecture "T41" of Entity "T41"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\t41_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/TestBench/t41_TB.vhd
# Compile Entity "t41_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t41_tb"
# Compile Configuration "TESTBENCH_FOR_t41"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_t41 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6433 kB (elbread=427 elab2=5867 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System_Digital\T41\T41\src\wave.asdb
#  6:04 PM, Wednesday, May 25, 2022
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg x
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t41_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t41 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System_Digital/T41/T41/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# 1 object(s) traced.
# 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_t41 testbench_for_t41
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6433 kB (elbread=427 elab2=5867 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System_Digital\T41\T41\src\wave.asdb
#  6:08 PM, Wednesday, May 25, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/System_Digital/T41/T41/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\T41.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/T41.vhd
# Compile Entity "T41"
# Compile Architecture "T41" of Entity "T41"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\t41_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T41/T41/src/TestBench/t41_TB.vhd
# Compile Entity "t41_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t41_tb"
# Compile Configuration "TESTBENCH_FOR_t41"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_t41 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6433 kB (elbread=427 elab2=5867 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System_Digital\T41\T41\src\wave.asdb
#  6:08 PM, Wednesday, May 25, 2022
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg x
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t41_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t41 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System_Digital/T41/T41/src/wave.asdb'.
# 1 object(s) traced.
# 1 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# Waveform file 'E:/_Project/System_Digital/T41/T41/src/untitled.awc' connected to 'E:/_Project/System_Digital/T41/T41/src/untitled.asdb'.
# Adding file E:\_Project\System_Digital\T41\T41\src\untitled.asdb ... Done
# Adding file E:\_Project\System_Digital\T41\T41\src\untitled.awc ... Done
