module C_LOGIC
#(
    parameter MAX_CNT = 4
)
(
    input clk,rst,
    output reg [] c_signal
);
endmodule
