# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../proyectoVHDL.srcs/sources_1/new/i2cSlave.v" \
"../../../../proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" \
"../../../../proyectoVHDL.srcs/sources_1/new/registerInterface.v" \
"../../../../proyectoVHDL.srcs/sources_1/new/serialInterface.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
