# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cv06_final.srcs/sources_1/imports/Downloads/jerabst1_trezorKoder.vhd" \

# Do not sort compile order
nosort
