{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701372971930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701372971931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:36:11 2023 " "Processing started: Thu Nov 30 16:36:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701372971931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372971931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372971931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701372972090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701372972090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Jogo " "Found entity 1: Jogo" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 02 - Circuitos Sequenciais/FPGA/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372975711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372975711 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "premio Verilog1.v(151) " "Verilog HDL error at Verilog1.v(151): object \"premio\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 02 - Circuitos Sequenciais/FPGA/Verilog1.v" 151 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701372975712 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "premio Verilog1.v(155) " "Verilog HDL error at Verilog1.v(155): object \"premio\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 02 - Circuitos Sequenciais/FPGA/Verilog1.v" 155 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701372975712 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "premio Verilog1.v(159) " "Verilog HDL error at Verilog1.v(159): object \"premio\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 02 - Circuitos Sequenciais/FPGA/Verilog1.v" 159 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701372975712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701372975752 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 16:36:15 2023 " "Processing ended: Thu Nov 30 16:36:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701372975752 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701372975752 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701372975752 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372975752 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372976366 ""}
