<session jtag_chain="Disabled" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="9"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2025-07-10 22:47:20  #0">
      <clock name="rtile_pcie_inst|coreclkout_hip" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="64" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[0]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[1]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[2]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[3]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[4]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[5]" tap_mode="classic" type="unknown"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="bsv_top|rtileAdapter|rxCreditCPLD_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditCPLH_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditNPD_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditNPH_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditPD_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditPH_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditCPLD_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditCPLH_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditNPD_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditNPH_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditPD_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditPH_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[0]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[1]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[2]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[3]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[4]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[5]" tap_mode="classic" type="unknown"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="bsv_top|rtileAdapter|rxCreditCPLD_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditCPLH_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditNPD_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditNPH_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditPD_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|rxCreditPH_stateReg.100" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditCPLD_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditCPLH_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditNPD_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditNPH_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditPD_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="bsv_top|rtileAdapter|txCreditPH_stateReg.11" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[0]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[1]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[2]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[3]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[4]" tap_mode="classic" type="unknown"/>
          <wire name="rtile_pcie_inst|p0_ltssm_state_delay_o[5]" tap_mode="classic" type="unknown"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node async_clock_name="" is_async="true" is_selected="false" level-0="alt_or" name="rtile_pcie_inst|p0_ltssm_state_delay_o[5..0]" order="msb_to_lsb" pwr_level-0="alt_or" pwr_storage-0="alt_or" pwr_storage-1="alt_or" pwr_storage-2="alt_or" state="expand" type="unknown">
            <node async_clock_name="" data_index="17" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node async_clock_name="" data_index="16" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="rtile_pcie_inst|p0_ltssm_state_delay_o[4]" pwr_level-0="high" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node async_clock_name="" data_index="15" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node async_clock_name="" data_index="14" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node async_clock_name="" data_index="13" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="1" type="unknown"/>
            <node async_clock_name="" data_index="12" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="rtile_pcie_inst|p0_ltssm_state_delay_o[0]" pwr_level-0="high" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="0" type="unknown"/>
          </node>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="11" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditPH_stateReg.11" storage_index="11" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="6" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditCPLD_stateReg.11" storage_index="6" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="7" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditCPLH_stateReg.11" storage_index="7" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="8" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditNPD_stateReg.11" storage_index="8" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="9" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditNPH_stateReg.11" storage_index="9" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="10" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditPD_stateReg.11" storage_index="10" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="0" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditCPLD_stateReg.100" storage_index="0" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="1" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditCPLH_stateReg.100" storage_index="1" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="2" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditNPD_stateReg.100" storage_index="2" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="3" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditNPH_stateReg.100" storage_index="3" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="4" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditPD_stateReg.100" storage_index="4" tap_mode="classic" type="unknown"/>
          <node async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="5" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditPH_stateReg.100" storage_index="5" tap_mode="classic" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <bus async_clock_name="" is_async="true" is_selected="false" level-0="alt_or" name="rtile_pcie_inst|p0_ltssm_state_delay_o[5..0]" order="msb_to_lsb" pwr_level-0="alt_or" pwr_storage-0="alt_or" pwr_storage-1="alt_or" pwr_storage-2="alt_or" state="expand" type="unknown">
            <net async_clock_name="" data_index="17" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net async_clock_name="" data_index="16" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="rtile_pcie_inst|p0_ltssm_state_delay_o[4]" pwr_level-0="high" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net async_clock_name="" data_index="15" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net async_clock_name="" data_index="14" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net async_clock_name="" data_index="13" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net async_clock_name="" data_index="12" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="rtile_pcie_inst|p0_ltssm_state_delay_o[0]" pwr_level-0="high" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="11" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditPH_stateReg.11" storage_index="11" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="6" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditCPLD_stateReg.11" storage_index="6" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="7" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditCPLH_stateReg.11" storage_index="7" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="8" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditNPD_stateReg.11" storage_index="8" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="9" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditNPH_stateReg.11" storage_index="9" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="10" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditPD_stateReg.11" storage_index="10" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="0" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditCPLD_stateReg.100" storage_index="0" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="1" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditCPLH_stateReg.100" storage_index="1" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="2" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditNPD_stateReg.100" storage_index="2" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="3" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditNPH_stateReg.100" storage_index="3" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="4" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditPD_stateReg.100" storage_index="4" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="5" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditPH_stateReg.100" storage_index="5" tap_mode="classic" type="unknown"/>
        </data_view>
        <setup_view>
          <bus async_clock_name="" is_async="true" is_selected="false" level-0="alt_or" name="rtile_pcie_inst|p0_ltssm_state_delay_o[5..0]" order="msb_to_lsb" pwr_level-0="alt_or" pwr_storage-0="alt_or" pwr_storage-1="alt_or" pwr_storage-2="alt_or" state="expand" type="unknown">
            <net async_clock_name="" data_index="17" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net async_clock_name="" data_index="16" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="rtile_pcie_inst|p0_ltssm_state_delay_o[4]" pwr_level-0="high" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net async_clock_name="" data_index="15" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net async_clock_name="" data_index="14" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net async_clock_name="" data_index="13" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="rtile_pcie_inst|p0_ltssm_state_delay_o[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net async_clock_name="" data_index="12" dni_checkpoint="elaborated" dni_object_type="port" duplicate_name_allowed="false" is_async="true" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="rtile_pcie_inst|p0_ltssm_state_delay_o[0]" pwr_level-0="high" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="11" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditPH_stateReg.11" storage_index="11" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="6" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditCPLD_stateReg.11" storage_index="6" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="7" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditCPLH_stateReg.11" storage_index="7" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="8" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditNPD_stateReg.11" storage_index="8" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="9" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditNPH_stateReg.11" storage_index="9" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="10" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|txCreditPD_stateReg.11" storage_index="10" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="0" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditCPLD_stateReg.100" storage_index="0" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="1" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditCPLH_stateReg.100" storage_index="1" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="2" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditNPD_stateReg.100" storage_index="2" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="3" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditNPH_stateReg.100" storage_index="3" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="4" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditPD_stateReg.100" storage_index="4" tap_mode="classic" type="unknown"/>
          <net async_clock_name="rtile_pcie_inst|coreclkout_hip" data_index="5" dni_checkpoint="elaborated" dni_object_type="instance" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="bsv_top|rtileAdapter|rxCreditPH_stateReg.100" storage_index="5" tap_mode="classic" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2025-07-10 22:47:20  #1" position="pre" power_up_trigger_mode="true" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'rtile_pcie_inst|p0_ltssm_state_delay_o[0]' == high &amp;&amp; 'rtile_pcie_inst|p0_ltssm_state_delay_o[4]' == high
            <power_up enabled="yes">'rtile_pcie_inst|p0_ltssm_state_delay_o[0]' == high &amp;&amp; 'rtile_pcie_inst|p0_ltssm_state_delay_o[4]' == high
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111
            <pwr_up_transitional>111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="connection widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="connection widget size" size="2" value="398,236"/>
    <multi attribute="frame size" size="2" value="1534,886"/>
  </global_info>
</session>
