/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.9.0
Hash     : 3b11cf5
Date     : Nov 17 2023
Type     : Engineering
Log Time   : Fri Nov 17 07:15:49 2023 GMT
#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: z_out[36].z[15] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[15] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322661 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928554 L4 length:4 (91,2)->(91,5))                             0.119     1.164
| (CHANX:2083801 L1 length:1 (91,3)->(91,3))                             0.061     1.225
| (CHANY:2924025 L4 length:3 (90,3)->(90,1))                             0.119     1.344
| (CHANX:2063546 L1 length:1 (91,0)->(91,0))                             0.061     1.405
| (CHANY:2928494 L4 length:3 (91,1)->(91,3))                             0.119     1.524
| (CHANX:2070321 L1 length:1 (91,1)->(91,1))                             0.061     1.585
| (IPIN:260798 side: (TOP,) (91,1))                                      0.101     1.686
| (intra 'io' routing)                                                   0.733     2.419
out:z_out[15].outpad[0] (.output at (91,1))                              0.000     2.419
data arrival time                                                                  2.419

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.419
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.419


#Path 2
Startpoint: z_out[36].z[11] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[11] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322657 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2076907 L4 length:4 (91,2)->(88,2))                             0.119     1.164
| (CHANY:2915226 L1 length:1 (88,3)->(88,3))                             0.061     1.225
| (CHANX:2083613 L1 length:1 (88,3)->(88,3))                             0.061     1.286
| (CHANY:2910665 L4 length:3 (87,3)->(87,1))                             0.119     1.405
| (CHANX:2070162 L4 length:4 (88,1)->(91,1))                             0.119     1.524
| (IPIN:260831 side: (TOP,) (91,1))                                      0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[11].outpad[0] (.output at (91,1))                              0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 3
Startpoint: z_out[36].z[10] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[10] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322656 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2076889 L4 length:4 (91,2)->(88,2))                             0.119     1.164
| (CHANX:2076993 L1 length:1 (90,2)->(90,2))                             0.061     1.225
| (CHANY:2919543 L4 length:2 (89,2)->(89,1))                             0.119     1.344
| (CHANX:2063512 L4 length:4 (90,0)->(93,0))                             0.119     1.463
| (CHANY:2928354 L1 length:1 (91,1)->(91,1))                             0.061     1.524
| (IPIN:260855 side: (RIGHT,) (91,1))                                    0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[10].outpad[0] (.output at (91,1))                              0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 4
Startpoint: z_out[36].z[20] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[20] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322666 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928517 L1 length:1 (91,2)->(91,2))                             0.061     1.106
| (CHANX:2070149 L4 length:4 (91,1)->(88,1))                             0.119     1.225
| (CHANY:2923989 L4 length:1 (90,1)->(90,1))                             0.119     1.344
| (CHANX:2063574 L4 length:4 (91,0)->(94,0))                             0.119     1.463
| (CHANY:2928346 L1 length:1 (91,1)->(91,1))                             0.061     1.524
| (IPIN:260851 side: (RIGHT,) (91,1))                                    0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[20].outpad[0] (.output at (91,1))                              0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 5
Startpoint: z_out[36].z[27] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[27] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322679 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083802 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANY:2928686 L4 length:4 (91,4)->(91,7))                             0.119     1.225
| (CHANX:2090563 L1 length:1 (91,4)->(91,4))                             0.061     1.286
| (CHANY:2923987 L4 length:4 (90,4)->(90,1))                             0.119     1.405
| (CHANX:2070338 L4 length:4 (91,1)->(94,1))                             0.119     1.524
| (IPIN:260812 side: (TOP,) (91,1))                                      0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[27].outpad[0] (.output at (91,1))                              0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 6
Startpoint: z_out[36].z[18] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[18] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322664 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928560 L4 length:4 (91,2)->(91,5))                             0.119     1.164
| (CHANX:2077128 L1 length:1 (92,2)->(92,2))                             0.061     1.225
| (CHANY:2932967 L1 length:1 (92,2)->(92,2))                             0.061     1.286
| (CHANX:2070211 L4 length:4 (92,1)->(89,1))                             0.119     1.405
| (CHANY:2928413 L4 length:1 (91,1)->(91,1))                             0.119     1.524
| (IPIN:260852 side: (RIGHT,) (91,1))                                    0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[18].outpad[0] (.output at (91,1))                              0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 7
Startpoint: z_out[36].z[32] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[32] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322684 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083653 L4 length:4 (91,3)->(88,3))                             0.119     1.164
| (CHANY:2915113 L4 length:3 (88,3)->(88,1))                             0.119     1.283
| (CHANX:2063361 L1 length:1 (88,0)->(88,0))                             0.061     1.344
| (CHANY:2910558 L1 length:1 (87,1)->(87,1))                             0.061     1.405
| (CHANX:2070150 L4 length:4 (88,1)->(91,1))                             0.119     1.524
| (IPIN:260807 side: (TOP,) (91,1))                                      0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[32].outpad[0] (.output at (91,1))                              0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 8
Startpoint: z_out[36].z[16] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[16] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322662 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928471 L4 length:2 (91,2)->(91,1))                             0.119     1.164
| (CHANY:2928349 L1 length:1 (91,1)->(91,1))                             0.061     1.225
| (CHANX:2063405 L4 length:4 (91,0)->(88,0))                             0.119     1.344
| (CHANY:2923964 L4 length:4 (90,1)->(90,4))                             0.119     1.463
| (CHANX:2070322 L1 length:1 (91,1)->(91,1))                             0.061     1.524
| (IPIN:260799 side: (TOP,) (91,1))                                      0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[16].outpad[0] (.output at (91,1))                              0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 9
Startpoint: z_out[36].z[2] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[2] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322648 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2076905 L4 length:4 (91,2)->(88,2))                             0.119     1.164
| (CHANY:2919599 L4 length:2 (89,2)->(89,1))                             0.119     1.283
| (CHANX:2063504 L1 length:1 (90,0)->(90,0))                             0.061     1.344
| (CHANY:2924024 L4 length:2 (90,1)->(90,2))                             0.119     1.463
| (CHANX:2070304 L1 length:1 (91,1)->(91,1))                             0.061     1.524
| (IPIN:260806 side: (TOP,) (91,1))                                      0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[2].outpad[0] (.output at (91,1))                               0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 10
Startpoint: z_out[36].z[33] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[33] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322685 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083815 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANY:2924196 L1 length:1 (90,4)->(90,4))                             0.061     1.167
| (CHANX:2090503 L1 length:1 (90,4)->(90,4))                             0.061     1.228
| (CHANY:2919523 L4 length:4 (89,4)->(89,1))                             0.119     1.347
| (CHANX:2070262 L4 length:4 (90,1)->(93,1))                             0.119     1.466
| (IPIN:260797 side: (TOP,) (91,1))                                      0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[33].outpad[0] (.output at (91,1))                              0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 11
Startpoint: z_out[36].z[12] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[12] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322658 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928501 L1 length:1 (91,2)->(91,2))                             0.061     1.106
| (CHANX:2070293 L1 length:1 (91,1)->(91,1))                             0.061     1.167
| (CHANY:2924037 L4 length:1 (90,1)->(90,1))                             0.119     1.286
| (CHANX:2063558 L1 length:1 (91,0)->(91,0))                             0.061     1.347
| (CHANY:2928482 L4 length:1 (91,1)->(91,1))                             0.119     1.466
| (IPIN:260847 side: (RIGHT,) (91,1))                                    0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[12].outpad[0] (.output at (91,1))                              0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 12
Startpoint: z_out[36].z[21] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[21] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322667 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928534 L4 length:4 (91,2)->(91,5))                             0.119     1.164
| (CHANX:2077051 L1 length:1 (91,2)->(91,2))                             0.061     1.225
| (CHANY:2924015 L4 length:2 (90,2)->(90,1))                             0.119     1.344
| (CHANX:2070294 L1 length:1 (91,1)->(91,1))                             0.061     1.405
| (CHANY:2928341 L1 length:1 (91,1)->(91,1))                             0.061     1.466
| (IPIN:260832 side: (RIGHT,) (91,1))                                    0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[21].outpad[0] (.output at (91,1))                              0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 13
Startpoint: z_out[36].z[35] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[35] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322687 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083819 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANY:2923953 L4 length:3 (90,3)->(90,1))                             0.119     1.225
| (CHANX:2063481 L1 length:1 (90,0)->(90,0))                             0.061     1.286
| (CHANY:2919446 L1 length:1 (89,1)->(89,1))                             0.061     1.347
| (CHANX:2070286 L4 length:4 (90,1)->(93,1))                             0.119     1.466
| (IPIN:260789 side: (TOP,) (91,1))                                      0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[35].outpad[0] (.output at (91,1))                              0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 14
Startpoint: z_out[36].z[30] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[30] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322682 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083809 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANY:2924190 L1 length:1 (90,4)->(90,4))                             0.061     1.167
| (CHANX:2090598 L4 length:4 (91,4)->(94,4))                             0.119     1.286
| (CHANY:2928467 L4 length:4 (91,4)->(91,1))                             0.119     1.405
| (CHANX:2070299 L1 length:1 (91,1)->(91,1))                             0.061     1.466
| (IPIN:260819 side: (TOP,) (91,1))                                      0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[30].outpad[0] (.output at (91,1))                              0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 15
Startpoint: z_out[36].z[19] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[19] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322665 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928514 L1 length:1 (91,2)->(91,2))                             0.061     1.106
| (CHANX:2077154 L4 length:4 (92,2)->(95,2))                             0.119     1.225
| (CHANY:2941775 L4 length:2 (94,2)->(94,1))                             0.119     1.344
| (CHANX:2070335 L4 length:4 (94,1)->(91,1))                             0.119     1.463
| (IPIN:260815 side: (TOP,) (91,1))                                      0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[19].outpad[0] (.output at (91,1))                              0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 16
Startpoint: z_out[36].z[28] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[28] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322680 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083661 L4 length:4 (91,3)->(88,3))                             0.119     1.164
| (CHANX:2083679 L1 length:1 (89,3)->(89,3))                             0.061     1.225
| (CHANY:2915105 L4 length:3 (88,3)->(88,1))                             0.119     1.344
| (CHANX:2070220 L4 length:4 (89,1)->(92,1))                             0.119     1.463
| (IPIN:260794 side: (TOP,) (91,1))                                      0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[28].outpad[0] (.output at (91,1))                              0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 17
Startpoint: z_out[36].z[29] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[29] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322681 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083838 L4 length:4 (91,3)->(94,3))                             0.119     1.164
| (CHANY:2937281 L4 length:3 (93,3)->(93,1))                             0.119     1.283
| (CHANY:2937403 L1 length:1 (93,2)->(93,2))                             0.061     1.344
| (CHANX:2070287 L4 length:4 (93,1)->(90,1))                             0.119     1.463
| (IPIN:260830 side: (TOP,) (91,1))                                      0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[29].outpad[0] (.output at (91,1))                              0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 18
Startpoint: z_out[36].z[17] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[17] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322663 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928558 L4 length:4 (91,2)->(91,5))                             0.119     1.164
| (CHANX:2077122 L1 length:1 (92,2)->(92,2))                             0.061     1.225
| (CHANY:2932961 L1 length:1 (92,2)->(92,2))                             0.061     1.286
| (CHANX:2070217 L4 length:4 (92,1)->(89,1))                             0.119     1.405
| (IPIN:260825 side: (TOP,) (91,1))                                      0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[17].outpad[0] (.output at (91,1))                              0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 19
Startpoint: z_out[36].z[4] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[4] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322650 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2077084 L4 length:4 (91,2)->(94,2))                             0.119     1.164
| (CHANY:2932975 L1 length:1 (92,2)->(92,2))                             0.061     1.225
| (CHANX:2070203 L4 length:4 (92,1)->(89,1))                             0.119     1.344
| (CHANX:2070311 L1 length:1 (91,1)->(91,1))                             0.061     1.405
| (IPIN:260809 side: (TOP,) (91,1))                                      0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[4].outpad[0] (.output at (91,1))                               0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 20
Startpoint: z_out[36].z[1] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[1] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322647 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2077047 L1 length:1 (91,2)->(91,2))                             0.061     1.106
| (CHANY:2924031 L4 length:2 (90,2)->(90,1))                             0.119     1.225
| (CHANX:2063552 L1 length:1 (91,0)->(91,0))                             0.061     1.286
| (CHANY:2928488 L4 length:2 (91,1)->(91,2))                             0.119     1.405
| (IPIN:260850 side: (RIGHT,) (91,1))                                    0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[1].outpad[0] (.output at (91,1))                               0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 21
Startpoint: z_out[36].z[0] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[0] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322646 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2077076 L4 length:4 (91,2)->(94,2))                             0.119     1.164
| (CHANY:2933014 L1 length:1 (92,3)->(92,3))                             0.061     1.225
| (CHANX:2083865 L1 length:1 (92,3)->(92,3))                             0.061     1.286
| (CHANY:2928473 L4 length:3 (91,3)->(91,1))                             0.119     1.405
| (IPIN:260842 side: (RIGHT,) (91,1))                                    0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[0].outpad[0] (.output at (91,1))                               0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 22
Startpoint: z_out[36].z[24] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[24] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322676 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083796 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANY:2928497 L4 length:3 (91,3)->(91,1))                             0.119     1.225
| (CHANY:2928527 L1 length:1 (91,2)->(91,2))                             0.061     1.286
| (CHANX:2070139 L4 length:4 (91,1)->(88,1))                             0.119     1.405
| (IPIN:260820 side: (TOP,) (91,1))                                      0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[24].outpad[0] (.output at (91,1))                              0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 23
Startpoint: z_out[36].z[9] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[9] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322655 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2077078 L4 length:4 (91,2)->(94,2))                             0.119     1.164
| (CHANY:2937407 L1 length:1 (93,2)->(93,2))                             0.061     1.225
| (CHANX:2070283 L4 length:4 (93,1)->(90,1))                             0.119     1.344
| (CHANX:2070297 L1 length:1 (91,1)->(91,1))                             0.061     1.405
| (IPIN:260802 side: (TOP,) (91,1))                                      0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[9].outpad[0] (.output at (91,1))                               0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 24
Startpoint: z_out[36].z[23] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[23] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322669 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928399 L4 length:2 (91,2)->(91,1))                             0.119     1.164
| (CHANX:2063547 L1 length:1 (91,0)->(91,0))                             0.061     1.225
| (CHANY:2923896 L1 length:1 (90,1)->(90,1))                             0.061     1.286
| (CHANX:2070348 L4 length:4 (91,1)->(94,1))                             0.119     1.405
| (IPIN:260808 side: (TOP,) (91,1))                                      0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[23].outpad[0] (.output at (91,1))                              0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 25
Startpoint: z_out[36].z[26] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[26] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322678 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083848 L4 length:4 (91,3)->(94,3))                             0.119     1.164
| (CHANY:2941793 L4 length:3 (94,3)->(94,1))                             0.119     1.283
| (CHANX:2070349 L4 length:4 (94,1)->(91,1))                             0.119     1.402
| (IPIN:260787 side: (TOP,) (91,1))                                      0.101     1.503
| (intra 'io' routing)                                                   0.733     2.236
out:z_out[26].outpad[0] (.output at (91,1))                              0.000     2.236
data arrival time                                                                  2.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.236


#Path 26
Startpoint: z_out[36].z[31] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[31] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322683 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083842 L4 length:4 (91,3)->(94,3))                             0.119     1.164
| (CHANY:2941769 L4 length:3 (94,3)->(94,1))                             0.119     1.283
| (CHANX:2070331 L4 length:4 (94,1)->(91,1))                             0.119     1.402
| (IPIN:260823 side: (TOP,) (91,1))                                      0.101     1.503
| (intra 'io' routing)                                                   0.733     2.236
out:z_out[31].outpad[0] (.output at (91,1))                              0.000     2.236
data arrival time                                                                  2.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.236


#Path 27
Startpoint: z_out[36].z[25] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[25] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322677 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083799 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANY:2924033 L4 length:3 (90,3)->(90,1))                             0.119     1.225
| (CHANX:2070308 L1 length:1 (91,1)->(91,1))                             0.061     1.286
| (CHANY:2928355 L1 length:1 (91,1)->(91,1))                             0.061     1.347
| (IPIN:260839 side: (RIGHT,) (91,1))                                    0.101     1.448
| (intra 'io' routing)                                                   0.733     2.181
out:z_out[25].outpad[0] (.output at (91,1))                              0.000     2.181
data arrival time                                                                  2.181

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.181
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.181


#Path 28
Startpoint: z_out[36].z[37] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[37] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322689 side: (RIGHT,) (91,3))                                    0.000     1.045
| (CHANY:2928567 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANX:2077112 L1 length:1 (92,2)->(92,2))                             0.061     1.167
| (CHANY:2932951 L1 length:1 (92,2)->(92,2))                             0.061     1.228
| (CHANX:2070227 L4 length:4 (92,1)->(89,1))                             0.119     1.347
| (IPIN:260821 side: (TOP,) (91,1))                                      0.101     1.448
| (intra 'io' routing)                                                   0.733     2.181
out:z_out[37].outpad[0] (.output at (91,1))                              0.000     2.181
data arrival time                                                                  2.181

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.181
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.181


#Path 29
Startpoint: z_out[36].z[36] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[36] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322688 side: (RIGHT,) (91,3))                                    0.000     1.045
| (CHANY:2928565 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANX:2077045 L1 length:1 (91,2)->(91,2))                             0.061     1.167
| (CHANY:2924039 L4 length:2 (90,2)->(90,1))                             0.119     1.286
| (CHANX:2070312 L1 length:1 (91,1)->(91,1))                             0.061     1.347
| (IPIN:260826 side: (TOP,) (91,1))                                      0.101     1.448
| (intra 'io' routing)                                                   0.733     2.181
out:z_out[36].outpad[0] (.output at (91,1))                              0.000     2.181
data arrival time                                                                  2.181

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.181
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.181


#Path 30
Startpoint: z_out[36].z[34] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[34] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322686 side: (TOP,) (91,3))                                      0.000     1.045
| (CHANX:2083817 L1 length:1 (91,3)->(91,3))                             0.061     1.106
| (CHANY:2923961 L4 length:3 (90,3)->(90,1))                             0.119     1.225
| (CHANX:2070318 L1 length:1 (91,1)->(91,1))                             0.061     1.286
| (CHANY:2928365 L1 length:1 (91,1)->(91,1))                             0.061     1.347
| (IPIN:260844 side: (RIGHT,) (91,1))                                    0.101     1.448
| (intra 'io' routing)                                                   0.733     2.181
out:z_out[34].outpad[0] (.output at (91,1))                              0.000     2.181
data arrival time                                                                  2.181

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.181
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.181


#Path 31
Startpoint: z_out[36].z[7] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[7] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322653 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2076915 L4 length:4 (91,2)->(88,2))                             0.119     1.164
| (CHANY:2915187 L1 length:1 (88,2)->(88,2))                             0.061     1.225
| (CHANX:2070196 L4 length:4 (89,1)->(92,1))                             0.119     1.344
| (IPIN:260810 side: (TOP,) (91,1))                                      0.101     1.445
| (intra 'io' routing)                                                   0.733     2.178
out:z_out[7].outpad[0] (.output at (91,1))                               0.000     2.178
data arrival time                                                                  2.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.178


#Path 32
Startpoint: z_out[36].z[5] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[5] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322651 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2077102 L4 length:4 (91,2)->(94,2))                             0.119     1.164
| (CHANY:2932965 L1 length:1 (92,2)->(92,2))                             0.061     1.225
| (CHANX:2070213 L4 length:4 (92,1)->(89,1))                             0.119     1.344
| (IPIN:260817 side: (TOP,) (91,1))                                      0.101     1.445
| (intra 'io' routing)                                                   0.733     2.178
out:z_out[5].outpad[0] (.output at (91,1))                               0.000     2.178
data arrival time                                                                  2.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.178


#Path 33
Startpoint: z_out[36].z[3] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[3] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322649 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2077098 L4 length:4 (91,2)->(94,2))                             0.119     1.164
| (CHANY:2928503 L1 length:1 (91,2)->(91,2))                             0.061     1.225
| (CHANX:2070163 L4 length:4 (91,1)->(88,1))                             0.119     1.344
| (IPIN:260796 side: (TOP,) (91,1))                                      0.101     1.445
| (intra 'io' routing)                                                   0.733     2.178
out:z_out[3].outpad[0] (.output at (91,1))                               0.000     2.178
data arrival time                                                                  2.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.178


#Path 34
Startpoint: z_out[36].z[6] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[6] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322652 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2077056 L1 length:1 (91,2)->(91,2))                             0.061     1.106
| (CHANY:2928511 L1 length:1 (91,2)->(91,2))                             0.061     1.167
| (CHANX:2070155 L4 length:4 (91,1)->(88,1))                             0.119     1.286
| (IPIN:260828 side: (TOP,) (91,1))                                      0.101     1.387
| (intra 'io' routing)                                                   0.733     2.120
out:z_out[6].outpad[0] (.output at (91,1))                               0.000     2.120
data arrival time                                                                  2.120

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.120
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.120


#Path 35
Startpoint: z_out[36].z[8] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[8] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322654 side: (TOP,) (91,2))                                      0.000     1.045
| (CHANX:2077060 L1 length:1 (91,2)->(91,2))                             0.061     1.106
| (CHANY:2928515 L1 length:1 (91,2)->(91,2))                             0.061     1.167
| (CHANX:2070151 L4 length:4 (91,1)->(88,1))                             0.119     1.286
| (IPIN:260804 side: (TOP,) (91,1))                                      0.101     1.387
| (intra 'io' routing)                                                   0.733     2.120
out:z_out[8].outpad[0] (.output at (91,1))                               0.000     2.120
data arrival time                                                                  2.120

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.120
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.120


#Path 36
Startpoint: z_out[36].z[22] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[22] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322668 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928455 L4 length:2 (91,2)->(91,1))                             0.119     1.164
| (CHANY:2928485 L4 length:1 (91,1)->(91,1))                             0.119     1.283
| (IPIN:260840 side: (RIGHT,) (91,1))                                    0.101     1.384
| (intra 'io' routing)                                                   0.733     2.117
out:z_out[22].outpad[0] (.output at (91,1))                              0.000     2.117
data arrival time                                                                  2.117

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.117
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.117


#Path 37
Startpoint: z_out[36].z[14] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[14] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322660 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928505 L1 length:1 (91,2)->(91,2))                             0.061     1.106
| (CHANX:2070161 L4 length:4 (91,1)->(88,1))                             0.119     1.225
| (IPIN:260800 side: (TOP,) (91,1))                                      0.101     1.326
| (intra 'io' routing)                                                   0.733     2.059
out:z_out[14].outpad[0] (.output at (91,1))                              0.000     2.059
data arrival time                                                                  2.059

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.059
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.059


#Path 38
Startpoint: z_out[36].z[13] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTACC_REGOUT' Tcq_max)                            0.151     1.045
z_out[36].z[13] (RS_DSP_MULTACC_REGOUT at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:322659 side: (RIGHT,) (91,2))                                    0.000     1.045
| (CHANY:2928383 L4 length:2 (91,2)->(91,1))                             0.119     1.164
| (IPIN:260845 side: (RIGHT,) (91,1))                                    0.101     1.265
| (intra 'io' routing)                                                   0.733     1.998
out:z_out[13].outpad[0] (.output at (91,1))                              0.000     1.998
data arrival time                                                                  1.998

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -1.998
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.998


#Path 39
Startpoint: a[2].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[2] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[2].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260655 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070323 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2924080 L1 length:1 (90,2)->(90,2))                             0.061     1.016
| (CHANX:2077011 L1 length:1 (90,2)->(90,2))                             0.061     1.077
| (CHANY:2919696 L1 length:1 (89,3)->(89,3))                             0.061     1.138
| (CHANX:2083764 L4 length:4 (90,3)->(93,3))                             0.119     1.257
| (CHANY:2933017 L1 length:1 (92,3)->(92,3))                             0.061     1.318
| (CHANX:2076977 L4 length:4 (92,2)->(89,2))                             0.119     1.437
| (IPIN:322725 side: (TOP,) (91,2))                                      0.101     1.538
| (intra 'dsp' routing)                                                  0.000     1.538
z_out[36].a[2] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.538
data arrival time                                                                  1.538

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.538
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.718


#Path 40
Startpoint: b[14].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[14] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[14].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260673 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070295 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2924052 L1 length:1 (90,2)->(90,2))                             0.061     1.016
| (CHANX:2076983 L1 length:1 (90,2)->(90,2))                             0.061     1.077
| (CHANY:2919668 L1 length:1 (89,3)->(89,3))                             0.061     1.138
| (CHANX:2083671 L1 length:1 (89,3)->(89,3))                             0.061     1.199
| (CHANY:2915284 L1 length:1 (88,4)->(88,4))                             0.061     1.260
| (CHANX:2090480 L4 length:4 (89,4)->(92,4))                             0.119     1.379
| (IPIN:322872 side: (TOP,) (91,4))                                      0.101     1.480
| (intra 'dsp' routing)                                                  0.000     1.480
z_out[36].b[14] (RS_DSP_MULTACC_REGOUT at (91,2))                       -0.000     1.480
data arrival time                                                                  1.480

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.480
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.655


#Path 41
Startpoint: b[11].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[11] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[11].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260680 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070309 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2924066 L1 length:1 (90,2)->(90,2))                             0.061     1.016
| (CHANX:2076997 L1 length:1 (90,2)->(90,2))                             0.061     1.077
| (CHANY:2919682 L1 length:1 (89,3)->(89,3))                             0.061     1.138
| (CHANX:2083685 L1 length:1 (89,3)->(89,3))                             0.061     1.199
| (CHANY:2915298 L1 length:1 (88,4)->(88,4))                             0.061     1.260
| (CHANX:2090466 L4 length:4 (89,4)->(92,4))                             0.119     1.379
| (IPIN:322868 side: (TOP,) (91,4))                                      0.101     1.480
| (intra 'dsp' routing)                                                  0.000     1.480
z_out[36].b[11] (RS_DSP_MULTACC_REGOUT at (91,2))                       -0.000     1.480
data arrival time                                                                  1.480

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.480
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.655


#Path 42
Startpoint: a[5].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[5] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[5].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260687 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070354 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANX:2070382 L1 length:1 (92,1)->(92,1))                             0.061     1.074
| (CHANY:2932986 L4 length:4 (92,2)->(92,5))                             0.119     1.193
| (CHANX:2083881 L1 length:1 (92,3)->(92,3))                             0.061     1.254
| (CHANY:2928409 L4 length:3 (91,3)->(91,1))                             0.119     1.373
| (IPIN:322827 side: (RIGHT,) (91,3))                                    0.101     1.474
| (intra 'dsp' routing)                                                  0.000     1.474
z_out[36].a[5] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.474
data arrival time                                                                  1.474

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.474
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.654


#Path 43
Startpoint: a[4].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[4] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[4].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260641 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070135 L4 length:4 (91,1)->(88,1))                             0.119     1.013
| (CHANY:2919612 L1 length:1 (89,2)->(89,2))                             0.061     1.074
| (CHANX:2076927 L1 length:1 (89,2)->(89,2))                             0.061     1.135
| (CHANY:2915228 L1 length:1 (88,3)->(88,3))                             0.061     1.196
| (CHANX:2083720 L4 length:4 (89,3)->(92,3))                             0.119     1.315
| (IPIN:322802 side: (TOP,) (91,3))                                      0.101     1.416
| (intra 'dsp' routing)                                                  0.000     1.416
z_out[36].a[4] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.416
data arrival time                                                                  1.416

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.416
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.596


#Path 44
Startpoint: a[17].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[17] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[17].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260644 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070332 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2928524 L1 length:1 (91,2)->(91,2))                             0.061     1.074
| (CHANX:2077071 L1 length:1 (91,2)->(91,2))                             0.061     1.135
| (CHANY:2924140 L1 length:1 (90,3)->(90,3))                             0.061     1.196
| (CHANX:2083832 L4 length:4 (91,3)->(94,3))                             0.119     1.315
| (IPIN:322808 side: (TOP,) (91,3))                                      0.101     1.416
| (intra 'dsp' routing)                                                  0.000     1.416
z_out[36].a[17] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.416
data arrival time                                                                  1.416

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.416
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.596


#Path 45
Startpoint: b[4].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[4] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[4].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260692 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070301 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2924058 L1 length:1 (90,2)->(90,2))                             0.061     1.016
| (CHANX:2076989 L1 length:1 (90,2)->(90,2))                             0.061     1.077
| (CHANY:2919674 L1 length:1 (89,3)->(89,3))                             0.061     1.138
| (CHANX:2083786 L4 length:4 (90,3)->(93,3))                             0.119     1.257
| (CHANX:2083798 L1 length:1 (91,3)->(91,3))                             0.061     1.318
| (IPIN:322801 side: (TOP,) (91,3))                                      0.101     1.419
| (intra 'dsp' routing)                                                  0.000     1.419
z_out[36].b[4] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.419
data arrival time                                                                  1.419

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.419
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.594


#Path 46
Startpoint: a[11].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[11] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[11].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260657 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070342 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2933004 L4 length:4 (92,2)->(92,5))                             0.119     1.132
| (CHANX:2090625 L1 length:1 (92,4)->(92,4))                             0.061     1.193
| (CHANY:2928443 L4 length:4 (91,4)->(91,1))                             0.119     1.312
| (IPIN:322897 side: (RIGHT,) (91,4))                                    0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[36].a[11] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 47
Startpoint: a[10].inpad[0] (.input at (90,1) clocked by clk)
Endpoint  : z_out[36].a[10] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[10].inpad[0] (.input at (90,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:257811 side: (TOP,) (90,1))                                      0.000     0.894
| (CHANX:2070235 L1 length:1 (90,1)->(90,1))                             0.061     0.955
| (CHANY:2919565 L4 length:1 (89,1)->(89,1))                             0.119     1.074
| (CHANX:2063534 L4 length:4 (90,0)->(93,0))                             0.119     1.193
| (CHANY:2928420 L4 length:4 (91,1)->(91,4))                             0.119     1.312
| (IPIN:322900 side: (RIGHT,) (91,4))                                    0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[36].a[10] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 48
Startpoint: a[1].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[1] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[1].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260707 side: (RIGHT,) (91,1))                                    0.000     0.894
| (CHANY:2928466 L4 length:1 (91,1)->(91,1))                             0.119     1.013
| (CHANX:2070157 L4 length:4 (91,1)->(88,1))                             0.119     1.132
| (CHANY:2915168 L1 length:1 (88,2)->(88,2))                             0.061     1.193
| (CHANX:2076964 L4 length:4 (89,2)->(92,2))                             0.119     1.312
| (IPIN:322742 side: (TOP,) (91,2))                                      0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[36].a[1] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 49
Startpoint: a[18].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[18] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[18].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260685 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070334 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2932980 L4 length:4 (92,2)->(92,5))                             0.119     1.132
| (CHANX:2083863 L1 length:1 (92,3)->(92,3))                             0.061     1.193
| (CHANY:2928481 L4 length:3 (91,3)->(91,1))                             0.119     1.312
| (IPIN:322831 side: (RIGHT,) (91,3))                                    0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[36].a[18] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 50
Startpoint: a[13].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[13] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[13].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260698 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070344 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2933010 L4 length:4 (92,2)->(92,5))                             0.119     1.132
| (CHANX:2097365 L1 length:1 (92,5)->(92,5))                             0.061     1.193
| (CHANY:2928561 L4 length:4 (91,5)->(91,2))                             0.119     1.312
| (IPIN:322898 side: (RIGHT,) (91,4))                                    0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[36].a[13] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 51
Startpoint: a[19].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[19] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[19].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260693 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070350 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2932805 L1 length:1 (92,1)->(92,1))                             0.061     1.074
| (CHANX:2063461 L4 length:4 (92,0)->(89,0))                             0.119     1.193
| (CHANY:2928388 L4 length:4 (91,1)->(91,4))                             0.119     1.312
| (IPIN:322829 side: (RIGHT,) (91,3))                                    0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[36].a[19] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 52
Startpoint: b[15].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[15] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[15].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260668 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070316 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2928363 L1 length:1 (91,1)->(91,1))                             0.061     1.016
| (CHANX:2063628 L1 length:1 (92,0)->(92,0))                             0.061     1.077
| (CHANY:2932924 L4 length:4 (92,1)->(92,4))                             0.119     1.196
| (CHANX:2090481 L4 length:4 (92,4)->(89,4))                             0.119     1.315
| (IPIN:322855 side: (TOP,) (91,4))                                      0.101     1.416
| (intra 'dsp' routing)                                                  0.000     1.416
z_out[36].b[15] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.416
data arrival time                                                                  1.416

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.416
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.591


#Path 53
Startpoint: a[12].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[36].a[12] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[12].inpad[0] (.input at (92,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:263585 side: (RIGHT,) (92,1))                                    0.000     0.894
| (CHANY:2932942 L4 length:3 (92,1)->(92,3))                             0.119     1.013
| (CHANX:2083861 L1 length:1 (92,3)->(92,3))                             0.061     1.074
| (CHANY:2928690 L4 length:4 (91,4)->(91,7))                             0.119     1.193
| (CHANX:2090575 L1 length:1 (91,4)->(91,4))                             0.061     1.254
| (IPIN:322867 side: (TOP,) (91,4))                                      0.101     1.355
| (intra 'dsp' routing)                                                  0.000     1.355
z_out[36].a[12] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.355
data arrival time                                                                  1.355

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.355
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.535


#Path 54
Startpoint: b[6].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[6] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[6].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260647 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070307 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2924064 L1 length:1 (90,2)->(90,2))                             0.061     1.016
| (CHANX:2076995 L1 length:1 (90,2)->(90,2))                             0.061     1.077
| (CHANY:2919680 L1 length:1 (89,3)->(89,3))                             0.061     1.138
| (CHANX:2083780 L4 length:4 (90,3)->(93,3))                             0.119     1.257
| (IPIN:322809 side: (TOP,) (91,3))                                      0.101     1.358
| (intra 'dsp' routing)                                                  0.000     1.358
z_out[36].b[6] (RS_DSP_MULTACC_REGOUT at (91,2))                        -0.000     1.358
data arrival time                                                                  1.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.533


#Path 55
Startpoint: a[14].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[14] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[14].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260662 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070145 L4 length:4 (91,1)->(88,1))                             0.119     1.013
| (CHANY:2910750 L4 length:4 (87,2)->(87,5))                             0.119     1.132
| (CHANX:2090390 L4 length:4 (88,4)->(91,4))                             0.119     1.251
| (IPIN:322877 side: (TOP,) (91,4))                                      0.101     1.352
| (intra 'dsp' routing)                                                  0.000     1.352
z_out[36].a[14] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.352
data arrival time                                                                  1.352

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.532


#Path 56
Startpoint: a[8].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[8] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[8].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260709 side: (RIGHT,) (91,1))                                    0.000     0.894
| (CHANY:2928438 L4 length:3 (91,1)->(91,3))                             0.119     1.013
| (CHANY:2928616 L4 length:4 (91,3)->(91,6))                             0.119     1.132
| (CHANX:2090419 L4 length:4 (91,4)->(88,4))                             0.119     1.251
| (IPIN:322858 side: (TOP,) (91,4))                                      0.101     1.352
| (intra 'dsp' routing)                                                  0.000     1.352
z_out[36].a[8] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.352
data arrival time                                                                  1.352

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.532


#Path 57
Startpoint: b[16].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[16] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[16].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260682 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070137 L4 length:4 (91,1)->(88,1))                             0.119     1.013
| (CHANY:2923905 L1 length:1 (90,1)->(90,1))                             0.061     1.074
| (CHANX:2063554 L1 length:1 (91,0)->(91,0))                             0.061     1.135
| (CHANY:2928486 L4 length:3 (91,1)->(91,3))                             0.119     1.254
| (IPIN:322846 side: (RIGHT,) (91,3))                                    0.101     1.355
| (intra 'dsp' routing)                                                  0.000     1.355
z_out[36].b[16] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.355
data arrival time                                                                  1.355

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.355
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.530


#Path 58
Startpoint: b[13].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[36].b[13] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[13].inpad[0] (.input at (92,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:263525 side: (TOP,) (92,1))                                      0.000     0.894
| (CHANX:2070366 L1 length:1 (92,1)->(92,1))                             0.061     0.955
| (CHANY:2932797 L1 length:1 (92,1)->(92,1))                             0.061     1.016
| (CHANX:2063469 L4 length:4 (92,0)->(89,0))                             0.119     1.135
| (CHANY:2928412 L4 length:4 (91,1)->(91,4))                             0.119     1.254
| (IPIN:322896 side: (RIGHT,) (91,4))                                    0.101     1.355
| (intra 'dsp' routing)                                                  0.000     1.355
z_out[36].b[13] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.355
data arrival time                                                                  1.355

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.355
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.530


#Path 59
Startpoint: b[10].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[36].b[10] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[10].inpad[0] (.input at (92,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:263551 side: (TOP,) (92,1))                                      0.000     0.894
| (CHANX:2070402 L4 length:4 (92,1)->(95,1))                             0.119     1.013
| (CHANY:2937440 L4 length:4 (93,2)->(93,5))                             0.119     1.132
| (CHANX:2090525 L4 length:4 (93,4)->(90,4))                             0.119     1.251
| (IPIN:322856 side: (TOP,) (91,4))                                      0.101     1.352
| (intra 'dsp' routing)                                                  0.000     1.352
z_out[36].b[10] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.352
data arrival time                                                                  1.352

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.527


#Path 60
Startpoint: b[9].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[9] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[9].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260671 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070147 L4 length:4 (91,1)->(88,1))                             0.119     1.013
| (CHANY:2919648 L4 length:4 (89,2)->(89,5))                             0.119     1.132
| (CHANX:2090524 L4 length:4 (90,4)->(93,4))                             0.119     1.251
| (IPIN:322871 side: (TOP,) (91,4))                                      0.101     1.352
| (intra 'dsp' routing)                                                  0.000     1.352
z_out[36].b[9] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.352
data arrival time                                                                  1.352

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.527


#Path 61
Startpoint: b[8].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[8] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[8].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260640 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070340 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2932998 L4 length:4 (92,2)->(92,5))                             0.119     1.132
| (CHANX:2090479 L4 length:4 (92,4)->(89,4))                             0.119     1.251
| (IPIN:322859 side: (TOP,) (91,4))                                      0.101     1.352
| (intra 'dsp' routing)                                                  0.000     1.352
z_out[36].b[8] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.352
data arrival time                                                                  1.352

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.527


#Path 62
Startpoint: a[15].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[36].a[15] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[15].inpad[0] (.input at (92,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:263576 side: (TOP,) (92,1))                                      0.000     0.894
| (CHANX:2070372 L1 length:1 (92,1)->(92,1))                             0.061     0.955
| (CHANY:2932996 L4 length:4 (92,2)->(92,5))                             0.119     1.074
| (CHANX:2090473 L4 length:4 (92,4)->(89,4))                             0.119     1.193
| (IPIN:322863 side: (TOP,) (91,4))                                      0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[36].a[15] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.474


#Path 63
Startpoint: b[3].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[36].b[3] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[3].inpad[0] (.input at (92,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:263536 side: (TOP,) (92,1))                                      0.000     0.894
| (CHANX:2070197 L4 length:4 (92,1)->(89,1))                             0.119     1.013
| (CHANY:2919608 L1 length:1 (89,2)->(89,2))                             0.061     1.074
| (CHANX:2077036 L4 length:4 (90,2)->(93,2))                             0.119     1.193
| (IPIN:322741 side: (TOP,) (91,2))                                      0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[36].b[3] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.469


#Path 64
Startpoint: b[17].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[17] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[17].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260690 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070153 L4 length:4 (91,1)->(88,1))                             0.119     1.013
| (CHANY:2924112 L4 length:4 (90,2)->(90,5))                             0.119     1.132
| (CHANX:2083818 L1 length:1 (91,3)->(91,3))                             0.061     1.193
| (IPIN:322811 side: (TOP,) (91,3))                                      0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[36].b[17] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.469


#Path 65
Startpoint: b[12].inpad[0] (.input at (90,1) clocked by clk)
Endpoint  : z_out[36].b[12] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[12].inpad[0] (.input at (90,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:257825 side: (RIGHT,) (90,1))                                    0.000     0.894
| (CHANY:2923998 L4 length:3 (90,1)->(90,3))                             0.119     1.013
| (CHANY:2924108 L4 length:4 (90,2)->(90,5))                             0.119     1.132
| (CHANX:2090560 L1 length:1 (91,4)->(91,4))                             0.061     1.193
| (IPIN:322876 side: (TOP,) (91,4))                                      0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[36].b[12] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.469


#Path 66
Startpoint: a[0].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[0] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[0].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260646 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070352 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2928520 L1 length:1 (91,2)->(91,2))                             0.061     1.074
| (CHANX:2077067 L1 length:1 (91,2)->(91,2))                             0.061     1.135
| (IPIN:322735 side: (TOP,) (91,2))                                      0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[36].a[0] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.416


#Path 67
Startpoint: a[16].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[16] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[16].inpad[0] (.input at (91,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260678 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070336 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2928536 L4 length:4 (91,2)->(91,5))                             0.119     1.132
| (IPIN:322844 side: (RIGHT,) (91,3))                                    0.101     1.233
| (intra 'dsp' routing)                                                  0.000     1.233
z_out[36].a[16] (RS_DSP_MULTACC_REGOUT at (91,2))                        0.000     1.233
data arrival time                                                                  1.233

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.233
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.413


#Path 68
Startpoint: a[6].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[6] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[6].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260705 side: (RIGHT,) (91,1))                                    0.000     0.894
| (CHANY:2928478 L4 length:3 (91,1)->(91,3))                             0.119     1.013
| (CHANX:2083665 L4 length:4 (91,3)->(88,3))                             0.119     1.132
| (IPIN:322800 side: (TOP,) (91,3))                                      0.101     1.233
| (intra 'dsp' routing)                                                  0.000     1.233
z_out[36].a[6] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.233
data arrival time                                                                  1.233

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.233
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.413


#Path 69
Startpoint: b[1].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[1] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[1].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260681 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070326 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2928506 L1 length:1 (91,2)->(91,2))                             0.061     1.074
| (CHANX:2077053 L1 length:1 (91,2)->(91,2))                             0.061     1.135
| (IPIN:322744 side: (TOP,) (91,2))                                      0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[36].b[1] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.411


#Path 70
Startpoint: b[2].inpad[0] (.input at (90,1) clocked by clk)
Endpoint  : z_out[36].b[2] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[2].inpad[0] (.input at (90,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:257795 side: (TOP,) (90,1))                                      0.000     0.894
| (CHANX:2070234 L1 length:1 (90,1)->(90,1))                             0.061     0.955
| (CHANY:2924110 L4 length:4 (90,2)->(90,5))                             0.119     1.074
| (CHANX:2077058 L1 length:1 (91,2)->(91,2))                             0.061     1.135
| (IPIN:322731 side: (TOP,) (91,2))                                      0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[36].b[2] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.411


#Path 71
Startpoint: a[7].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[7] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[7].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260651 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070314 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2928542 L4 length:4 (91,2)->(91,5))                             0.119     1.074
| (IPIN:322840 side: (RIGHT,) (91,3))                                    0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[36].a[7] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.355


#Path 72
Startpoint: a[3].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[36].a[3] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[3].inpad[0] (.input at (92,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:263547 side: (TOP,) (92,1))                                      0.000     0.894
| (CHANX:2070219 L4 length:4 (92,1)->(89,1))                             0.119     1.013
| (CHANY:2928502 L1 length:1 (91,2)->(91,2))                             0.061     1.074
| (IPIN:322768 side: (RIGHT,) (91,2))                                    0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[36].a[3] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.355


#Path 73
Startpoint: a[9].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].a[9] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[9].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260679 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070306 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2928550 L4 length:4 (91,2)->(91,5))                             0.119     1.074
| (IPIN:322887 side: (RIGHT,) (91,4))                                    0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[36].a[9] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.355


#Path 74
Startpoint: b[5].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[5] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[5].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260660 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070300 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2928556 L4 length:4 (91,2)->(91,5))                             0.119     1.074
| (IPIN:322828 side: (RIGHT,) (91,3))                                    0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[36].b[5] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.350


#Path 75
Startpoint: b[0].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[0] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[0].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260658 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070328 L4 length:4 (91,1)->(94,1))                             0.119     1.013
| (CHANY:2928512 L1 length:1 (91,2)->(91,2))                             0.061     1.074
| (IPIN:322757 side: (RIGHT,) (91,2))                                    0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[36].b[0] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.350


#Path 76
Startpoint: b[7].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[36].b[7] (RS_DSP_MULTACC_REGOUT at (91,2) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[7].inpad[0] (.input at (91,1))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:260697 side: (TOP,) (91,1))                                      0.000     0.894
| (CHANX:2070310 L1 length:1 (91,1)->(91,1))                             0.061     0.955
| (CHANY:2928546 L4 length:4 (91,2)->(91,5))                             0.119     1.074
| (IPIN:322848 side: (RIGHT,) (91,3))                                    0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[36].b[7] (RS_DSP_MULTACC_REGOUT at (91,2))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (3,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[36].clk[0] (RS_DSP_MULTACC_REGOUT at (91,2))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.350


#End of timing report
