	component qsys_system is
		port (
			clk_clk             : in  std_logic                     := 'X'; -- clk
			gain_ctrl_export    : out std_logic_vector(4 downto 0);         -- export
			phase_incr_1_export : out std_logic_vector(19 downto 0);        -- export
			phase_incr_2_export : out std_logic_vector(19 downto 0);        -- export
			phase_offs_1_export : out std_logic_vector(19 downto 0);        -- export
			phase_offs_2_export : out std_logic_vector(19 downto 0);        -- export
			reset_reset_n       : in  std_logic                     := 'X'; -- reset_n
			resetrequest_reset  : out std_logic                             -- reset
		);
	end component qsys_system;

