<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="digilentinc.com" name="usb104-a7" display_name="USB104 A7" url="https://reference.digilentinc.com/reference/programmable-logic/usb104a7/start" preset_file="preset.xml" >
<compatible_board_revisions>
  <revision id="0">B.2</revision>
</compatible_board_revisions>
<file_version>1.1</file_version>
<description>USB104 A7</description>
<components>
  <component name="part0" display_name="USB104 A7" type="fpga" part_name="xc7a100tcsg324-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://reference.digilentinc.com/reference/programmable-logic/usb104a7/start">
    <interfaces>
      <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset"> 
        <description>DDR3 board interface, it can use MIG IP for connection.</description>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
        </preferred_ips>
      </interface>

      <interface mode="master" name="led_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_4bits" preset_proc="led_4bits_preset">
        <description>4 LEDs</description>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="led_4bits_tri_o" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_4bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="led_4bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="led_4bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="led_4bits_tri_o_3"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="btn_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btn_2bits" preset_proc="btn_2bits_preset">
        <description>2 Push Buttons</description>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="btn_2bits_tri_i" dir="in" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="btn_2bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="btn_2bits_tri_i_1"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
        <parameters>
          <parameter name="frequency" value="100000000"/>
        </parameters>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="clk" physical_port="clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JA1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_O" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_T" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_I" physical_port="JA2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_O" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_T" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_I" physical_port="JA3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_O" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_T" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_I" physical_port="JA4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_O" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_T" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_I" physical_port="JA7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_O" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_T" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_I" physical_port="JA8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_O" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_T" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_I" physical_port="JA9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_O" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_T" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_I" physical_port="JA10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_O" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_T" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="jb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jb">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JB1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_O" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_T" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_I" physical_port="JB2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_O" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_T" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_I" physical_port="JB3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_O" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_T" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_I" physical_port="JB4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_O" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_T" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_I" physical_port="JB7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_O" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_T" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_I" physical_port="JB8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_O" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_T" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_I" physical_port="JB9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_O" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_T" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_I" physical_port="JB10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_O" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_T" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="jc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jc">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JC1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_O" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_T" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_I" physical_port="JC2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_O" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_T" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_I" physical_port="JC3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_O" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_T" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_I" physical_port="JC4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_O" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_T" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_I" physical_port="JC7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_O" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_T" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_I" physical_port="JC8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_O" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_T" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_I" physical_port="JC9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_O" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_T" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_I" physical_port="JC10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_O" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_T" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
        <description>Quad SPI Flash</description>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_dq0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_dq0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_dq0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_dq1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_dq1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_dq1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_dq2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_dq2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_dq2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_dq3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_dq3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_dq3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_dq3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_cs_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_cs_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_cs_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_cs_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_cs_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_cs_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="qspi_sck_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sck_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="qspi_sck_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sck_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="qspi_sck_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sck_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
    </interfaces>
  </component>
  
  <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
    <description>512 MB DDR3/DDR3L memory </description>
    <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="512MB"/>
    </parameters>
  </component>
  <component name="led_4bits" display_name="4 LEDs" type="chip" sub_type="led" major_group="GPIO">
    <description>LEDs 3 to 0</description>
  </component>
  <component name="btn_2bits" display_name="2 Push Buttons" type="chip" sub_type="push_button" major_group="GPIO">
      <description>Push buttons 1 to 0</description>
  </component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
      <description>3.3V Single-Ended 100MHz oscillator used as system clock on the board</description>
  </component>
  <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
    <preferred_ips>
      <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
    </preferred_ips>
  </component>
   <component name="ja" display_name="PMOD A" type="chip" sub_type="chip" major_group="Pmod">
    <description>Pmod Connector PMOD A</description>
  </component>
  <component name="jb" display_name="PMOD B" type="chip" sub_type="chip" major_group="Pmod">
    <description>Pmod Connector JB</description>
  </component>
  <component name="jc" display_name="PMOD C" type="chip" sub_type="chip" major_group="Pmod">
    <description>Pmod Connector JC</description>
  </component>
  <component name="qspi_flash" display_name="Quad SPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="S25FL128SAGNFI00" vendor="Cypress" spec_url="https://www.cypress.com/products/serial-nor-flash-memory">
  	<description>16 MB of nonvolatile storage that can be used for configuration or data storage</description>
  </component>
</components>

<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_led_4bits" component1="part0" component2="led_4bits">
    <connection_map name="part0_led_4bits_1" c1_st_index="1" c1_end_index="4" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_btn_2bits" component1="part0" component2="btn_2bits">
    <connection_map name="part0_btn_2bits_1" c1_st_index="5" c1_end_index="6" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" c1_st_index="7" c1_end_index="8" c2_st_index="0" c2_end_index="1"/>
  </connection>
   <connection name="part0_ja" component1="part0" component2="ja">
    <connection_map name="part0_ja_1" c1_st_index="9" c1_end_index="16" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jb" component1="part0" component2="jb">
    <connection_map name="part0_jb_1" c1_st_index="17" c1_end_index="24" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jc" component1="part0" component2="jc">
    <connection_map name="part0_jc_1" c1_st_index="25" c1_end_index="32" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="33" c1_end_index="38" c2_st_index="0" c2_end_index="5"/>
  </connection>
</connections>
</board>
