Running: /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -i /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/ -i /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ -d SIMULATION -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/AXIArbiter_tb_isim_beh.exe -prj /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/AXIArbiter_tb_beh.prj AXIArbiter_tb work.glbl 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../AXIArbiter.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../AXIArbiter_tb.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ipcore_dir/system_clk_gen/example_design/system_clk_gen_exdes.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95256 KB
Fuse CPU Usage: 1340 ms
Compiling module AXIArbiter
Compiling module AXIArbiter_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/AXIArbiter_tb_isim_beh.exe
Fuse Memory Usage: 3283616 KB
Fuse CPU Usage: 1460 ms
GCC CPU Usage: 2300 ms
