<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/impl/gwsynthesis/cpu_wrapper_RT2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/cpu_wrapper_RT2/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun 14 07:40:09 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2824</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1571</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>652</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
<tr>
<td>_Clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>_Clk_LUT3_F/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>20.000(MHz)</td>
<td>247.678(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">51.794(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>_Clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">63.310(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>-205.016</td>
<td>115</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>_Clk</td>
<td>Setup</td>
<td>-1903.036</td>
<td>482</td>
</tr>
<tr>
<td>_Clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.332</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.102</td>
<td>21.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.320</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.077</td>
<td>19.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.674</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.101</td>
<td>17.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.415</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.095</td>
<td>17.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.335</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.101</td>
<td>17.337</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.087</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.119</td>
<td>17.108</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.968</td>
<td>Memory.0.9/DO[0]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.085</td>
<td>17.027</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.864</td>
<td>Memory.0.9/DO[0]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.110</td>
<td>16.949</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.761</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.13/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.075</td>
<td>16.616</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.759</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.9/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.085</td>
<td>16.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.746</td>
<td>Memory.0.9/DO[0]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.119</td>
<td>16.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.656</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.1/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.085</td>
<td>16.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.640</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.31/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.094</td>
<td>16.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.609</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.0/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.075</td>
<td>16.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.581</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.15/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.085</td>
<td>16.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.506</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.10/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.094</td>
<td>16.342</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.494</td>
<td>Memory.0.9/DO[0]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.109</td>
<td>16.504</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.466</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.5/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.085</td>
<td>16.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.422</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.3/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.066</td>
<td>16.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.351</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.8/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.094</td>
<td>16.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.323</td>
<td>Memory.0.9/DO[0]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.073</td>
<td>16.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.307</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.11/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.085</td>
<td>16.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.207</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.17/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.094</td>
<td>16.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.170</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D/Q</td>
<td>Memory.0.15/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.090</td>
<td>16.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.149</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
<td>Memory.0.7/AD[7]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>0.085</td>
<td>15.995</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.304</td>
<td>Kbd_In[7]_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.304</td>
<td>Kbd_In[4]_DFFE_Q/Q</td>
<td>Kbd_In[4]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.307</td>
<td>Kbd_In[3]_DFFCE_D/Q</td>
<td>vectOut[1][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.363</td>
</tr>
<tr>
<td>5</td>
<td>0.331</td>
<td>Kbd_In[2]_DFFE_Q/Q</td>
<td>Kbd_In[2]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>Kbd_In[5]_DFFE_Q/Q</td>
<td>Kbd_In[5]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>reset_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>Kbd_Wr0_DFFC_D/Q</td>
<td>Set_Kbd_Ctl_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>stimIn[3][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[9]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[4][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>stimIn[4][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>stimIn[3][6]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>stimIn[0][4]_DFFE_Q/Q</td>
<td>Kbd_Wr_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>stimIn[1][6]_DFFE_Q/Q</td>
<td>Kbd_In[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>stimIn[1][3]_DFFE_Q/Q</td>
<td>Kbd_In[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>IRQ_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.339</td>
<td>Kbd_In[1]_DFFE_Q/Q</td>
<td>Kbd_In[1]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.339</td>
<td>Kbd_In[0]_DFFE_Q/Q</td>
<td>Kbd_In[0]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>19</td>
<td>0.366</td>
<td>stimIn[3][7]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[15]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>20</td>
<td>0.366</td>
<td>stimIn[1][7]_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.369</td>
<td>Kbd_Wr0_DFFC_Q/Q</td>
<td>Kbd_Wr0_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>22</td>
<td>0.370</td>
<td>stimIn[4][0]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>23</td>
<td>0.370</td>
<td>stimIn[1][5]_DFFE_Q/Q</td>
<td>Kbd_In[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>24</td>
<td>0.370</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>RDY_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>25</td>
<td>0.370</td>
<td>stimIn[5][7]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>2.741</td>
</tr>
<tr>
<td>2</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>2.729</td>
</tr>
<tr>
<td>3</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>2.735</td>
</tr>
<tr>
<td>4</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>2.729</td>
</tr>
<tr>
<td>5</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>2.729</td>
</tr>
<tr>
<td>6</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>2.741</td>
</tr>
<tr>
<td>7</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>2.729</td>
</tr>
<tr>
<td>8</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_I2_LUT4_F_I3_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>2.729</td>
</tr>
<tr>
<td>9</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[6]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>2.735</td>
</tr>
<tr>
<td>10</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[4]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>2.729</td>
</tr>
<tr>
<td>11</td>
<td>6.869</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>2.729</td>
</tr>
<tr>
<td>12</td>
<td>6.873</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>2.743</td>
</tr>
<tr>
<td>13</td>
<td>6.873</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>2.743</td>
</tr>
<tr>
<td>14</td>
<td>6.873</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>2.743</td>
</tr>
<tr>
<td>15</td>
<td>6.873</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>2.743</td>
</tr>
<tr>
<td>16</td>
<td>6.873</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>2.743</td>
</tr>
<tr>
<td>17</td>
<td>6.873</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.003</td>
<td>2.747</td>
</tr>
<tr>
<td>18</td>
<td>6.873</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.003</td>
<td>2.747</td>
</tr>
<tr>
<td>19</td>
<td>6.873</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.001</td>
<td>2.745</td>
</tr>
<tr>
<td>20</td>
<td>6.875</td>
<td>reset_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>2.781</td>
</tr>
<tr>
<td>21</td>
<td>6.875</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>2.781</td>
</tr>
<tr>
<td>22</td>
<td>6.875</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>2.781</td>
</tr>
<tr>
<td>23</td>
<td>6.875</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>2.781</td>
</tr>
<tr>
<td>24</td>
<td>6.876</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.037</td>
<td>2.778</td>
</tr>
<tr>
<td>25</td>
<td>6.876</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.037</td>
<td>2.778</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.268</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>1.281</td>
</tr>
<tr>
<td>2</td>
<td>1.272</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.022</td>
<td>1.276</td>
</tr>
<tr>
<td>3</td>
<td>1.274</td>
<td>reset_DFFE_Q/Q</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.276</td>
</tr>
<tr>
<td>4</td>
<td>1.274</td>
<td>reset_DFFE_Q/Q</td>
<td>NMI_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.276</td>
</tr>
<tr>
<td>5</td>
<td>1.274</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.275</td>
</tr>
<tr>
<td>6</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>1.281</td>
</tr>
<tr>
<td>7</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>1.281</td>
</tr>
<tr>
<td>8</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>1.281</td>
</tr>
<tr>
<td>9</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>1.281</td>
</tr>
<tr>
<td>10</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>1.281</td>
</tr>
<tr>
<td>11</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>1.281</td>
</tr>
<tr>
<td>12</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>1.281</td>
</tr>
<tr>
<td>13</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>1.276</td>
</tr>
<tr>
<td>14</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.262</td>
</tr>
<tr>
<td>15</td>
<td>1.275</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.262</td>
</tr>
<tr>
<td>16</td>
<td>1.277</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.270</td>
</tr>
<tr>
<td>17</td>
<td>1.277</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.270</td>
</tr>
<tr>
<td>18</td>
<td>1.277</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.274</td>
</tr>
<tr>
<td>19</td>
<td>1.277</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.274</td>
</tr>
<tr>
<td>20</td>
<td>1.278</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.275</td>
</tr>
<tr>
<td>21</td>
<td>1.278</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.038</td>
<td>1.298</td>
</tr>
<tr>
<td>22</td>
<td>1.278</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>1.293</td>
</tr>
<tr>
<td>23</td>
<td>1.278</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>1.293</td>
</tr>
<tr>
<td>24</td>
<td>1.278</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.296</td>
</tr>
<tr>
<td>25</td>
<td>1.278</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.296</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.909</td>
<td>3.909</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.29</td>
</tr>
<tr>
<td>2</td>
<td>2.909</td>
<td>3.909</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td>3</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>4</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.12</td>
</tr>
<tr>
<td>5</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.13</td>
</tr>
<tr>
<td>6</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.6</td>
</tr>
<tr>
<td>7</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.2</td>
</tr>
<tr>
<td>8</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.27</td>
</tr>
<tr>
<td>9</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.28</td>
</tr>
<tr>
<td>10</td>
<td>2.915</td>
<td>3.915</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.20</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.650</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.903</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.255</td>
<td>1.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>11.594</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.072</td>
<td>4.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.324</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>16.425</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>16.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>17.004</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.525</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>17.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>17.834</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>17.920</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>19.704</td>
<td>1.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>19.957</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>19.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>20.043</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>22.252</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1/I0</td>
</tr>
<tr>
<td>22.542</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>22.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>22.738</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>23.064</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>23.317</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C48[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>23.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>11.987</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.102</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.213, 19.677%; route: 14.936, 69.767%; tC2Q: 2.260, 10.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.650</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.903</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.255</td>
<td>1.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>11.594</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.072</td>
<td>4.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.324</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>16.425</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>16.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>17.004</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.525</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>17.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>17.834</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>17.920</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>19.704</td>
<td>1.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>19.957</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>19.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>20.043</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>21.208</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.952</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td>11.888</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.474, 18.001%; route: 13.564, 70.288%; tC2Q: 2.260, 11.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.650</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.903</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.255</td>
<td>1.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>11.594</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.072</td>
<td>4.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.324</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>16.425</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>16.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>17.004</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.437</td>
<td>0.432</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>17.734</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>17.835</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>17.937</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>18.860</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>19.123</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>19.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>19.587</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT3_F/F</td>
</tr>
<tr>
<td>19.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.875, 21.922%; route: 11.541, 65.292%; tC2Q: 2.260, 12.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.929%; route: 1.329, 66.071%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.650</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.903</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.255</td>
<td>1.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>11.594</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.072</td>
<td>4.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.324</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>16.425</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>16.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I1</td>
</tr>
<tr>
<td>16.527</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>17.004</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.437</td>
<td>0.432</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.633</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>17.734</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>17.835</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>17.937</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>18.860</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT2_F/I1</td>
</tr>
<tr>
<td>19.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[0]_LUT2_F/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.971</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td>11.907</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.612, 20.748%; route: 11.539, 66.272%; tC2Q: 2.260, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.029%; route: 1.323, 65.971%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.650</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.903</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.255</td>
<td>1.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>11.594</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.072</td>
<td>4.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.324</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>16.425</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>16.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>17.004</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.525</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>17.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>17.834</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>17.920</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>18.985</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT4_F/I3</td>
</tr>
<tr>
<td>19.248</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT4_F/F</td>
</tr>
<tr>
<td>19.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td>11.913</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.398, 19.596%; route: 11.680, 67.368%; tC2Q: 2.260, 13.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.929%; route: 1.329, 66.071%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.650</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.903</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.255</td>
<td>1.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>11.594</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.072</td>
<td>4.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.324</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>16.425</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>16.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>17.004</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.525</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>17.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>17.834</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>17.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>17.920</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>19.018</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td>11.931</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.135, 18.325%; route: 11.713, 68.464%; tC2Q: 2.260, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.863</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I3</td>
</tr>
<tr>
<td>10.360</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.742</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C51[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>13.210</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>13.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>14.274</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>14.790</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>16.455</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][B]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>16.972</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][B]</td>
<td style=" background: #97FFFF;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>17.382</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][B]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3/I3</td>
</tr>
<tr>
<td>17.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][B]</td>
<td style=" background: #97FFFF;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3/F</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>17.979</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][A]</td>
<td style=" background: #97FFFF;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>17.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][B]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/I1</td>
</tr>
<tr>
<td>18.065</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][B]</td>
<td style=" background: #97FFFF;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>18.683</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>18.935</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>18.938</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>11.970</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C51[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.616, 27.111%; route: 10.151, 59.617%; tC2Q: 2.260, 13.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.863</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I3</td>
</tr>
<tr>
<td>10.360</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.742</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C51[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>13.210</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>13.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>14.274</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>14.790</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>15.800</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>16.317</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C50[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_I3_LUT4_F/F</td>
</tr>
<tr>
<td>17.242</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1/I3</td>
</tr>
<tr>
<td>17.657</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[3][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>17.793</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[3][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>18.604</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>18.857</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>18.859</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>11.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td>11.995</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C50[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.484, 26.455%; route: 10.205, 60.211%; tC2Q: 2.260, 13.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.611</td>
<td>3.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">Memory.0.13/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>Memory.0.13/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.13</td>
</tr>
<tr>
<td>11.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>Memory.0.13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.296%; route: 12.861, 77.402%; tC2Q: 0.382, 2.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.600</td>
<td>3.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.310%; route: 12.850, 77.386%; tC2Q: 0.382, 2.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.863</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I3</td>
</tr>
<tr>
<td>10.360</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.742</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C51[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>13.210</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>13.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>14.274</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>14.790</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>15.800</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>16.317</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C50[1][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_I3_LUT4_F/F</td>
</tr>
<tr>
<td>17.242</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[3][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1/I3</td>
</tr>
<tr>
<td>17.657</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[3][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1/F</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[3][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>17.793</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C50[3][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>18.414</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1/F</td>
</tr>
<tr>
<td>18.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td>11.931</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[2][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.494, 26.802%; route: 10.013, 59.718%; tC2Q: 2.260, 13.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.496</td>
<td>3.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">Memory.0.1/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>Memory.0.1/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.1</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>Memory.0.1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.438%; route: 12.746, 77.244%; tC2Q: 0.382, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.471</td>
<td>3.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">Memory.0.31/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.901</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>Memory.0.31/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.31</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>Memory.0.31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.469%; route: 12.721, 77.210%; tC2Q: 0.382, 2.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.459</td>
<td>3.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>11.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.484%; route: 12.709, 77.192%; tC2Q: 0.382, 2.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.421</td>
<td>3.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Memory.0.15/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.15</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.531%; route: 12.671, 77.140%; tC2Q: 0.382, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.337</td>
<td>3.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">Memory.0.10/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.901</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>Memory.0.10/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.10</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>Memory.0.10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.636%; route: 12.587, 77.023%; tC2Q: 0.382, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.863</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I3</td>
</tr>
<tr>
<td>10.360</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>12.742</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C51[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_2/F</td>
</tr>
<tr>
<td>13.210</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>13.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C51[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>14.274</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>14.790</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C51[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_I3_LUT4_F_I3_LUT3_F_I2_LUT2_I1_1/F</td>
</tr>
<tr>
<td>16.455</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][B]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>16.972</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][B]</td>
<td style=" background: #97FFFF;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>17.898</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>18.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][A]</td>
<td style=" background: #97FFFF;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>18.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][A]</td>
<td style=" font-weight:bold;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.920</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C56[2][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.196, 25.426%; route: 10.048, 60.880%; tC2Q: 2.260, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.306</td>
<td>3.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">Memory.0.5/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.5/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.5</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>Memory.0.5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.676%; route: 12.556, 76.979%; tC2Q: 0.382, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.281</td>
<td>3.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.3/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.3/CLK</td>
</tr>
<tr>
<td>11.894</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.3</td>
</tr>
<tr>
<td>11.859</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.708%; route: 12.531, 76.944%; tC2Q: 0.382, 2.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.183</td>
<td>3.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.901</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.834%; route: 12.432, 76.803%; tC2Q: 0.382, 2.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>4.170</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">Memory.0.9/DO[0]</td>
</tr>
<tr>
<td>6.303</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.329</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>8.850</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.650</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.903</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C45[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.255</td>
<td>1.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>11.594</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.072</td>
<td>4.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.324</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>16.425</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>16.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/I1</td>
</tr>
<tr>
<td>16.527</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>17.247</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT3_F_I2_LUT4_F/I0</td>
</tr>
<tr>
<td>17.708</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>17.710</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.208</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C42[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT3_F/F</td>
</tr>
<tr>
<td>18.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.177, 19.497%; route: 10.860, 66.636%; tC2Q: 2.260, 13.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.147</td>
<td>3.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">Memory.0.11/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.11</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 20.879%; route: 12.398, 76.753%; tC2Q: 0.382, 2.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>18.039</td>
<td>2.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Memory.0.17/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.901</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Memory.0.17/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.17</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Memory.0.17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 21.021%; route: 12.289, 76.595%; tC2Q: 0.382, 2.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.001</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>144</td>
<td>R16C48[2][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.104</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I1_LUT2_F_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.367</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I1_LUT2_F_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.602</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT2_F_I1_LUT2_I1/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I2_I1_LUT2_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>7.217</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][B]</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_S0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>7.743</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R22C50[0][B]</td>
<td style=" background: #97FFFF;">AB[3]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_S0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>8.341</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td>AB[6]_LUT3_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>8.857</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C53[2][B]</td>
<td style=" background: #97FFFF;">AB[6]_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>10.253</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][A]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.714</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.442</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.694</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.852</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[3][B]</td>
<td>AB[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.373</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C51[3][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F/F</td>
</tr>
<tr>
<td>12.516</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[3][A]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.931</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R15C51[3][A]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>18.011</td>
<td>5.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Memory.0.15/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.15</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.114%; route: 1.318, 65.886%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.217, 20.097%; route: 12.410, 77.514%; tC2Q: 0.382, 2.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.995</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>3.509</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.970</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT2_I1_F_LUT4_I2_F_DFFC_D_Q_LUT4_I3/F</td>
</tr>
<tr>
<td>7.091</td>
<td>3.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.689</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I3_F_LUT3_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">AB[0]_LUT3_F_I1_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.860</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>9.321</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT6_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>10.880</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>12.418</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>AB[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.670</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.550</td>
<td>1.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>_Address[7]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.076</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">_Address[7]_LUT3_F/F</td>
</tr>
<tr>
<td>17.990</td>
<td>2.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td style=" font-weight:bold;">Memory.0.7/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R8C38[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>Memory.0.7/CLK</td>
</tr>
<tr>
<td>11.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.7</td>
</tr>
<tr>
<td>11.841</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>Memory.0.7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.211%; route: 1.312, 65.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 21.085%; route: 12.240, 76.524%; tC2Q: 0.382, 2.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.298</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D_Q_LUT4_I1/I3</td>
</tr>
<tr>
<td>1.451</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D_Q_LUT4_I1/F</td>
</tr>
<tr>
<td>1.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>Kbd_In[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>Kbd_In[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.211</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>Kbd_In[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td>Kbd_In[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[2][B]</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>51.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>Kbd_In[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>51.287</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFCE_D/Q</td>
</tr>
<tr>
<td>51.509</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>51.143</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>51.178</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>51.203</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>Kbd_In[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>Kbd_In[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td>1.199</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>Kbd_In[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>Kbd_In[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>Kbd_Wr0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_D/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>1.515</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">Set_Kbd_Ctl_DFFC_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">Set_Kbd_Ctl_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>Set_Kbd_Ctl_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>stimIn[3][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td style=" font-weight:bold;">stimIn[3][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[9]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>Mem_Emu_Adr[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>Mem_Emu_Adr[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>stimIn[4][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" font-weight:bold;">stimIn[4][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>Mem_Emu_Adr[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>Mem_Emu_Adr[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>stimIn[4][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">stimIn[4][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>Mem_Emu_Adr[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>Mem_Emu_Adr[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>stimIn[3][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td style=" font-weight:bold;">stimIn[3][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_Wr_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">Kbd_Wr_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>Kbd_Wr_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>Kbd_Wr_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>stimIn[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>Kbd_In[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>Kbd_In[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" font-weight:bold;">stimIn[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>Kbd_In[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>Kbd_In[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" font-weight:bold;">IRQ_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>IRQ_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>IRQ_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>Kbd_In[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>Kbd_In[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.199</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>Kbd_In[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Kbd_In[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>Kbd_In[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>stimIn[3][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">stimIn[3][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[15]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>Mem_Emu_Adr[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>Mem_Emu_Adr[15]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>stimIn[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>Kbd_In[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.168</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>Kbd_In[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_Wr0_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>Kbd_Wr0_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">Kbd_Wr0_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>Kbd_Wr0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.168</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>Kbd_Wr0_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td>stimIn[4][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" font-weight:bold;">stimIn[4][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>Mem_Emu_Adr[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>Mem_Emu_Adr[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>Kbd_In[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.160</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>Kbd_In[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>RDY_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[5][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>stimIn[5][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">stimIn[5][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>Mem_Emu_Din[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>Mem_Emu_Din[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.722</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.710</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>u_cpu.DIMUX[5]_MUX2_LUT5_O_I0_LUT4_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>11.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>11.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT3_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.710</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.710</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[1][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.722</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>11.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
<tr>
<td>11.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.710</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[3][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[3][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I3_LUT2_F_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_I2_LUT4_F_I3_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.710</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_I2_LUT4_F_I3_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_I2_LUT4_F_I3_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_I2_LUT4_F_I3_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I0_LUT4_I1_F_LUT4_I1_I2_LUT4_F_I3_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" font-weight:bold;">Kbd_In[6]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>Kbd_In[6]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
<tr>
<td>11.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>Kbd_In[6]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.710</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td>Kbd_In[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[2][B]</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.710</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>Kbd_In[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.724</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.376, 86.603%; tC2Q: 0.368, 13.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.724</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[0][A]</td>
<td style=" font-weight:bold;">AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[0][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[0][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT3_I0_F_LUT4_I1_F_LUT4_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.376, 86.603%; tC2Q: 0.368, 13.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.724</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[0][B]</td>
<td style=" font-weight:bold;">AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[0][B]</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[0][B]</td>
<td>AB[13]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.376, 86.603%; tC2Q: 0.368, 13.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.724</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[1][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[1][A]</td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[1][A]</td>
<td>AB[12]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.376, 86.603%; tC2Q: 0.368, 13.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.724</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[1][B]</td>
<td style=" font-weight:bold;">AB[11]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[1][B]</td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[1][B]</td>
<td>AB[11]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.376, 86.603%; tC2Q: 0.368, 13.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.728</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td>11.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 86.621%; tC2Q: 0.368, 13.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.728</td>
<td>2.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">AB[5]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>AB[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_DFFCE_D</td>
</tr>
<tr>
<td>11.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>AB[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.379, 86.621%; tC2Q: 0.368, 13.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.726</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.599</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.377, 86.612%; tC2Q: 0.368, 13.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.762</td>
<td>2.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>11.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td>11.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C50[1][A]</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.414, 86.787%; tC2Q: 0.368, 13.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.762</td>
<td>2.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>11.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C50[0][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.414, 86.787%; tC2Q: 0.368, 13.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.762</td>
<td>2.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td style=" font-weight:bold;">AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.414, 86.787%; tC2Q: 0.368, 13.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.762</td>
<td>2.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>AB[2]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.414, 86.787%; tC2Q: 0.368, 13.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.759</td>
<td>2.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" font-weight:bold;">AB[6]_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>AB[6]_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>AB[6]_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.411, 86.773%; tC2Q: 0.368, 13.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.759</td>
<td>2.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">AB[5]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>AB[5]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>AB[5]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.411, 86.773%; tC2Q: 0.368, 13.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.431</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.173%; route: 0.506, 42.827%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C47[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 88.715%; tC2Q: 0.144, 11.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 88.719%; tC2Q: 0.144, 11.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.698%; route: 0.495, 42.302%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">NMI_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>NMI_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>NMI_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 88.719%; tC2Q: 0.144, 11.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.698%; route: 0.495, 42.302%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[2][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 88.708%; tC2Q: 0.144, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.431</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[2][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.431</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[1][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.431</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][A]</td>
<td style=" font-weight:bold;">_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[2][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[2][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.431</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][B]</td>
<td style=" font-weight:bold;">_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][B]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[0][B]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.431</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][A]</td>
<td style=" font-weight:bold;">_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[0][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I3_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.431</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[1][B]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[1][B]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[1][B]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.431</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[3][A]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[3][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C56[3][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q_CE_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.137, 88.759%; tC2Q: 0.144, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_LUT4_F_I1_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 88.715%; tC2Q: 0.144, 11.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.413</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C53[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I2_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.118, 88.590%; tC2Q: 0.144, 11.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.413</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.118, 88.590%; tC2Q: 0.144, 11.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.421</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.126, 88.661%; tC2Q: 0.144, 11.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.421</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>u_cpu.DIMUX[0]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.126, 88.661%; tC2Q: 0.144, 11.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.130, 88.697%; tC2Q: 0.144, 11.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.130, 88.697%; tC2Q: 0.144, 11.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 88.708%; tC2Q: 0.144, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.933%; route: 0.491, 42.067%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.449</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 88.906%; tC2Q: 0.144, 11.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.443</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][A]</td>
<td style=" font-weight:bold;">AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][A]</td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[2][A]</td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.149, 88.861%; tC2Q: 0.144, 11.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.443</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>AB[4]_LUT3_F_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.149, 88.861%; tC2Q: 0.144, 11.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.169</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 88.891%; tC2Q: 0.144, 11.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" font-weight:bold;">AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.169</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>AB[3]_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 88.891%; tC2Q: 0.144, 11.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.909</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.909</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.899</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.29/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.909</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.909</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.899</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.3/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.12</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.12/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.12/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.13</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.13/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.13/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.6/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.27</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.27/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.27/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.28</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.28/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.28/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.20/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.20/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>170</td>
<td>u_cpu.clk</td>
<td>-9.307</td>
<td>1.482</td>
</tr>
<tr>
<td>169</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_I3_LUT4_I0_F_LUT4_I3_F_DFFC_D_Q</td>
<td>-9.307</td>
<td>2.918</td>
</tr>
<tr>
<td>162</td>
<td>reset</td>
<td>3.954</td>
<td>2.751</td>
</tr>
<tr>
<td>144</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_I3_I0_LUT4_I1_F_LUT3_I1_F_LUT4_I0_F_DFFC_D_Q</td>
<td>-9.070</td>
<td>2.500</td>
</tr>
<tr>
<td>141</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT5_S0_O_DFFP_D_Q</td>
<td>-9.087</td>
<td>2.770</td>
</tr>
<tr>
<td>115</td>
<td>clk_emu_IBUF_I_O</td>
<td>-8.968</td>
<td>1.353</td>
</tr>
<tr>
<td>113</td>
<td>RDY</td>
<td>-8.968</td>
<td>2.757</td>
</tr>
<tr>
<td>105</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I3_LUT4_F_I1_LUT3_I2_1_F_LUT4_I3_F_LUT3_I1_F_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_DFFC_D_Q</td>
<td>-8.623</td>
<td>2.799</td>
</tr>
<tr>
<td>98</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT3_F_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D_Q_LUT4_I0_F</td>
<td>-6.666</td>
<td>2.800</td>
</tr>
<tr>
<td>66</td>
<td>Mem_Emu_Wen_LUT3_I0_I2_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_I1_F_DFFC_D_Q</td>
<td>-8.693</td>
<td>2.891</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C52</td>
<td>66.67%</td>
</tr>
<tr>
<td>R18C52</td>
<td>62.50%</td>
</tr>
<tr>
<td>R11C39</td>
<td>61.11%</td>
</tr>
<tr>
<td>R11C40</td>
<td>61.11%</td>
</tr>
<tr>
<td>R20C52</td>
<td>51.39%</td>
</tr>
<tr>
<td>R17C52</td>
<td>51.39%</td>
</tr>
<tr>
<td>R15C52</td>
<td>51.39%</td>
</tr>
<tr>
<td>R16C51</td>
<td>51.39%</td>
</tr>
<tr>
<td>R16C53</td>
<td>51.39%</td>
</tr>
<tr>
<td>R11C41</td>
<td>50.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 50 -waveform {0 25} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 10 -waveform {0 5} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
