{
  "Top": "intersectie",
  "RtlTop": "intersectie",
  "RtlPrefix": "",
  "RtlSubPrefix": "intersectie_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "directions": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<4>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "directions",
          "name": "directions",
          "usage": "data",
          "direction": "in"
        }]
    },
    "semaphores": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<2>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "semaphores",
          "name": "semaphores",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top intersectie -name intersectie"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "intersectie"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "x",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "intersectie",
    "Version": "1.0",
    "DisplayName": "Intersectie",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_intersectie_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/intersectie.cpp"],
    "Vhdl": ["impl\/vhdl\/intersectie.vhd"],
    "Verilog": ["impl\/verilog\/intersectie.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/intersectie.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/rares\/Desktop\/intersectie-hls\/solution1\/.debug\/intersectie.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "directions": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"directions": "DATA"},
      "ports": ["directions"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "directions"
        }]
    },
    "semaphores": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"semaphores": "DATA"},
      "ports": ["semaphores"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "semaphores"
        }]
    }
  },
  "RtlPorts": {
    "directions": {
      "dir": "in",
      "width": "4"
    },
    "semaphores": {
      "dir": "out",
      "width": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "intersectie"},
    "Info": {"intersectie": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"intersectie": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.458"
        },
        "Area": {
          "LUT": "13",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "126800",
          "UTIL_FF": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-02-05 08:32:18 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
