<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='296' type='bool llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR(llvm::MachineFunction &amp; MF, int FI)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='756' u='c' c='_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='233' ll='291' type='bool llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR(llvm::MachineFunction &amp; MF, int FI)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='232'>/// Reserve a slice of a VGPR to support spilling for FrameIndex \p FI.</doc>
