Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 15 14:34:07 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SOC_DMA_V2_wrapper_timing_summary_routed.rpt -pb SOC_DMA_V2_wrapper_timing_summary_routed.pb -rpx SOC_DMA_V2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SOC_DMA_V2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__0/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__2/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__3/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__4/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__5/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__6/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__7/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRaddrCounter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRaddrCounter_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRaddrCounter_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRaddrCounter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 525 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     56.911        0.000                      0                75528        0.019        0.000                      0                75528       48.750        0.000                       0                 28635  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         71.197        0.000                      0                54173        0.019        0.000                      0                54173       48.750        0.000                       0                 28635  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              56.911        0.000                      0                21355        0.547        0.000                      0                21355  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       71.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.197ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][6][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.382ns  (logic 0.580ns (2.118%)  route 26.802ns (97.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 102.879 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.802    30.217    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y41        LUT3 (Prop_lut3_I2_O)        0.124    30.341 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[13][6][20]_i_1/O
                         net (fo=1, routed)           0.000    30.341    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[13][6][20]_i_1_n_0
    SLICE_X106Y41        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.699   102.879    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y41        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][6][20]/C
                         clock pessimism              0.129   103.007    
                         clock uncertainty           -1.500   101.507    
    SLICE_X106Y41        FDCE (Setup_fdce_C_D)        0.031   101.538    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][6][20]
  -------------------------------------------------------------------
                         required time                        101.538    
                         arrival time                         -30.341    
  -------------------------------------------------------------------
                         slack                                 71.197    

Slack (MET) :             71.198ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[10][6][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.379ns  (logic 0.580ns (2.118%)  route 26.799ns (97.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 102.879 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.799    30.214    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y41        LUT3 (Prop_lut3_I2_O)        0.124    30.338 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[10][6][20]_i_1/O
                         net (fo=1, routed)           0.000    30.338    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[10][6][20]_i_1_n_0
    SLICE_X106Y41        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[10][6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.699   102.879    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y41        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[10][6][20]/C
                         clock pessimism              0.129   103.007    
                         clock uncertainty           -1.500   101.507    
    SLICE_X106Y41        FDCE (Setup_fdce_C_D)        0.029   101.536    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[10][6][20]
  -------------------------------------------------------------------
                         required time                        101.536    
                         arrival time                         -30.338    
  -------------------------------------------------------------------
                         slack                                 71.198    

Slack (MET) :             71.213ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][2][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.410ns  (logic 0.608ns (2.218%)  route 26.802ns (97.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 102.879 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.802    30.217    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y41        LUT3 (Prop_lut3_I2_O)        0.152    30.369 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[9][2][20]_i_1/O
                         net (fo=1, routed)           0.000    30.369    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[9][2][20]_i_1_n_0
    SLICE_X106Y41        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.699   102.879    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y41        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][2][20]/C
                         clock pessimism              0.129   103.007    
                         clock uncertainty           -1.500   101.507    
    SLICE_X106Y41        FDCE (Setup_fdce_C_D)        0.075   101.582    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][2][20]
  -------------------------------------------------------------------
                         required time                        101.582    
                         arrival time                         -30.369    
  -------------------------------------------------------------------
                         slack                                 71.213    

Slack (MET) :             71.216ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][5][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.407ns  (logic 0.608ns (2.218%)  route 26.799ns (97.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 102.879 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.799    30.214    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y41        LUT3 (Prop_lut3_I2_O)        0.152    30.366 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[9][5][20]_i_1/O
                         net (fo=1, routed)           0.000    30.366    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[9][5][20]_i_1_n_0
    SLICE_X106Y41        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.699   102.879    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y41        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][5][20]/C
                         clock pessimism              0.129   103.007    
                         clock uncertainty           -1.500   101.507    
    SLICE_X106Y41        FDCE (Setup_fdce_C_D)        0.075   101.582    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][5][20]
  -------------------------------------------------------------------
                         required time                        101.582    
                         arrival time                         -30.366    
  -------------------------------------------------------------------
                         slack                                 71.216    

Slack (MET) :             71.224ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[14][10][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.354ns  (logic 0.580ns (2.120%)  route 26.774ns (97.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.774    30.189    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y40        LUT3 (Prop_lut3_I2_O)        0.124    30.313 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[14][10][20]_i_1/O
                         net (fo=1, routed)           0.000    30.313    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[14][10][20]_i_1_n_0
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[14][10][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.698   102.878    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[14][10][20]/C
                         clock pessimism              0.129   103.006    
                         clock uncertainty           -1.500   101.506    
    SLICE_X106Y40        FDCE (Setup_fdce_C_D)        0.031   101.537    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[14][10][20]
  -------------------------------------------------------------------
                         required time                        101.537    
                         arrival time                         -30.313    
  -------------------------------------------------------------------
                         slack                                 71.224    

Slack (MET) :             71.228ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[10][12][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.348ns  (logic 0.580ns (2.121%)  route 26.768ns (97.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.768    30.183    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y40        LUT3 (Prop_lut3_I2_O)        0.124    30.307 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[10][12][20]_i_1/O
                         net (fo=1, routed)           0.000    30.307    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[10][12][20]_i_1_n_0
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[10][12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.698   102.878    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[10][12][20]/C
                         clock pessimism              0.129   103.006    
                         clock uncertainty           -1.500   101.506    
    SLICE_X106Y40        FDCE (Setup_fdce_C_D)        0.029   101.535    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[10][12][20]
  -------------------------------------------------------------------
                         required time                        101.535    
                         arrival time                         -30.307    
  -------------------------------------------------------------------
                         slack                                 71.228    

Slack (MET) :             71.231ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][6][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.348ns  (logic 0.580ns (2.121%)  route 26.768ns (97.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.768    30.183    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y40        LUT3 (Prop_lut3_I2_O)        0.124    30.307 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[1][6][20]_i_1/O
                         net (fo=1, routed)           0.000    30.307    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[1][6][20]_i_1_n_0
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.698   102.878    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][6][20]/C
                         clock pessimism              0.129   103.006    
                         clock uncertainty           -1.500   101.506    
    SLICE_X106Y40        FDCE (Setup_fdce_C_D)        0.032   101.538    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][6][20]
  -------------------------------------------------------------------
                         required time                        101.538    
                         arrival time                         -30.307    
  -------------------------------------------------------------------
                         slack                                 71.231    

Slack (MET) :             71.238ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][1][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.340ns  (logic 0.580ns (2.121%)  route 26.760ns (97.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.760    30.175    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y40        LUT3 (Prop_lut3_I2_O)        0.124    30.299 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[13][1][21]_i_1/O
                         net (fo=1, routed)           0.000    30.299    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[13][1][21]_i_1_n_0
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.698   102.878    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][1][21]/C
                         clock pessimism              0.129   103.006    
                         clock uncertainty           -1.500   101.506    
    SLICE_X106Y40        FDCE (Setup_fdce_C_D)        0.031   101.537    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][1][21]
  -------------------------------------------------------------------
                         required time                        101.537    
                         arrival time                         -30.299    
  -------------------------------------------------------------------
                         slack                                 71.238    

Slack (MET) :             71.238ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[5][1][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.384ns  (logic 0.610ns (2.228%)  route 26.774ns (97.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.774    30.189    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y40        LUT3 (Prop_lut3_I2_O)        0.154    30.343 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[5][1][20]_i_1/O
                         net (fo=1, routed)           0.000    30.343    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[5][1][20]_i_1_n_0
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[5][1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.698   102.878    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[5][1][20]/C
                         clock pessimism              0.129   103.006    
                         clock uncertainty           -1.500   101.506    
    SLICE_X106Y40        FDCE (Setup_fdce_C_D)        0.075   101.581    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[5][1][20]
  -------------------------------------------------------------------
                         required time                        101.581    
                         arrival time                         -30.343    
  -------------------------------------------------------------------
                         slack                                 71.238    

Slack (MET) :             71.246ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[3][5][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.376ns  (logic 0.608ns (2.221%)  route 26.768ns (97.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/transpose_reg/Q
                         net (fo=7681, routed)       26.768    30.183    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][2][0]_0
    SLICE_X106Y40        LUT3 (Prop_lut3_I2_O)        0.152    30.335 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[3][5][20]_i_1/O
                         net (fo=1, routed)           0.000    30.335    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[3][5][20]_i_1_n_0
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[3][5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.698   102.878    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X106Y40        FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[3][5][20]/C
                         clock pessimism              0.129   103.006    
                         clock uncertainty           -1.500   101.506    
    SLICE_X106Y40        FDCE (Setup_fdce_C_D)        0.075   101.581    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[3][5][20]
  -------------------------------------------------------------------
                         required time                        101.581    
                         arrival time                         -30.335    
  -------------------------------------------------------------------
                         slack                                 71.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.942%)  route 0.218ns (63.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.551     0.887    SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X51Y59         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.218     1.233    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIC1
    SLICE_X46Y57         RAMD32                                       r  SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.823     1.189    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X46Y57         RAMD32                                       r  SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.214    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[4][11][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[4][11][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.665%)  route 0.214ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.556     0.891    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X51Y38         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[4][11][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[4][11][27]/Q
                         net (fo=1, routed)           0.214     1.247    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[4][11]_398[27]
    SLICE_X47Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[4][11][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.825     1.191    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X47Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[4][11][27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y37         FDCE (Hold_fdce_C_D)         0.070     1.226    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[4][11][27]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[11][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[6][11][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.223%)  route 0.218ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.558     0.894    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clk
    SLICE_X53Y45         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[11][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[11][27]/Q
                         net (fo=17, routed)          0.218     1.253    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[9][11][31]_0[27]
    SLICE_X49Y42         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[6][11][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.828     1.194    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X49Y42         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[6][11][27]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDCE (Hold_fdce_C_D)         0.072     1.231    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[6][11][27]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.256ns (61.757%)  route 0.159ns (38.243%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.546     0.882    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y70         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]/Q
                         net (fo=2, routed)           0.159     1.181    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[12]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.226 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[13]_i_4/O
                         net (fo=1, routed)           0.000     1.226    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[13]_i_4_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.296 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.296    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[13]_i_1_n_7
    SLICE_X50Y70         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.809     1.175    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X50Y70         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[12]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.134     1.274    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[3][9][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[6][12][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.231ns (55.228%)  route 0.187ns (44.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.614     0.950    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X95Y49         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[3][9][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDCE (Prop_fdce_C_Q)         0.128     1.078 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[3][9][20]/Q
                         net (fo=2, routed)           0.187     1.265    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[3][9]_182[20]
    SLICE_X96Y50         LUT3 (Prop_lut3_I0_O)        0.103     1.368 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[6][12][20]_i_1/O
                         net (fo=1, routed)           0.000     1.368    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[6][12][20]_i_1_n_0
    SLICE_X96Y50         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[6][12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.878     1.244    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X96Y50         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[6][12][20]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X96Y50         FDCE (Hold_fdce_C_D)         0.131     1.345    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[6][12][20]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[13][2][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][2][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.621%)  route 0.176ns (54.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.577     0.913    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X54Y50         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[13][2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.148     1.061 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[13][2][30]/Q
                         net (fo=1, routed)           0.176     1.237    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[13][2]_471[30]
    SLICE_X54Y48         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.851     1.217    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X54Y48         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][2][30]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y48         FDCE (Hold_fdce_C_D)         0.023     1.210    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[13][2][30]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[3][9][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[3][9][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.795%)  route 0.187ns (45.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.614     0.950    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X95Y49         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[3][9][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDCE (Prop_fdce_C_Q)         0.128     1.078 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[3][9][20]/Q
                         net (fo=2, routed)           0.187     1.265    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[3][9]_182[20]
    SLICE_X96Y50         LUT3 (Prop_lut3_I1_O)        0.099     1.364 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[3][9][20]_i_1/O
                         net (fo=1, routed)           0.000     1.364    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[3][9][20]_i_1_n_0
    SLICE_X96Y50         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[3][9][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.878     1.244    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X96Y50         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[3][9][20]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X96Y50         FDCE (Hold_fdce_C_D)         0.121     1.335    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[3][9][20]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.596     0.932    SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X19Y49         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.056     1.128    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X18Y49         RAMD32                                       r  SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.866     1.232    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X18Y49         RAMD32                                       r  SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.657%)  route 0.183ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.551     0.887    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y57         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[106]/Q
                         net (fo=1, routed)           0.183     1.218    SOC_DMA_V2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[105]
    SLICE_X48Y56         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.824     1.190    SOC_DMA_V2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y56         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][106]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.022     1.177    SOC_DMA_V2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][106]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/S2MMV2_0/inst/S2MMV2_v1_0_M00_AXIS_inst/stream_data_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.562%)  route 0.196ns (60.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.556     0.892    SOC_DMA_V2_i/S2MMV2_0/inst/S2MMV2_v1_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X44Y53         FDRE                                         r  SOC_DMA_V2_i/S2MMV2_0/inst/S2MMV2_v1_0_M00_AXIS_inst/stream_data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  SOC_DMA_V2_i/S2MMV2_0/inst/S2MMV2_v1_0_M00_AXIS_inst/stream_data_out_reg[30]/Q
                         net (fo=2, routed)           0.196     1.215    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[30]
    SLICE_X53Y53         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.820     1.186    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y53         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[30]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y53         FDRE (Hold_fdre_C_D)         0.023     1.174    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y9     SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y9     SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y10    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y10    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y7     SOC_DMA_V2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y7     SOC_DMA_V2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8     SOC_DMA_V2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8     SOC_DMA_V2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y83    SOC_DMA_V2_i/S2MMV2_0/inst/S2MMV2_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y54    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y54    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y54    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y54    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y54    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y54    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y54    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y54    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y65    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X30Y65    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X66Y63    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       56.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.911ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][7][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 0.667ns (1.624%)  route 40.394ns (98.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.594    44.020    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y43          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][7][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.658   102.838    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y43          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][7][16]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y43          FDCE (Recov_fdce_C_CLR)     -0.636   100.931    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][7][16]
  -------------------------------------------------------------------
                         required time                        100.931    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 56.911    

Slack (MET) :             56.911ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][13][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 0.667ns (1.624%)  route 40.394ns (98.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.594    44.020    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y43          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][13][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.658   102.838    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y43          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][13][16]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y43          FDCE (Recov_fdce_C_CLR)     -0.636   100.931    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][13][16]
  -------------------------------------------------------------------
                         required time                        100.931    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 56.911    

Slack (MET) :             56.911ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[2][14][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 0.667ns (1.624%)  route 40.394ns (98.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.594    44.020    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y43          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[2][14][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.658   102.838    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y43          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[2][14][16]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y43          FDCE (Recov_fdce_C_CLR)     -0.636   100.931    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[2][14][16]
  -------------------------------------------------------------------
                         required time                        100.931    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 56.911    

Slack (MET) :             56.911ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[2][7][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 0.667ns (1.624%)  route 40.394ns (98.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.594    44.020    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y43          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[2][7][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.658   102.838    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y43          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[2][7][16]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y43          FDCE (Recov_fdce_C_CLR)     -0.636   100.931    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[2][7][16]
  -------------------------------------------------------------------
                         required time                        100.931    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 56.911    

Slack (MET) :             56.911ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[5][6][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 0.667ns (1.624%)  route 40.394ns (98.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.594    44.020    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y43          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[5][6][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.658   102.838    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y43          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[5][6][16]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y43          FDCE (Recov_fdce_C_CLR)     -0.636   100.931    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[5][6][16]
  -------------------------------------------------------------------
                         required time                        100.931    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 56.911    

Slack (MET) :             56.911ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[8][0][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 0.667ns (1.624%)  route 40.394ns (98.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.594    44.020    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y43          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[8][0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.658   102.838    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y43          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[8][0][16]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y43          FDCE (Recov_fdce_C_CLR)     -0.636   100.931    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[8][0][16]
  -------------------------------------------------------------------
                         required time                        100.931    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 56.911    

Slack (MET) :             56.911ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[8][13][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 0.667ns (1.624%)  route 40.394ns (98.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.594    44.020    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y43          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[8][13][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.658   102.838    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y43          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[8][13][16]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y43          FDCE (Recov_fdce_C_CLR)     -0.636   100.931    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[8][13][16]
  -------------------------------------------------------------------
                         required time                        100.931    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 56.911    

Slack (MET) :             56.911ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][10][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 0.667ns (1.624%)  route 40.394ns (98.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.594    44.020    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y43          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][10][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.658   102.838    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y43          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][10][16]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y43          FDCE (Recov_fdce_C_CLR)     -0.636   100.931    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[9][10][16]
  -------------------------------------------------------------------
                         required time                        100.931    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 56.911    

Slack (MET) :             57.048ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[7][11][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        40.922ns  (logic 0.667ns (1.630%)  route 40.255ns (98.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 102.837 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.455    43.881    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y42          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[7][11][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.657   102.837    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y42          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[7][11][16]/C
                         clock pessimism              0.230   103.066    
                         clock uncertainty           -1.500   101.566    
    SLICE_X7Y42          FDCE (Recov_fdce_C_CLR)     -0.636   100.930    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[7][11][16]
  -------------------------------------------------------------------
                         required time                        100.930    
                         arrival time                         -43.881    
  -------------------------------------------------------------------
                         slack                                 57.048    

Slack (MET) :             57.048ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[7][12][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        40.922ns  (logic 0.667ns (1.630%)  route 40.255ns (98.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 102.837 - 100.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.665     2.959    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.518     3.477 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RFRESET_reg/Q
                         net (fo=2, routed)           0.800     4.277    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/RFRESET
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.149     4.426 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2/O
                         net (fo=16384, routed)      39.455    43.881    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem[0][15][31]_i_2_n_0
    SLICE_X7Y42          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[7][12][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.657   102.837    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X7Y42          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[7][12][16]/C
                         clock pessimism              0.230   103.066    
                         clock uncertainty           -1.500   101.566    
    SLICE_X7Y42          FDCE (Recov_fdce_C_CLR)     -0.636   100.930    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[7][12][16]
  -------------------------------------------------------------------
                         required time                        100.930    
                         arrival time                         -43.881    
  -------------------------------------------------------------------
                         slack                                 57.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.246ns (34.654%)  route 0.464ns (65.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.559     0.895    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.148     1.043 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg/Q
                         net (fo=116, routed)         0.333     1.375    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[15][31]_C_1
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.098     1.473 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_LDC_i_2/O
                         net (fo=2, routed)           0.131     1.604    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_LDC_i_2_n_0
    SLICE_X51Y33         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.818     1.184    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X51Y33         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_C/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_C
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][6]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.178%)  route 0.299ns (56.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.579     0.915    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X64Y17         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.128     1.043 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][6]/Q
                         net (fo=2, routed)           0.178     1.221    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][31]_C_0[6]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.320 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][6]_LDC_i_1/O
                         net (fo=2, routed)           0.121     1.440    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][6]_LDC_i_1_n_0
    SLICE_X60Y18         FDPE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.844     1.210    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X60Y18         FDPE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][6]_P/C
                         clock pessimism             -0.263     0.947    
    SLICE_X60Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][6]_P
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][2]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.368%)  route 0.309ns (59.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.576     0.912    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X62Y20         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][2]/Q
                         net (fo=2, routed)           0.113     1.188    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][31]_C_0[2]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.233 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][2]_LDC_i_2/O
                         net (fo=2, routed)           0.196     1.429    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][2]_LDC_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.841     1.207    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X60Y21         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][2]_C/C
                         clock pessimism             -0.282     0.925    
    SLICE_X60Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[3][2]_C
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][6]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.034%)  route 0.377ns (66.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.579     0.915    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X65Y17         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][6]/Q
                         net (fo=2, routed)           0.120     1.176    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][31]_C_0[6]
    SLICE_X65Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.221 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][6]_LDC_i_2/O
                         net (fo=2, routed)           0.257     1.478    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][6]_LDC_i_2_n_0
    SLICE_X58Y18         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.843     1.209    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X58Y18         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][6]_C/C
                         clock pessimism             -0.263     0.946    
    SLICE_X58Y18         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][6]_C
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.246ns (32.281%)  route 0.516ns (67.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.559     0.895    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.148     1.043 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg/Q
                         net (fo=116, routed)         0.334     1.376    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[15][31]_C_1
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.098     1.474 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_LDC_i_1/O
                         net (fo=2, routed)           0.182     1.657    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_LDC_i_1_n_0
    SLICE_X53Y33         FDPE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.818     1.184    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X53Y33         FDPE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_P/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     1.054    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][19]_P
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[12][1]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.481%)  route 0.606ns (76.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.556     0.892    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X40Y17         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][1]/Q
                         net (fo=2, routed)           0.284     1.316    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[12][31]_C_0[1]
    SLICE_X40Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.361 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[12][1]_LDC_i_2/O
                         net (fo=2, routed)           0.322     1.684    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[12][1]_LDC_i_2_n_0
    SLICE_X51Y10         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[12][1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.823     1.189    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X51Y10         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[12][1]_C/C
                         clock pessimism             -0.035     1.154    
    SLICE_X51Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[12][1]_C
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][27]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.697%)  route 0.633ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.561     0.896    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__4/Q
                         net (fo=116, routed)         0.275     1.312    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[5][3]_C_0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.357 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][27]_LDC_i_2/O
                         net (fo=2, routed)           0.359     1.716    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][27]_LDC_i_2_n_0
    SLICE_X32Y55         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.825     1.191    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X32Y55         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][27]_C/C
                         clock pessimism             -0.030     1.161    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][27]_C
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][2]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.382%)  route 0.407ns (68.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.560     0.896    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X39Y11         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][2]/Q
                         net (fo=2, routed)           0.283     1.319    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][31]_C_0[2]
    SLICE_X42Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.364 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][2]_LDC_i_2/O
                         net (fo=2, routed)           0.124     1.488    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][2]_LDC_i_2_n_0
    SLICE_X43Y7          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.828     1.194    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X43Y7          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][2]_C/C
                         clock pessimism             -0.263     0.931    
    SLICE_X43Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.839    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][2]_C
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][9]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.246ns (40.868%)  route 0.356ns (59.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.557     0.893    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X36Y16         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.148     1.041 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][9]/Q
                         net (fo=2, routed)           0.221     1.261    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][31]_C_0[9]
    SLICE_X38Y16         LUT2 (Prop_lut2_I0_O)        0.098     1.359 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][9]_LDC_i_1/O
                         net (fo=2, routed)           0.135     1.494    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][9]_LDC_i_1_n_0
    SLICE_X40Y16         FDPE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.822     1.188    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X40Y16         FDPE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][9]_P/C
                         clock pessimism             -0.263     0.925    
    SLICE_X40Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     0.830    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[1][9]_P
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.797%)  route 0.630ns (77.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.574     0.910    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X57Y29         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][21]/Q
                         net (fo=2, routed)           0.222     1.272    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][31]_C_0[21]
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.317 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_LDC_i_2/O
                         net (fo=2, routed)           0.408     1.725    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_LDC_i_2_n_0
    SLICE_X49Y32         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.821     1.187    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X49Y32         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_C/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_C
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.665    





