Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5b72e32829474c2fa5f9fd1ec9e8f9c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot majority_of_five_test_fixture_behav xil_defaultlib.majority_of_five_test_fixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Eastonco/Documents/EE214/assignment3.2/assignment3.2.srcs/sources_1/new/source.v" Line 1. Module source doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eastonco/Documents/EE214/assignment3.2/assignment3.2.srcs/sources_1/new/source.v" Line 1. Module source doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.source
Compiling module xil_defaultlib.majority_of_five_test_fixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot majority_of_five_test_fixture_behav
