

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_70_5_proc3'
================================================================
* Date:           Wed Jan 28 08:25:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_16x16_proj
* Solution:       int8_16x16_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      265|      265|  1.325 us|  1.325 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_5_VITIS_LOOP_72_6  |      263|      263|         9|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1040|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      117|    -|
|Register             |        -|     -|      444|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      444|     1189|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln70_fu_180_p2                |         +|   0|  0|   15|           8|           1|
    |j_fu_193_p2                       |         +|   0|  0|   12|           5|           1|
    |ap_block_state3_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |       and|   0|  0|    2|           1|           1|
    |ap_condition_217                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_396                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_401                  |       and|   0|  0|    2|           1|           1|
    |first_iter_0_fu_174_p2            |      icmp|   0|  0|   12|           5|           1|
    |icmp_ln70_fu_205_p2               |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln72_fu_199_p2               |      icmp|   0|  0|   13|           5|           6|
    |lshr_ln73_fu_268_p2               |      lshr|   0|  0|  950|         256|         256|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |select_ln70_fu_166_p3             |    select|   0|  0|    5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1040|         297|         278|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |C_blk_n                                  |   9|          2|    1|          2|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg         |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln727_phi_fu_143_p4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten4_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten4_load_1  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j6_load                 |   9|          2|    5|         10|
    |c_stream_blk_n                           |   9|          2|    1|          2|
    |gmem_c_blk_n_AW                          |   9|          2|    1|          2|
    |gmem_c_blk_n_B                           |   9|          2|    1|          2|
    |gmem_c_blk_n_W                           |   9|          2|    1|          2|
    |indvar_flatten4_fu_80                    |   9|          2|    8|         16|
    |j6_fu_84                                 |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 117|         26|   42|         84|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |    1|   0|    1|          0|
    |first_iter_08_reg_128                |    1|   0|    1|          0|
    |first_iter_08_reg_128_pp0_iter1_reg  |    1|   0|    1|          0|
    |first_iter_0_reg_311                 |    1|   0|    1|          0|
    |gmem_c_addr_reg_329                  |   64|   0|   64|          0|
    |icmp_ln70_reg_325                    |    1|   0|    1|          0|
    |icmp_ln72_reg_320                    |    1|   0|    1|          0|
    |indvar_flatten4_fu_80                |    8|   0|    8|          0|
    |j6_fu_84                             |    5|   0|    5|          0|
    |row_c15_fu_88                        |  256|   0|  256|          0|
    |trunc_ln73_1_reg_334                 |   16|   0|   16|          0|
    |trunc_ln73_reg_315                   |    4|   0|    4|          0|
    |trunc_ln73_reg_315_pp0_iter1_reg     |    4|   0|    4|          0|
    |icmp_ln70_reg_325                    |   64|  32|    1|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  444|  32|  381|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_70_5_proc3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_70_5_proc3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_70_5_proc3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_70_5_proc3|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_70_5_proc3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_70_5_proc3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_70_5_proc3|  return value|
|C_dout                   |   in|   64|     ap_fifo|                           C|       pointer|
|C_num_data_valid         |   in|    3|     ap_fifo|                           C|       pointer|
|C_fifo_cap               |   in|    3|     ap_fifo|                           C|       pointer|
|C_empty_n                |   in|    1|     ap_fifo|                           C|       pointer|
|C_read                   |  out|    1|     ap_fifo|                           C|       pointer|
|c_stream_dout            |   in|  256|     ap_fifo|                    c_stream|       pointer|
|c_stream_num_data_valid  |   in|    3|     ap_fifo|                    c_stream|       pointer|
|c_stream_fifo_cap        |   in|    3|     ap_fifo|                    c_stream|       pointer|
|c_stream_empty_n         |   in|    1|     ap_fifo|                    c_stream|       pointer|
|c_stream_read            |  out|    1|     ap_fifo|                    c_stream|       pointer|
|m_axi_gmem_c_AWVALID     |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWREADY     |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWADDR      |  out|   64|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWID        |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWLEN       |  out|   32|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWSIZE      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWBURST     |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWLOCK      |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWCACHE     |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWPROT      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWQOS       |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWREGION    |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWUSER      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WVALID      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WREADY      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WDATA       |  out|   16|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WSTRB       |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WLAST       |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WID         |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WUSER       |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARVALID     |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARREADY     |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARADDR      |  out|   64|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARID        |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARLEN       |  out|   32|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARSIZE      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARBURST     |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARLOCK      |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARCACHE     |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARPROT      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARQOS       |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARREGION    |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARUSER      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RVALID      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RREADY      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RDATA       |   in|   16|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RLAST       |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RID         |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RFIFONUM    |   in|   10|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RUSER       |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RRESP       |   in|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BVALID      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BREADY      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BRESP       |   in|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BID         |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BUSER       |   in|    1|       m_axi|                      gmem_c|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten4 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j6 = alloca i32 1"   --->   Operation 13 'alloca' 'j6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row_c15 = alloca i32 1"   --->   Operation 14 'alloca' 'row_c15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln709 = alloca i32 1"   --->   Operation 15 'alloca' 'sext_ln709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_c, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j6"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten4"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%first_iter_08 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc58.split"   --->   Operation 22 'phi' 'first_iter_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%icmp_ln727 = phi i1 0, void %newFuncRoot, i1 %icmp_ln72, void %new.latch.for.inc58.split" [matrix_multiply_16x16.cpp:72]   --->   Operation 23 'phi' 'icmp_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %first_iter_08, void %for.inc61, void %for.first.iter.for.inc61" [matrix_multiply_16x16.cpp:72]   --->   Operation 24 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten4_load = load i8 %indvar_flatten4" [matrix_multiply_16x16.cpp:70]   --->   Operation 25 'load' 'indvar_flatten4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j6_load = load i5 %j6" [matrix_multiply_16x16.cpp:70]   --->   Operation 26 'load' 'j6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_5_VITIS_LOOP_72_6_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln70 = select i1 %icmp_ln727, i5 0, i5 %j6_load" [matrix_multiply_16x16.cpp:70]   --->   Operation 29 'select' 'select_ln70' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%first_iter_0 = icmp_eq  i5 %select_ln70, i5 0" [matrix_multiply_16x16.cpp:70]   --->   Operation 30 'icmp' 'first_iter_0' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln70 = add i8 %indvar_flatten4_load, i8 1" [matrix_multiply_16x16.cpp:70]   --->   Operation 31 'add' 'add_ln70' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %first_iter_0, void %for.inc58.split, void %for.first.iter.for.inc58" [matrix_multiply_16x16.cpp:72]   --->   Operation 32 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten4_load_1 = load i8 %indvar_flatten4" [matrix_multiply_16x16.cpp:70]   --->   Operation 33 'load' 'indvar_flatten4_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i5 %select_ln70" [matrix_multiply_16x16.cpp:73]   --->   Operation 34 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%j = add i5 %select_ln70, i5 1" [matrix_multiply_16x16.cpp:72]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln72 = icmp_eq  i5 %j, i5 16" [matrix_multiply_16x16.cpp:72]   --->   Operation 36 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln70 = icmp_eq  i8 %indvar_flatten4_load_1, i8 255" [matrix_multiply_16x16.cpp:70]   --->   Operation 37 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %new.latch.for.inc58.split, void %last.iter.for.inc58.split" [matrix_multiply_16x16.cpp:70]   --->   Operation 38 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln72 = store i5 %j, i5 %j6" [matrix_multiply_16x16.cpp:72]   --->   Operation 39 'store' 'store_ln72' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln70 = store i8 %add_ln70, i8 %indvar_flatten4" [matrix_multiply_16x16.cpp:70]   --->   Operation 40 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %new.header, void %for.end63" [matrix_multiply_16x16.cpp:70]   --->   Operation 41 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 42 [1/1] (1.41ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %C"   --->   Operation 42 'read' 'C_read' <Predicate = (first_iter_08)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %C_read, i32 1, i32 63" [matrix_multiply_16x16.cpp:70]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i63 %trunc_ln" [matrix_multiply_16x16.cpp:70]   --->   Operation 44 'sext' 'sext_ln70' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_c_addr = getelementptr i16 %gmem_c, i64 %sext_ln70" [matrix_multiply_16x16.cpp:70]   --->   Operation 45 'getelementptr' 'gmem_c_addr' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln70 = store i64 %sext_ln70, i64 %sext_ln709" [matrix_multiply_16x16.cpp:70]   --->   Operation 46 'store' 'store_ln70' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.42ns)   --->   "%row_c = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %c_stream" [matrix_multiply_16x16.cpp:71]   --->   Operation 47 'read' 'row_c' <Predicate = (first_iter_0)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln71 = store i256 %row_c, i256 %row_c15" [matrix_multiply_16x16.cpp:71]   --->   Operation 48 'store' 'store_ln71' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc58.split" [matrix_multiply_16x16.cpp:72]   --->   Operation 49 'br' 'br_ln72' <Predicate = (first_iter_0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 50 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem_c_addr, i64 256" [matrix_multiply_16x16.cpp:70]   --->   Operation 50 'writereq' 'empty' <Predicate = (first_iter_08)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc61" [matrix_multiply_16x16.cpp:72]   --->   Operation 51 'br' 'br_ln72' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%row_c15_load = load i256 %row_c15" [matrix_multiply_16x16.cpp:73]   --->   Operation 52 'load' 'row_c15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln709_load = load i64 %sext_ln709" [matrix_multiply_16x16.cpp:70]   --->   Operation 53 'load' 'sext_ln709_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln73, i4 0" [matrix_multiply_16x16.cpp:73]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %shl_ln" [matrix_multiply_16x16.cpp:73]   --->   Operation 55 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.20ns)   --->   "%lshr_ln73 = lshr i256 %row_c15_load, i256 %zext_ln73" [matrix_multiply_16x16.cpp:73]   --->   Operation 56 'lshr' 'lshr_ln73' <Predicate = true> <Delay = 1.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i256 %lshr_ln73" [matrix_multiply_16x16.cpp:73]   --->   Operation 57 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_c_addr_1 = getelementptr i16 %gmem_c, i64 %sext_ln709_load" [matrix_multiply_16x16.cpp:70]   --->   Operation 58 'getelementptr' 'gmem_c_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_16x16.cpp:72]   --->   Operation 59 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.65ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem_c_addr_1, i16 %trunc_ln73_1, i2 3" [matrix_multiply_16x16.cpp:73]   --->   Operation 60 'write' 'write_ln73' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 61 [5/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 61 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 62 [4/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 62 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 63 [3/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 63 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 64 [2/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 64 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 65 [1/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 65 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc58.split"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten4        (alloca           ) [ 0100000000]
j6                     (alloca           ) [ 0100000000]
row_c15                (alloca           ) [ 0111000000]
sext_ln709             (alloca           ) [ 0111000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
first_iter_08          (phi              ) [ 0111000000]
icmp_ln727             (phi              ) [ 0100000000]
br_ln72                (br               ) [ 0000000000]
indvar_flatten4_load   (load             ) [ 0000000000]
j6_load                (load             ) [ 0000000000]
specloopname_ln0       (specloopname     ) [ 0000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
select_ln70            (select           ) [ 0000000000]
first_iter_0           (icmp             ) [ 0110000000]
add_ln70               (add              ) [ 0000000000]
br_ln72                (br               ) [ 0000000000]
indvar_flatten4_load_1 (load             ) [ 0000000000]
trunc_ln73             (trunc            ) [ 0111000000]
j                      (add              ) [ 0000000000]
icmp_ln72              (icmp             ) [ 0100000000]
icmp_ln70              (icmp             ) [ 0111111111]
br_ln70                (br               ) [ 0000000000]
store_ln72             (store            ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
br_ln70                (br               ) [ 0100000000]
C_read                 (read             ) [ 0000000000]
trunc_ln               (partselect       ) [ 0000000000]
sext_ln70              (sext             ) [ 0000000000]
gmem_c_addr            (getelementptr    ) [ 0101000000]
store_ln70             (store            ) [ 0000000000]
row_c                  (read             ) [ 0000000000]
store_ln71             (store            ) [ 0000000000]
br_ln72                (br               ) [ 0000000000]
empty                  (writereq         ) [ 0000000000]
br_ln72                (br               ) [ 0000000000]
row_c15_load           (load             ) [ 0000000000]
sext_ln709_load        (load             ) [ 0000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000]
zext_ln73              (zext             ) [ 0000000000]
lshr_ln73              (lshr             ) [ 0000000000]
trunc_ln73_1           (trunc            ) [ 0100100000]
gmem_c_addr_1          (getelementptr    ) [ 0100111111]
specpipeline_ln72      (specpipeline     ) [ 0000000000]
write_ln73             (write            ) [ 0000000000]
empty_108              (writeresp        ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_70_5_VITIS_LOOP_72_6_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten4_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j6_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="row_c15_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_c15/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln709_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sext_ln709/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="C_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="row_c_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="256" slack="0"/>
<pin id="104" dir="0" index="1" bw="256" slack="0"/>
<pin id="105" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_c/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_writereq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="1"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln73_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="1"/>
<pin id="118" dir="0" index="2" bw="16" slack="1"/>
<pin id="119" dir="0" index="3" bw="1" slack="0"/>
<pin id="120" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_writeresp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_108/5 "/>
</bind>
</comp>

<comp id="128" class="1005" name="first_iter_08_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_08 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="first_iter_08_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_08/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="icmp_ln727_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln727 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln727_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln727/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten4_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten4_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="j6_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j6_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="select_ln70_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="first_iter_0_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln70_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten4_load_1_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten4_load_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln73_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln72_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln70_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln72_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln70_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="63" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="0" index="3" bw="7" slack="0"/>
<pin id="226" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln70_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="63" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="gmem_c_addr_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_c_addr/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln70_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="63" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="1"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln71_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="256" slack="0"/>
<pin id="248" dir="0" index="1" bw="256" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="row_c15_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="256" slack="2"/>
<pin id="253" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_c15_load/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln709_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="2"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sext_ln709_load/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="shl_ln_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="2"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln73_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="lshr_ln73_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="256" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln73/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln73_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="256" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_1/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="gmem_c_addr_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_c_addr_1/3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="indvar_flatten4_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="j6_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="row_c15_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="256" slack="1"/>
<pin id="301" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="row_c15 "/>
</bind>
</comp>

<comp id="305" class="1005" name="sext_ln709_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln709 "/>
</bind>
</comp>

<comp id="311" class="1005" name="first_iter_0_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="315" class="1005" name="trunc_ln73_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="2"/>
<pin id="317" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln73 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln72_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln70_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="329" class="1005" name="gmem_c_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_c_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="trunc_ln73_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="1"/>
<pin id="336" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln73_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="gmem_c_addr_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_c_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="74" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="76" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="127"><net_src comp="78" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="171"><net_src comp="143" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="160" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="166" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="166" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="186" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="193" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="180" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="96" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="221" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="231" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="102" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="251" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="254" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="80" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="295"><net_src comp="84" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="302"><net_src comp="88" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="308"><net_src comp="92" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="314"><net_src comp="174" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="189" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="323"><net_src comp="199" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="328"><net_src comp="205" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="235" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="337"><net_src comp="274" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="342"><net_src comp="278" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_c | {3 4 5 6 7 8 9 }
 - Input state : 
	Port: Loop_VITIS_LOOP_70_5_proc3 : C | {2 }
	Port: Loop_VITIS_LOOP_70_5_proc3 : gmem_c | {}
	Port: Loop_VITIS_LOOP_70_5_proc3 : c_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		first_iter_08 : 1
		icmp_ln727 : 1
		br_ln72 : 2
		indvar_flatten4_load : 1
		j6_load : 1
		select_ln70 : 2
		first_iter_0 : 3
		add_ln70 : 2
		br_ln72 : 4
		indvar_flatten4_load_1 : 1
		trunc_ln73 : 3
		j : 3
		icmp_ln72 : 4
		icmp_ln70 : 2
		br_ln70 : 3
		store_ln72 : 4
		store_ln70 : 3
		br_ln70 : 3
	State 2
		sext_ln70 : 1
		gmem_c_addr : 2
		store_ln70 : 2
	State 3
		zext_ln73 : 1
		lshr_ln73 : 2
		trunc_ln73_1 : 3
		gmem_c_addr_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   lshr   |     lshr_ln73_fu_268    |    0    |   950   |
|----------|-------------------------|---------|---------|
|          |   first_iter_0_fu_174   |    0    |    12   |
|   icmp   |     icmp_ln72_fu_199    |    0    |    12   |
|          |     icmp_ln70_fu_205    |    0    |    15   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln70_fu_180     |    0    |    15   |
|          |         j_fu_193        |    0    |    12   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln70_fu_166   |    0    |    5    |
|----------|-------------------------|---------|---------|
|   read   |    C_read_read_fu_96    |    0    |    0    |
|          |    row_c_read_fu_102    |    0    |    0    |
|----------|-------------------------|---------|---------|
| writereq |  empty_writereq_fu_108  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln73_write_fu_115 |    0    |    0    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_123  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln73_fu_189    |    0    |    0    |
|          |   trunc_ln73_1_fu_274   |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_221     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln70_fu_231    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_257      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln73_fu_264    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   1021  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| first_iter_08_reg_128 |    1   |
|  first_iter_0_reg_311 |    1   |
| gmem_c_addr_1_reg_339 |   16   |
|  gmem_c_addr_reg_329  |   16   |
|   icmp_ln70_reg_325   |    1   |
|   icmp_ln727_reg_140  |    1   |
|   icmp_ln72_reg_320   |    1   |
|indvar_flatten4_reg_284|    8   |
|       j6_reg_292      |    5   |
|    row_c15_reg_299    |   256  |
|   sext_ln709_reg_305  |   64   |
|  trunc_ln73_1_reg_334 |   16   |
|   trunc_ln73_reg_315  |    4   |
+-----------------------+--------+
|         Total         |   390  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1021  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   390  |    -   |
+-----------+--------+--------+
|   Total   |   390  |  1021  |
+-----------+--------+--------+
