&soc {
	sn_fuse: snfuse@0xa4128 {
		compatible = "qcom,sn-fuse";
		reg = <0xa4128 0x4>,
		      <0x00a0120 0x4>;
		reg-names = "sn-base","cfi-base";
	};

	qcom,msm_fastrpc {
		qcom,secure-domains = <0x03>;
	};
};

&qcom_seecom {
	compatible = "qcom,qseecom";
	reg = <0x84a00000 0x1900000>;
	reg-names = "secapp-region";
	qcom,hlos-num-ce-hw-instances = <1>;
	qcom,hlos-ce-hw-instance = <0>;
	qcom,qsee-ce-hw-instance = <0>;
	qcom,disk-encrypt-pipe-pair = <2>;
	qcom,support-fde;
	qcom,commonlib64-loaded-by-uefi;
	qcom,msm-bus,name = "qseecom-noc";
	qcom,msm-bus,num-cases = <4>;
	qcom,msm-bus,num-paths = <1>;
	qcom,support-bus-scaling;
	qcom,msm-bus,vectors-KBps =
		<55 512 0 0>,
		<55 512 0 0>,
		<55 512 120000 1200000>,
		<55 512 393600 3936000>;
	clocks = <&clock_gcc clk_crypto_clk_src>,
		<&clock_gcc clk_gcc_crypto_clk>,
		<&clock_gcc clk_gcc_crypto_ahb_clk>,
		<&clock_gcc clk_gcc_crypto_axi_clk>;
	clock-names = "core_clk_src", "core_clk",
		"iface_clk", "bus_clk";
	qcom,ce-opp-freq = <100000000>;
};

&other_ext_mem {
	reg = <0x0 0x84a00000 0x0 0x1d00000>;
};

&adsp_fw_mem {
	reg = <0x0 0x8bd00000 0x0 0x1800000>;
};

&wcnss_fw_mem {
	reg = <0x0 0x8d500000 0x0 0x700000>;
};

&sdhc_1 {
	qcom,ddr-config = <0x00040868>;
};

&qusb_phy {
	qcom,qusb-phy-init-seq = <0xf8 0x80
				0xd3 0x84
				0x83 0x88
				0xc0 0x8c
				0x14 0x9c
				0x30 0x08
				0x79 0x0c
				0x21 0x10
				0x00 0x90
				0x9f 0x1c
				0x00 0x18>;
};