// Seed: 3530839890
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wire id_2
    , id_4
);
  logic [1 : -1] id_5;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    output wor id_7,
    output wor id_8,
    output tri1 id_9,
    output uwire id_10,
    output supply1 id_11
    , id_14,
    output tri id_12
);
  wire  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_10
  );
endmodule
