{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697706012583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697706012591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 11:00:12 2023 " "Processing started: Thu Oct 19 11:00:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697706012591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697706012591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off readkey -c readkey " "Command: quartus_map --read_settings_files=on --write_settings_files=off readkey -c readkey" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697706012592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697706013705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697706013705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showkey_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showkey_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 showkey-bhv " "Found design unit 1: showkey-bhv" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697706026313 ""} { "Info" "ISGN_ENTITY_NAME" "1 showkey " "Found entity 1: showkey" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697706026313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697706026313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readkey_simple_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readkey_simple_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readkey_simple_test-test " "Found design unit 1: readkey_simple_test-test" {  } { { "readkey_simple_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_simple_test.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697706026319 ""} { "Info" "ISGN_ENTITY_NAME" "1 readkey_simple_test " "Found entity 1: readkey_simple_test" {  } { { "readkey_simple_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_simple_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697706026319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697706026319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readkey_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readkey_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readkey-bhv " "Found design unit 1: readkey-bhv" {  } { { "readkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_entity.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697706026325 ""} { "Info" "ISGN_ENTITY_NAME" "1 readkey " "Found entity 1: readkey" {  } { { "readkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_entity.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697706026325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697706026325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_key_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_key_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantkey-bhv " "Found design unit 1: constantkey-bhv" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/constant_key_entity.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697706026332 ""} { "Info" "ISGN_ENTITY_NAME" "1 constantkey " "Found entity 1: constantkey" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/constant_key_entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697706026332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697706026332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "readkey " "Elaborating entity \"readkey\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697706026390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showkey showkey:component1 " "Elaborating entity \"showkey\" for hierarchy \"showkey:component1\"" {  } { { "readkey_entity.vhd" "component1" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_entity.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697706026427 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_read showkey_entity.vhd(73) " "VHDL Process Statement warning at showkey_entity.vhd(73): signal \"byte_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697706026431 "|readkey|showkey:component1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scancode showkey_entity.vhd(73) " "VHDL Process Statement warning at showkey_entity.vhd(73): signal \"scancode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697706026431 "|readkey|showkey:component1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantkey constantkey:component2 " "Elaborating entity \"constantkey\" for hierarchy \"constantkey:component2\"" {  } { { "readkey_entity.vhd" "component2" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_entity.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697706026449 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_read constant_key_entity.vhd(49) " "VHDL Process Statement warning at constant_key_entity.vhd(49): signal \"byte_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/constant_key_entity.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697706026451 "|readkey|constantkey:component2"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "constantkey:component2\|previous constantkey:component2\|previous~_emulated constantkey:component2\|previous~1 " "Register \"constantkey:component2\|previous\" is converted into an equivalent circuit using register \"constantkey:component2\|previous~_emulated\" and latch \"constantkey:component2\|previous~1\"" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/constant_key_entity.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697706027137 "|readkey|constantkey:component2|previous"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1697706027137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697706027293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697706027798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697706027798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697706027888 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697706027888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697706027888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697706027888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697706027906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 11:00:27 2023 " "Processing ended: Thu Oct 19 11:00:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697706027906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697706027906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697706027906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697706027906 ""}
