
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/spi_slave_4.v" into library work
Parsing module <spi_slave_4>.
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_tx_6.v" into library work
Parsing module <serial_tx_6>.
INFO:HDLCompiler:693 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_tx_6.v" Line 14. parameter declaration becomes local in serial_tx_6 with formal parameter declaration list
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_rx_5.v" into library work
Parsing module <serial_rx_5>.
INFO:HDLCompiler:693 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/serial_rx_5.v" Line 12. parameter declaration becomes local in serial_rx_5 with formal parameter declaration list
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_rom_7.v" into library work
Parsing module <message_rom_7>.
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/cclk_detector_3.v" into library work
Parsing module <cclk_detector_3>.
INFO:HDLCompiler:693 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/cclk_detector_3.v" Line 10. parameter declaration becomes local in cclk_detector_3 with formal parameter declaration list
Analyzing Verilog file "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" into library work
Parsing module <message_printer_2>.
ERROR:HDLCompiler:44 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 40: counter is not a constant
ERROR:HDLCompiler:1660 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 42: Procedural assignment to a non-register new_rx_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 42: Procedural assignment to a non-register new_rx_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:44 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 45: counter is not a constant
ERROR:HDLCompiler:1660 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 47: Procedural assignment to a non-register new_rx_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 47: Procedural assignment to a non-register new_rx_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:598 - "/home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v" Line 2: Module <message_printer_2> ignored due to previous errors.
Verilog file /home/kells/FPGA/mojo/projects/bit_reversal/work/planAhead/bit_reversal/bit_reversal.srcs/sources_1/imports/verilog/message_printer_2.v ignored due to errors
--> 


Total memory usage is 332632 kilobytes

Number of errors   :    7 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

