{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693701433634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693701433634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 02 21:37:13 2023 " "Processing started: Sat Sep 02 21:37:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693701433634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693701433634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693701433634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693701434452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(58) " "Verilog HDL information at uart_rx.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_rx.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1693701434568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693701434568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693701434568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693701434587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693701434587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaimplementation.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaimplementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAImplementation " "Found entity 1: FPGAImplementation" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693701434594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693701434594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693701434594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693701434594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(36) " "Verilog HDL Instantiation warning at FPGAImplementation.v(36): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693701434601 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(41) " "Verilog HDL Instantiation warning at FPGAImplementation.v(41): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693701434601 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(43) " "Verilog HDL Instantiation warning at FPGAImplementation.v(43): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693701434601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAImplementation " "Elaborating entity \"FPGAImplementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693701434641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:comb_3 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:comb_3\"" {  } { { "FPGAImplementation.v" "comb_3" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693701439272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(143) " "Verilog HDL assignment warning at uart_rx.v(143): truncated value with size 32 to match size of target (13)" {  } { { "uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_rx.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693701440105 "|FPGAImplementation|uart_rx:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:comb_4 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:comb_4\"" {  } { { "FPGAImplementation.v" "comb_4" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693701440121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(95) " "Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693701440137 "|FPGAImplementation|uart_tx:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693701440137 "|FPGAImplementation|uart_tx:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(125) " "Verilog HDL assignment warning at uart_tx.v(125): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693701440137 "|FPGAImplementation|uart_tx:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(146) " "Verilog HDL assignment warning at uart_tx.v(146): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693701440137 "|FPGAImplementation|uart_tx:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:comb_5 " "Elaborating entity \"decoder\" for hierarchy \"decoder:comb_5\"" {  } { { "FPGAImplementation.v" "comb_5" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693701440227 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "indicaTransmissao GND " "Pin \"indicaTransmissao\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693701442963 "|FPGAImplementation|indicaTransmissao"} { "Warning" "WMLS_MLS_STUCK_PIN" "bitSerialAtualTX VCC " "Pin \"bitSerialAtualTX\" is stuck at VCC" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693701442963 "|FPGAImplementation|bitSerialAtualTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "bitsEstaoEnviados GND " "Pin \"bitsEstaoEnviados\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693701442963 "|FPGAImplementation|bitsEstaoEnviados"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693701442963 "|FPGAImplementation|display[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693701442963 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1693701443359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1693701443954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/output_files/FPGAImplementation.map.smsg " "Generated suppressed messages file C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/output_files/FPGAImplementation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1693701444289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693701444872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693701444872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693701446211 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693701446211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693701446211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693701446211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693701446374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 02 21:37:26 2023 " "Processing ended: Sat Sep 02 21:37:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693701446374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693701446374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693701446374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693701446374 ""}
