<def f='llvm/llvm/lib/Target/AMDGPU/AMDKernelCodeT.h' l='209' ll='314'/>
<size>128</size>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDKernelCodeT.h' l='200'>/// The hsa_ext_control_directives_t specifies the values for the HSAIL
/// control directives. These control how the finalizer generates code. This
/// struct is used both as an argument to hsaFinalizeKernel to specify values for
/// the control directives, and is used in HsaKernelCode to record the values of
/// the control directives that the finalize used when generating the code which
/// either came from the finalizer argument or explicit HSAIL control
/// directives. See the definition of the control directives in HSA Programmer&apos;s
/// Reference Manual which also defines how the values specified as finalizer
/// arguments have to agree with the control directives in the HSAIL code.</doc>
<mbr r='hsa_ext_control_directives_s::enabled_control_directives' o='0' t='hsa_ext_control_directive_present64_t'/>
<mbr r='hsa_ext_control_directives_s::enable_break_exceptions' o='64' t='hsa_ext_exception_kind16_t'/>
<mbr r='hsa_ext_control_directives_s::enable_detect_exceptions' o='80' t='hsa_ext_exception_kind16_t'/>
<mbr r='hsa_ext_control_directives_s::max_dynamic_group_size' o='96' t='uint32_t'/>
<mbr r='hsa_ext_control_directives_s::max_flat_grid_size' o='128' t='uint32_t'/>
<mbr r='hsa_ext_control_directives_s::max_flat_workgroup_size' o='160' t='uint32_t'/>
<mbr r='hsa_ext_control_directives_s::requested_workgroups_per_cu' o='192' t='uint32_t'/>
<mbr r='hsa_ext_control_directives_s::required_grid_size' o='224' t='hsa_dim3_t'/>
<mbr r='hsa_ext_control_directives_s::required_workgroup_size' o='320' t='hsa_dim3_t'/>
<mbr r='hsa_ext_control_directives_s::required_dim' o='416' t='uint8_t'/>
<mbr r='hsa_ext_control_directives_s::reserved' o='424' t='uint8_t [75]'/>
