// Seed: 1844233091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7,
    output tri0 id_8,
    input supply1 id_9,
    output wor id_10
    , id_25,
    input wor id_11,
    output supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    input uwire id_15,
    output supply1 id_16,
    output wor id_17,
    output tri1 id_18,
    output supply1 id_19,
    input wand id_20,
    input wor id_21,
    output supply0 id_22,
    input wand id_23
);
  always id_10 = (1'd0);
  module_0(
      id_25, id_25, id_25, id_25
  );
endmodule
