Amin Ansari , Shantanu Gupta , Shuguang Feng , Scott Mahlke, ZerehCache: armoring cache architectures in high defect density technologies, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669127]
Andrew Beaumont-Smith , Cheng-Chew Lim, Parallel Prefix Adder Design, Proceedings of the 15th IEEE Symposium on Computer Arithmetic, p.218, June 11-13, 2001
Bird, S., Phansalkar, A., John, L. K., Mericas, A., and Indukuru, R. 2007. Performance characterization of spec cpu benchmarks on intel’s core microarchitecture based processor. InProccedings of the SPEC Benchmark Workshop.
Burr, G., Breitwisch, M., Franceschini, M., Garetto, D., Gopalakrishnan, K., Jackson, B., Kurdi, B., Lam, C., Lastras, L., Padilla, A., et al. 2010. Phase change memory technology.J. Vac. Sci. Technol. B. Microelectron. Nanometer Struct. 28, 223.
A. Cabrini , S. Braga , A. Manetto , G. Torelli, Voltage-Driven Multilevel Programming in Phase Change Memories, Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, p.3-6, August 31-September 02, 2009[doi>10.1109/MTDT.2009.11]
Cao, Y. 2008. Predictive technology model. http://www.eas.asu.edu/simptm.
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Alexandre P. Ferreira , Miao Zhou , Santiago Bock , Bruce Childers , Rami Melhem , Daniel Mossé, Increasing PCM main memory lifetime, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Gleixner, B., Pellizzer, F., and Bez, R. 2009. Reliability characterization of phase change memory. InProceedings of the European Phase Change and Ovonics Symposium.
Intel 2009. Intel tera scale. http://en.wikipedia.org/wiki/Intel_Tera-Scale.
Engin Ipek , Jeremy Condit , Edmund B. Nightingale , Doug Burger , Thomas Moscibroda, Dynamically replicated memory: building reliable systems from nanoscale resistive memories, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736023]
ITRS 2009. The international technology roadmap for semiconductors report. http://www.itrs.net/.
Lei Jiang , Youtao Zhang , Jun Yang, Enhancing phase change memory lifetime through fine-grained current regulation and voltage upscaling, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Kim, K. and Ahn, S. J. 2005. Reliability investigations for manufacturable high density pram. InProceedings of the 43rd IEEE International Reliability Physics Symposium.
Lai, S. 2003. Current status of the phase change memory and its future. InProceedings of the IEEE International Electron Devices Meeting (Technical Digest). 1--10.
Lai, S. and Lowrey, T. 2001. A 180nm nvm cell element technology for stand alone and embedded applications. InProceedings of the IEEE International Electron Devices Meeting (Technical Digest).
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Lee, M., Breitwisch, M., and Lam, C. 2008. Phase change memory program method without over-reset. US patent application. 12/266,222.
Mantegazza, D., Ielmini, D., Pirovano, A., Lacaita, A., Varesi, E., Pellizzer, F., and Bez, R. 2008. Explanation of programming distributions in phase-change memory arrays based on crystallization time statistics.Solid-State Electron. 52,4, 584--590.
NVIDIA. 2010. Nvidia GeForce GTX-480 GPU Specification. http://www.nvidia.com/.
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Qureshi, M., Franceschini, M., and Lastras-Montano, L. 2010. Improving read performance of phase change memories via write cancellation and write pausing. InProceedings of the 16th International Symposium on High Performance Computer Architecture. 1--11.
Moinuddin K. Qureshi , Andre Seznec , Luis A. Lastras , Michele M. Franceschini, Practical and secure PCM systems by online detection of malicious write streams, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.478-489, February 12-16, 2011
Moinuddin K. Qureshi , Andre Seznec , Luis A. Lastras , Michele M. Franceschini, Practical and secure PCM systems by online detection of malicious write streams, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.478-489, February 12-16, 2011
Rajaraman Ramanarayanan , Sanu Mathew , Vasantha Erraguntla , Ram Krishnamurthy , Shay Gueron, A 2.1GHz 6.5mW 64-bit Unified PopCount/BitScan Datapath Unit for 65nm High-Performance Microprocessor Execution Cores, Proceedings of the 21st International Conference on VLSI Design, p.273-278, January 04-08, 2008[doi>10.1109/VLSI.2008.75]
Rodgers, J., Maimon, J., Storey, T., Lee, D., Graziano, M., Rockett, L., and Hunt, K. 2008. A 4-mb non-volatile chalcogenide random access memory designed for space applications: Project status update. InProceedings of the 9th Non-Volatile Memory Technology Symposium (NVMTS). 1--6.
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]
Nak Hee Seong , Dong Hyuk Woo , Vijayalakshmi Srinivasan , Jude A. Rivers , Hsien-Hsin S. Lee, SAFER: Stuck-At-Fault Error Recovery for Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.115-124, December 04-08, 2010[doi>10.1109/MICRO.2010.46]
Andre Seznec, A Phase Change Memory as a Secure Main Memory, IEEE Computer Architecture Letters, v.9 n.1, p.5-8, January 2010[doi>10.1109/L-CA.2010.2]
Simics 2008. Simics simulator. http://www.simics.com.
Yeung, F., Ahn, S., Hwang, Y., Jeong, C., Song, Y., Lee, S., Lee, S., Ryoo, K., Park, J., Shin, J., et al. 2005. Ge2sb2te5 confined structures and integration of 64mb phase-change random access memory.Japan. J. Appl. Phys. 44,4B, 2691--2695.
Doe Hyun Yoon , Mattan Erez, Memory mapped ECC: low-cost error protection for last level caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555771]
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
Wangyuan Zhang , Tao Li, Characterizing and mitigating the impact of process variations on phase change based memory systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669116]
Wangyuan Zhang , Tao Li, Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems&Networks;, p.197-208, June 27-30, 2011[doi>10.1109/DSN.2011.5958219]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
