0.7
2020.2
May 22 2024
19:03:11
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/PulseWidthGen/PulseWidthGen.sim/sim_1/synth/func/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/PulseWidthGen/PulseWidthGen.sim/sim_1/synth/func/xsim/pulse_wdith_gen_TOP_func_synth.vhd,1731198826,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz;pulse_wdith_gen_top,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/PulseWidthGen/PulseWidthGen.sim/sim_1/synth/func/xsim/pulse_width_gen_func_synth.vhd,1731197333,vhdl,,,,pulse_width_gen,,,,,,,,
