OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/sklansky/runs/auto_pnr/tmp/routing/22-fill.odb'…
Reading design constraints file at '/openlane/designs/sklansky/src/adder.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adder
Die area:                 ( 0 0 ) ( 69590 80310 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     467
Number of terminals:      53
Number of snets:          2
Number of nets:           220

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 89.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7127.
[INFO DRT-0033] mcon shape region query size = 864.
[INFO DRT-0033] met1 shape region query size = 1452.
[INFO DRT-0033] via shape region query size = 440.
[INFO DRT-0033] met2 shape region query size = 296.
[INFO DRT-0033] via2 shape region query size = 352.
[INFO DRT-0033] met3 shape region query size = 283.
[INFO DRT-0033] via3 shape region query size = 352.
[INFO DRT-0033] met4 shape region query size = 136.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 249 pins.
[INFO DRT-0081]   Complete 71 unique inst patterns.
[INFO DRT-0084]   Complete 118 groups.
#scanned instances     = 467
#unique  instances     = 89
#stdCellGenAp          = 2180
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 1633
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 566
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 114.26 (MB), peak = 114.26 (MB)

Number of guides:     1200

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 446.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 342.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 185.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 25.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 635 vertical wires in 1 frboxes and 367 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 61 vertical wires in 1 frboxes and 86 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.70 (MB), peak = 116.70 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.70 (MB), peak = 116.70 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 126.52 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 130.65 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:00, memory = 130.65 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:00, memory = 130.65 (MB).
[INFO DRT-0199]   Number of violations = 55.
Viol/Layer        met1   met2   met3
Metal Spacing       10      2      5
Recheck              7      3      0
Short               25      3      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 479.40 (MB), peak = 479.40 (MB)
Total wire length = 3688 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1571 um.
Total wire length on LAYER met2 = 1931 um.
Total wire length on LAYER met3 = 155 um.
Total wire length on LAYER met4 = 30 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1138.
Up-via summary (total 1138):

-----------------------
 FR_MASTERSLICE       0
            li1     566
           met1     540
           met2      27
           met3       5
           met4       0
-----------------------
                   1138


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 55 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 30% with 43 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        2
Short                5
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 488.77 (MB), peak = 488.77 (MB)
Total wire length = 3646 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1539 um.
Total wire length on LAYER met2 = 1925 um.
Total wire length on LAYER met3 = 152 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1136.
Up-via summary (total 1136):

-----------------------
 FR_MASTERSLICE       0
            li1     565
           met1     539
           met2      28
           met3       4
           met4       0
-----------------------
                   1136


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 488.77 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:01, memory = 488.77 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 488.77 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                3      1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 491.59 (MB), peak = 491.59 (MB)
Total wire length = 3626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1530 um.
Total wire length on LAYER met2 = 1914 um.
Total wire length on LAYER met3 = 150 um.
Total wire length on LAYER met4 = 30 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1122.
Up-via summary (total 1122):

-----------------------
 FR_MASTERSLICE       0
            li1     565
           met1     526
           met2      26
           met3       5
           met4       0
-----------------------
                   1122


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 491.59 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 491.59 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 491.59 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 491.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 491.59 (MB), peak = 491.59 (MB)
Total wire length = 3630 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1530 um.
Total wire length on LAYER met2 = 1912 um.
Total wire length on LAYER met3 = 156 um.
Total wire length on LAYER met4 = 30 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1135.
Up-via summary (total 1135):

-----------------------
 FR_MASTERSLICE       0
            li1     565
           met1     534
           met2      31
           met3       5
           met4       0
-----------------------
                   1135


[INFO DRT-0198] Complete detail routing.
Total wire length = 3630 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1530 um.
Total wire length on LAYER met2 = 1912 um.
Total wire length on LAYER met3 = 156 um.
Total wire length on LAYER met4 = 30 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1135.
Up-via summary (total 1135):

-----------------------
 FR_MASTERSLICE       0
            li1     565
           met1     534
           met2      31
           met3       5
           met4       0
-----------------------
                   1135


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 491.59 (MB), peak = 491.59 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/sklansky/runs/auto_pnr/results/routing/adder.odb'…
Writing netlist to '/openlane/designs/sklansky/runs/auto_pnr/results/routing/adder.nl.v'…
Writing powered netlist to '/openlane/designs/sklansky/runs/auto_pnr/results/routing/adder.pnl.v'…
Writing layout to '/openlane/designs/sklansky/runs/auto_pnr/results/routing/adder.def'…
