<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Achronix Device Manager</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part2.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part4.htm">Next &gt;</a></p><p class="s7" style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark2">&zwnj;</a>Achronix Device Manager</p><p style="padding-top: 10pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The GDDR6 reference design makes use of the</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_006.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_MANAGER</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_MANAGER</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_MANAGER</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">soft IP which trains the GDDR6</p><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">subsystems for the AC7t1400 and AC7t1500 FPGAs. When the phase locked loops (PLLs) are locked, a reset is</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_007.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">o_status</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">o_status</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">o_status</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">released which initiates the training process. The two least-significant bits of the 32-bit       output for this</p><p class="s6" style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-soft-ip-user-guide-ug103" class="a" target="_blank">module are set high when the training process is complete. These status bits are used by the runtime script to ensure GDDR6 training is complete before starting transactions to GDDR6 memory. Further information about this soft IP can be found in the </a><a href="https://www.achronix.com/documentation/speedster7t-soft-ip-user-guide-ug103" class="s4" target="_blank">Speedster7t Soft IP User Guide </a>(UG103)<span class="p">.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 2pt;text-align: left;"><span><img width="665" height="2" alt="image" src="Image_008.png"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part2.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part4.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
