{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701636622690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701636622690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 17:50:22 2023 " "Processing started: Sun Dec  3 17:50:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701636622690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636622690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pilha -c Pilha " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pilha -c Pilha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636622690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701636623784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701636623785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilha.sv 1 1 " "Found 1 design units, including 1 entities, in source file pilha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pilha " "Found entity 1: Pilha" {  } { { "Pilha.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Pilha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701636635634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 0 0 " "Found 0 design units, including 0 entities, in source file ula.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635638 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(38) " "Verilog HDL warning at Barramento.sv(38): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701636635641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(43) " "Verilog HDL warning at Barramento.sv(43): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701636635641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(48) " "Verilog HDL warning at Barramento.sv(48): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701636635641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(53) " "Verilog HDL warning at Barramento.sv(53): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701636635641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(58) " "Verilog HDL warning at Barramento.sv(58): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701636635641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barramento.sv(63) " "Verilog HDL warning at Barramento.sv(63): extended using \"x\" or \"z\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701636635641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barramento.sv 1 1 " "Found 1 design units, including 1 entities, in source file barramento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Barramento " "Found entity 1: Barramento" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701636635642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701636635645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Barramento " "Elaborating entity \"Barramento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701636635789 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl_0 Barramento.sv(35) " "Verilog HDL Always Construct warning at Barramento.sv(35): variable \"ctrl_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635803 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barramentoR Barramento.sv(36) " "Verilog HDL Always Construct warning at Barramento.sv(36): variable \"barramentoR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635804 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "io_0 Barramento.sv(37) " "Verilog HDL Always Construct warning at Barramento.sv(37): variable \"io_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635804 "|Barramento"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Barramento.sv(35) " "Verilog HDL Case Statement information at Barramento.sv(35): all case item expressions in this case statement are onehot" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701636635804 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl_1 Barramento.sv(40) " "Verilog HDL Always Construct warning at Barramento.sv(40): variable \"ctrl_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barramentoR Barramento.sv(41) " "Verilog HDL Always Construct warning at Barramento.sv(41): variable \"barramentoR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "io_1 Barramento.sv(42) " "Verilog HDL Always Construct warning at Barramento.sv(42): variable \"io_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Barramento.sv(40) " "Verilog HDL Case Statement information at Barramento.sv(40): all case item expressions in this case statement are onehot" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl_2 Barramento.sv(45) " "Verilog HDL Always Construct warning at Barramento.sv(45): variable \"ctrl_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barramentoR Barramento.sv(46) " "Verilog HDL Always Construct warning at Barramento.sv(46): variable \"barramentoR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "io_2 Barramento.sv(47) " "Verilog HDL Always Construct warning at Barramento.sv(47): variable \"io_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Barramento.sv(45) " "Verilog HDL Case Statement information at Barramento.sv(45): all case item expressions in this case statement are onehot" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl_3 Barramento.sv(50) " "Verilog HDL Always Construct warning at Barramento.sv(50): variable \"ctrl_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barramentoR Barramento.sv(51) " "Verilog HDL Always Construct warning at Barramento.sv(51): variable \"barramentoR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635805 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "io_3 Barramento.sv(52) " "Verilog HDL Always Construct warning at Barramento.sv(52): variable \"io_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Barramento.sv(50) " "Verilog HDL Case Statement information at Barramento.sv(50): all case item expressions in this case statement are onehot" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl_4 Barramento.sv(55) " "Verilog HDL Always Construct warning at Barramento.sv(55): variable \"ctrl_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barramentoR Barramento.sv(56) " "Verilog HDL Always Construct warning at Barramento.sv(56): variable \"barramentoR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "io_4 Barramento.sv(57) " "Verilog HDL Always Construct warning at Barramento.sv(57): variable \"io_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Barramento.sv(55) " "Verilog HDL Case Statement information at Barramento.sv(55): all case item expressions in this case statement are onehot" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl_5 Barramento.sv(60) " "Verilog HDL Always Construct warning at Barramento.sv(60): variable \"ctrl_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barramentoR Barramento.sv(61) " "Verilog HDL Always Construct warning at Barramento.sv(61): variable \"barramentoR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "io_5 Barramento.sv(62) " "Verilog HDL Always Construct warning at Barramento.sv(62): variable \"io_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Barramento.sv(60) " "Verilog HDL Case Statement information at Barramento.sv(60): all case item expressions in this case statement are onehot" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_0 Barramento.sv(33) " "Verilog HDL Always Construct warning at Barramento.sv(33): inferring latch(es) for variable \"io_0\", which holds its previous value in one or more paths through the always construct" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701636635806 "|Barramento"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "barramentoW Barramento.sv(33) " "Verilog HDL Always Construct warning at Barramento.sv(33): inferring latch(es) for variable \"barramentoW\", which holds its previous value in one or more paths through the always construct" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701636635807 "|Barramento"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_1 Barramento.sv(33) " "Verilog HDL Always Construct warning at Barramento.sv(33): inferring latch(es) for variable \"io_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701636635807 "|Barramento"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_2 Barramento.sv(33) " "Verilog HDL Always Construct warning at Barramento.sv(33): inferring latch(es) for variable \"io_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701636635807 "|Barramento"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_3 Barramento.sv(33) " "Verilog HDL Always Construct warning at Barramento.sv(33): inferring latch(es) for variable \"io_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701636635807 "|Barramento"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_4 Barramento.sv(33) " "Verilog HDL Always Construct warning at Barramento.sv(33): inferring latch(es) for variable \"io_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701636635807 "|Barramento"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_5 Barramento.sv(33) " "Verilog HDL Always Construct warning at Barramento.sv(33): inferring latch(es) for variable \"io_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701636635807 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_5\[0\] Barramento.sv(33) " "Inferred latch for \"io_5\[0\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635808 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_5\[1\] Barramento.sv(33) " "Inferred latch for \"io_5\[1\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635808 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_5\[2\] Barramento.sv(33) " "Inferred latch for \"io_5\[2\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635808 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_5\[3\] Barramento.sv(33) " "Inferred latch for \"io_5\[3\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635808 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_5\[4\] Barramento.sv(33) " "Inferred latch for \"io_5\[4\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635808 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_5\[5\] Barramento.sv(33) " "Inferred latch for \"io_5\[5\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635808 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_5\[6\] Barramento.sv(33) " "Inferred latch for \"io_5\[6\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635808 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_5\[7\] Barramento.sv(33) " "Inferred latch for \"io_5\[7\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_4\[0\] Barramento.sv(33) " "Inferred latch for \"io_4\[0\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_4\[1\] Barramento.sv(33) " "Inferred latch for \"io_4\[1\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_4\[2\] Barramento.sv(33) " "Inferred latch for \"io_4\[2\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_4\[3\] Barramento.sv(33) " "Inferred latch for \"io_4\[3\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_4\[4\] Barramento.sv(33) " "Inferred latch for \"io_4\[4\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_4\[5\] Barramento.sv(33) " "Inferred latch for \"io_4\[5\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_4\[6\] Barramento.sv(33) " "Inferred latch for \"io_4\[6\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_4\[7\] Barramento.sv(33) " "Inferred latch for \"io_4\[7\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_3\[0\] Barramento.sv(33) " "Inferred latch for \"io_3\[0\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_3\[1\] Barramento.sv(33) " "Inferred latch for \"io_3\[1\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_3\[2\] Barramento.sv(33) " "Inferred latch for \"io_3\[2\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635809 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_3\[3\] Barramento.sv(33) " "Inferred latch for \"io_3\[3\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_3\[4\] Barramento.sv(33) " "Inferred latch for \"io_3\[4\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_3\[5\] Barramento.sv(33) " "Inferred latch for \"io_3\[5\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_3\[6\] Barramento.sv(33) " "Inferred latch for \"io_3\[6\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_3\[7\] Barramento.sv(33) " "Inferred latch for \"io_3\[7\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_2\[0\] Barramento.sv(33) " "Inferred latch for \"io_2\[0\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_2\[1\] Barramento.sv(33) " "Inferred latch for \"io_2\[1\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_2\[2\] Barramento.sv(33) " "Inferred latch for \"io_2\[2\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_2\[3\] Barramento.sv(33) " "Inferred latch for \"io_2\[3\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_2\[4\] Barramento.sv(33) " "Inferred latch for \"io_2\[4\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_2\[5\] Barramento.sv(33) " "Inferred latch for \"io_2\[5\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_2\[6\] Barramento.sv(33) " "Inferred latch for \"io_2\[6\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_2\[7\] Barramento.sv(33) " "Inferred latch for \"io_2\[7\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635810 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_1\[0\] Barramento.sv(33) " "Inferred latch for \"io_1\[0\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_1\[1\] Barramento.sv(33) " "Inferred latch for \"io_1\[1\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_1\[2\] Barramento.sv(33) " "Inferred latch for \"io_1\[2\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_1\[3\] Barramento.sv(33) " "Inferred latch for \"io_1\[3\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_1\[4\] Barramento.sv(33) " "Inferred latch for \"io_1\[4\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_1\[5\] Barramento.sv(33) " "Inferred latch for \"io_1\[5\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_1\[6\] Barramento.sv(33) " "Inferred latch for \"io_1\[6\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_1\[7\] Barramento.sv(33) " "Inferred latch for \"io_1\[7\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_0\[0\] Barramento.sv(33) " "Inferred latch for \"io_0\[0\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_0\[1\] Barramento.sv(33) " "Inferred latch for \"io_0\[1\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_0\[2\] Barramento.sv(33) " "Inferred latch for \"io_0\[2\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635811 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_0\[3\] Barramento.sv(33) " "Inferred latch for \"io_0\[3\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635812 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_0\[4\] Barramento.sv(33) " "Inferred latch for \"io_0\[4\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635812 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_0\[5\] Barramento.sv(33) " "Inferred latch for \"io_0\[5\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635812 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_0\[6\] Barramento.sv(33) " "Inferred latch for \"io_0\[6\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635812 "|Barramento"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_0\[7\] Barramento.sv(33) " "Inferred latch for \"io_0\[7\]\" at Barramento.sv(33)" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636635812 "|Barramento"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[0\].ctrl_i01 io_4\[0\]\$latch " "Converted the fan-out from the tri-state buffer \"bf\[0\].ctrl_i01\" to the node \"io_4\[0\]\$latch\" into an OR gate" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701636636412 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[1\].ctrl_i01 io_4\[1\]\$latch " "Converted the fan-out from the tri-state buffer \"bf\[1\].ctrl_i01\" to the node \"io_4\[1\]\$latch\" into an OR gate" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701636636412 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[2\].ctrl_i01 io_4\[2\]\$latch " "Converted the fan-out from the tri-state buffer \"bf\[2\].ctrl_i01\" to the node \"io_4\[2\]\$latch\" into an OR gate" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701636636412 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[3\].ctrl_i01 io_4\[3\]\$latch " "Converted the fan-out from the tri-state buffer \"bf\[3\].ctrl_i01\" to the node \"io_4\[3\]\$latch\" into an OR gate" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701636636412 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[4\].ctrl_i01 io_5\[4\]\$latch " "Converted the fan-out from the tri-state buffer \"bf\[4\].ctrl_i01\" to the node \"io_5\[4\]\$latch\" into an OR gate" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701636636412 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[5\].ctrl_i01 io_5\[5\]\$latch " "Converted the fan-out from the tri-state buffer \"bf\[5\].ctrl_i01\" to the node \"io_5\[5\]\$latch\" into an OR gate" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701636636412 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[6\].ctrl_i01 io_5\[6\]\$latch " "Converted the fan-out from the tri-state buffer \"bf\[6\].ctrl_i01\" to the node \"io_5\[6\]\$latch\" into an OR gate" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701636636412 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[7\].ctrl_i01 io_5\[7\]\$latch " "Converted the fan-out from the tri-state buffer \"bf\[7\].ctrl_i01\" to the node \"io_5\[7\]\$latch\" into an OR gate" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701636636412 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701636636412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[0\]\$latch " "Latch io_0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636413 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[0\]_942 " "Latch io_0\[0\]_942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636414 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[1\]\$latch " "Latch io_0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636415 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[2\]\$latch " "Latch io_0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636415 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[3\]\$latch " "Latch io_0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636416 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[4\]\$latch " "Latch io_0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636416 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[5\]\$latch " "Latch io_0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636416 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[6\]\$latch " "Latch io_0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_0\[7\]\$latch " "Latch io_0\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_0\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_0\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[0\]\$latch " "Latch io_1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[0\]_822 " "Latch io_1\[0\]_822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[1\]\$latch " "Latch io_1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[2\]\$latch " "Latch io_1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[3\]\$latch " "Latch io_1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[4\]\$latch " "Latch io_1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[5\]\$latch " "Latch io_1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[6\]\$latch " "Latch io_1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_1\[7\]\$latch " "Latch io_1\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_1\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_1\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[0\]\$latch " "Latch io_2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636417 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[0\]_702 " "Latch io_2\[0\]_702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[1\]\$latch " "Latch io_2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[2\]\$latch " "Latch io_2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[3\]\$latch " "Latch io_2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[4\]\$latch " "Latch io_2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[5\]\$latch " "Latch io_2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[6\]\$latch " "Latch io_2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_2\[7\]\$latch " "Latch io_2\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_2\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_2\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[0\]\$latch " "Latch io_3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[0\]_582 " "Latch io_3\[0\]_582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[1\]\$latch " "Latch io_3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636418 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[2\]\$latch " "Latch io_3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[3\]\$latch " "Latch io_3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[4\]\$latch " "Latch io_3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[5\]\$latch " "Latch io_3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[6\]\$latch " "Latch io_3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_3\[7\]\$latch " "Latch io_3\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_3\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_3\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[0\]\$latch " "Latch io_4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[2\]_492 " "Latch io_4\[2\]_492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[1\]\$latch " "Latch io_4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[2\]\$latch " "Latch io_4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[3\]\$latch " "Latch io_4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[4\]\$latch " "Latch io_4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[5\]\$latch " "Latch io_4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[6\]\$latch " "Latch io_4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636419 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_4\[7\]\$latch " "Latch io_4\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_4\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_4\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[0\]\$latch " "Latch io_5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[7\]_447 " "Latch io_5\[7\]_447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[1\]\$latch " "Latch io_5\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[2\]\$latch " "Latch io_5\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[3\]\$latch " "Latch io_5\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[4\]\$latch " "Latch io_5\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[5\]\$latch " "Latch io_5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[6\]\$latch " "Latch io_5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_5\[7\]\$latch " "Latch io_5\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_5\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrl_5\[0\]" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701636636420 ""}  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701636636420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701636636546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/output_files/Pilha.map.smsg " "Generated suppressed messages file C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/output_files/Pilha.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636636842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701636637015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701636637015 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701636637075 "|Barramento|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701636637075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701636637076 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701636637076 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701636637076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701636637076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701636637076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701636637107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 17:50:37 2023 " "Processing ended: Sun Dec  3 17:50:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701636637107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701636637107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701636637107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701636637107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701636638920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701636638921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 17:50:38 2023 " "Processing started: Sun Dec  3 17:50:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701636638921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701636638921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pilha -c Pilha " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pilha -c Pilha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701636638921 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701636639201 ""}
{ "Info" "0" "" "Project  = Pilha" {  } {  } 0 0 "Project  = Pilha" 0 0 "Fitter" 0 0 1701636639201 ""}
{ "Info" "0" "" "Revision = Pilha" {  } {  } 0 0 "Revision = Pilha" 0 0 "Fitter" 0 0 1701636639201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701636639362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701636639363 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pilha 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Pilha\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701636639377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701636639433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701636639433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701636639947 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701636639988 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701636640420 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 61 " "No exact pin location assignment(s) for 61 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701636640775 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701636650346 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701636650659 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701636650672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701636650672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701636650673 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701636650674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701636650674 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701636650674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701636650674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701636650675 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701636650675 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701636650720 ""}
{ "Error" "EMSG_PDB_OUT_OF_MEMORY" "quartus_fit.exe " "Out of memory in module quartus_fit.exe (6173 megabytes used)" {  } {  } 0 114016 "Out of memory in module !s! (%d megabytes used)" 0 0 "Fitter" 0 -1 0 ""}
