# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/ALU.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_32I_TOP.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/RISCV_test_top.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/Reg_bank_1.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/branch_unit.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/fwrite_file1.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/imm_adder.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/imm_generetor.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/instruction_mux.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/load_unit.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/machine_control.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_csr_file.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_decoder.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_integer_file.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/msrv32_reg_block2.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/pc.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/store_unit.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/wb_mux_sel_unit.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sources_1/new/write_enable_gen.v" \
"../../../../project_15RISC_V_3Stage_Final.srcs/sim_1/new/test_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
