

================================================================
== Vitis HLS Report for 'v_tpg'
================================================================
* Date:           Mon Sep  5 13:06:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  10.830 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_v_tpgHlsDataFlow_fu_315      |v_tpgHlsDataFlow      |        ?|        ?|          ?|          ?|    ?|    ?|  dataflow|
        |grp_reg_unsigned_short_s_fu_505  |reg_unsigned_short_s  |        1|        1|  20.000 ns|  20.000 ns|    1|    1|       yes|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    164|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        5|   9|   2687|   5136|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     34|    -|
|Register         |        -|   -|    105|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   9|   2792|   5334|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|  10|      6|     25|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                     |CTRL_s_axi            |        0|   0|   442|   600|    0|
    |grp_reg_unsigned_short_s_fu_505  |reg_unsigned_short_s  |        0|   0|    16|     0|    0|
    |grp_v_tpgHlsDataFlow_fu_315      |v_tpgHlsDataFlow      |        5|   9|  2229|  4536|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        5|   9|  2687|  5136|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln457_fu_521_p2                              |         +|   0|  0|  39|          32|           1|
    |add_ln462_fu_553_p2                              |         +|   0|  0|  39|          32|           1|
    |grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln455_fu_511_p2                             |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln458_fu_527_p2                             |      icmp|   0|  0|  18|          32|           4|
    |icmp_ln460_fu_547_p2                             |      icmp|   0|  0|  17|          29|           1|
    |ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_done      |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_ready     |        or|   0|  0|   2|           1|           1|
    |select_ln460_fu_559_p3                           |    select|   0|  0|  32|           1|          32|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0| 164|         145|          43|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  25|          6|    1|          6|
    |count_new_0_reg_304  |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  34|          8|   33|         70|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   5|   0|    5|          0|
    |ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready  |   1|   0|    1|          0|
    |count                                             |  32|   0|   32|          0|
    |count_new_0_reg_304                               |  32|   0|   32|          0|
    |grp_v_tpgHlsDataFlow_fu_315_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln455_reg_579                                |   1|   0|    1|          0|
    |s                                                 |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 105|   0|  105|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWADDR    |   in|    8|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARADDR    |   in|    8|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|                  v_tpg|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|                  v_tpg|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|                  v_tpg|  return value|
|fid_in               |   in|    1|     ap_none|                 fid_in|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
|fid                  |  out|    1|     ap_none|                    fid|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%bck_motion_en_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %bck_motion_en" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:455]   --->   Operation 6 'read' 'bck_motion_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%tmp = call i16 @reg<unsigned short>, i16 %bck_motion_en_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:455]   --->   Operation 7 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln364 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_30" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:364]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %height"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_24, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %width"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_29, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %field_id"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %field_id, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_12, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %field_id, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fid_in"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fid_in, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %bckgndId"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bckgndId, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_19, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bckgndId, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ovrlayId"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ovrlayId, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_2, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ovrlayId, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %maskId"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %maskId, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_28, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %maskId, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %motionSpeed"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_0, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %colorFormat"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_9, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %crossHairX"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairX, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairX, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %crossHairY"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairY, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_32, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairY, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ZplateHorContStart"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContStart, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContStart, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ZplateHorContDelta"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContDelta, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_11, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContDelta, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ZplateVerContStart"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContStart, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_1, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContStart, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ZplateVerContDelta"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContDelta, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_15, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContDelta, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %boxSize"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxSize, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxSize, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %boxColorR"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxColorR, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_20, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxColorR, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %boxColorG"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxColorG, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_23, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxColorG, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %boxColorB"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxColorB, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxColorB, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dpDynamicRange"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpDynamicRange, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_25, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpDynamicRange, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dpYUVCoef"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpYUVCoef, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_7, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpYUVCoef, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bck_motion_en"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bck_motion_en, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_26, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bck_motion_en, void @empty_21, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_18, i32 1, i32 1, void @empty_27, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %m_axis_video_V_data_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_keep_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_strb_V"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_user_V"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_last_V"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_id_V"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_dest_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fid"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fid, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_31, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:420]   --->   Operation 85 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:421]   --->   Operation 86 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specstablecontent_ln422 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %field_id, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:422]   --->   Operation 87 'specstablecontent' 'specstablecontent_ln422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specstablecontent_ln423 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %bck_motion_en, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:423]   --->   Operation 88 'specstablecontent' 'specstablecontent_ln423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specstablecontent_ln425 = specstablecontent void @_ssdm_op_SpecStableContent, i1 %fid_in, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:425]   --->   Operation 89 'specstablecontent' 'specstablecontent_ln425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specstablecontent_ln435 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %bckgndId, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:435]   --->   Operation 90 'specstablecontent' 'specstablecontent_ln435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specstablecontent_ln436 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ovrlayId, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:436]   --->   Operation 91 'specstablecontent' 'specstablecontent_ln436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specstablecontent_ln437 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %maskId, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:437]   --->   Operation 92 'specstablecontent' 'specstablecontent_ln437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specstablecontent_ln438 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %motionSpeed, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:438]   --->   Operation 93 'specstablecontent' 'specstablecontent_ln438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specstablecontent_ln439 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %colorFormat, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:439]   --->   Operation 94 'specstablecontent' 'specstablecontent_ln439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specstablecontent_ln440 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %crossHairX, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:440]   --->   Operation 95 'specstablecontent' 'specstablecontent_ln440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specstablecontent_ln441 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %crossHairY, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:441]   --->   Operation 96 'specstablecontent' 'specstablecontent_ln441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specstablecontent_ln442 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContStart, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:442]   --->   Operation 97 'specstablecontent' 'specstablecontent_ln442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specstablecontent_ln443 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContDelta, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:443]   --->   Operation 98 'specstablecontent' 'specstablecontent_ln443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specstablecontent_ln444 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContStart, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:444]   --->   Operation 99 'specstablecontent' 'specstablecontent_ln444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specstablecontent_ln445 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContDelta, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:445]   --->   Operation 100 'specstablecontent' 'specstablecontent_ln445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specstablecontent_ln446 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %boxSize, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:446]   --->   Operation 101 'specstablecontent' 'specstablecontent_ln446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specstablecontent_ln447 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %boxColorR, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:447]   --->   Operation 102 'specstablecontent' 'specstablecontent_ln447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specstablecontent_ln448 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %boxColorG, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:448]   --->   Operation 103 'specstablecontent' 'specstablecontent_ln448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specstablecontent_ln449 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %boxColorB, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:449]   --->   Operation 104 'specstablecontent' 'specstablecontent_ln449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specstablecontent_ln450 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpDynamicRange, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:450]   --->   Operation 105 'specstablecontent' 'specstablecontent_ln450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specstablecontent_ln451 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpYUVCoef, void " [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:451]   --->   Operation 106 'specstablecontent' 'specstablecontent_ln451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (0.00ns)   --->   "%tmp = call i16 @reg<unsigned short>, i16 %bck_motion_en_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:455]   --->   Operation 107 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 108 [1/1] (2.38ns)   --->   "%icmp_ln455 = icmp_eq  i16 %tmp, i16 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:455]   --->   Operation 108 'icmp' 'icmp_ln455' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln455 = br i1 %icmp_ln455, void %if.end7, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:455]   --->   Operation 109 'br' 'br_ln455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:457]   --->   Operation 110 'load' 'count_load' <Predicate = (icmp_ln455)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.70ns)   --->   "%add_ln457 = add i32 %count_load, i32 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:457]   --->   Operation 111 'add' 'add_ln457' <Predicate = (icmp_ln455)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (2.43ns)   --->   "%icmp_ln458 = icmp_eq  i32 %add_ln457, i32 10" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:458]   --->   Operation 112 'icmp' 'icmp_ln458' <Predicate = (icmp_ln455)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.61ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %mergeST, void %if.then2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:458]   --->   Operation 113 'br' 'br_ln458' <Predicate = (icmp_ln455)> <Delay = 1.61>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%s_load = load i32 %s" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:460]   --->   Operation 114 'load' 's_load' <Predicate = (icmp_ln455 & icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %s_load, i32 3, i32 31" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:460]   --->   Operation 115 'partselect' 'tmp_1' <Predicate = (icmp_ln455 & icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (2.42ns)   --->   "%icmp_ln460 = icmp_slt  i29 %tmp_1, i29 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:460]   --->   Operation 116 'icmp' 'icmp_ln460' <Predicate = (icmp_ln455 & icmp_ln458)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (2.70ns)   --->   "%add_ln462 = add i32 %s_load, i32 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:462]   --->   Operation 117 'add' 'add_ln462' <Predicate = (icmp_ln455 & icmp_ln458)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.79ns)   --->   "%select_ln460 = select i1 %icmp_ln460, i32 %add_ln462, i32 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:460]   --->   Operation 118 'select' 'select_ln460' <Predicate = (icmp_ln455 & icmp_ln458)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln462 = store i32 %select_ln460, i32 %s" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:462]   --->   Operation 119 'store' 'store_ln462' <Predicate = (icmp_ln455 & icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.61ns)   --->   "%br_ln469 = br void %mergeST" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:469]   --->   Operation 120 'br' 'br_ln469' <Predicate = (icmp_ln455 & icmp_ln458)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%count_new_0 = phi i32 0, void %if.then2, i32 %add_ln457, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:457]   --->   Operation 121 'phi' 'count_new_0' <Predicate = (icmp_ln455)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln457 = store i32 %count_new_0, i32 %count" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:457]   --->   Operation 122 'store' 'store_ln457' <Predicate = (icmp_ln455)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln470 = br void %if.end7" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:470]   --->   Operation 123 'br' 'br_ln470' <Predicate = (icmp_ln455)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln472 = call void @v_tpgHlsDataFlow, i16 %height, i16 %width, i16 %field_id, i1 %fid_in, i8 %bckgndId, i8 %motionSpeed, i8 %colorFormat, i16 %ZplateHorContStart, i16 %ZplateHorContDelta, i16 %ZplateVerContStart, i16 %ZplateVerContDelta, i8 %dpDynamicRange, i8 %dpYUVCoef, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i1 %fid, i8 %rampStart, i16 %rampVal_1, i8 %rampVal, i8 %hBarSel_2, i11 %xBar_V, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i16 %hdata, i16 %rampVal_2, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i8 %tpgBarSelYuv_y, i8 %tpgBarSelYuv_v, i32 %s, i8 %tpgBarSelYuv_u, i2 %tpgBarSelRgb_r, i2 %tpgBarSelRgb_g, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i3 %vBarSel, i10 %yCount_V, i3 %hBarSel, i10 %xCount_V, i3 %tpgTartanBarArray, i2 %tpgBarSelRgb_r16, i2 %tpgBarSelRgb_g14, i2 %tpgBarSelRgb_b12, i8 %tpgBarSelYuv_y22, i8 %tpgBarSelYuv_v20, i8 %tpgBarSelYuv_u18, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1, i9 %tpgSinTableArray_9bit, i8 %vBarSel_2, i10 %yCount_V_3, i3 %hBarSel_3, i10 %xCount_V_3, i2 %tpgCheckerBoardArray, i2 %tpgBarSelRgb_r15, i2 %tpgBarSelRgb_g13, i2 %tpgBarSelRgb_b11, i8 %tpgBarSelYuv_y21, i8 %tpgBarSelYuv_v19, i8 %tpgBarSelYuv_u17, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u, i1 %fidStored, i16 %counter" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:472]   --->   Operation 124 'call' 'call_ln472' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln472 = call void @v_tpgHlsDataFlow, i16 %height, i16 %width, i16 %field_id, i1 %fid_in, i8 %bckgndId, i8 %motionSpeed, i8 %colorFormat, i16 %ZplateHorContStart, i16 %ZplateHorContDelta, i16 %ZplateVerContStart, i16 %ZplateVerContDelta, i8 %dpDynamicRange, i8 %dpYUVCoef, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i1 %fid, i8 %rampStart, i16 %rampVal_1, i8 %rampVal, i8 %hBarSel_2, i11 %xBar_V, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i16 %hdata, i16 %rampVal_2, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i8 %tpgBarSelYuv_y, i8 %tpgBarSelYuv_v, i32 %s, i8 %tpgBarSelYuv_u, i2 %tpgBarSelRgb_r, i2 %tpgBarSelRgb_g, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i3 %vBarSel, i10 %yCount_V, i3 %hBarSel, i10 %xCount_V, i3 %tpgTartanBarArray, i2 %tpgBarSelRgb_r16, i2 %tpgBarSelRgb_g14, i2 %tpgBarSelRgb_b12, i8 %tpgBarSelYuv_y22, i8 %tpgBarSelYuv_v20, i8 %tpgBarSelYuv_u18, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1, i9 %tpgSinTableArray_9bit, i8 %vBarSel_2, i10 %yCount_V_3, i3 %hBarSel_3, i10 %xCount_V_3, i2 %tpgCheckerBoardArray, i2 %tpgBarSelRgb_r15, i2 %tpgBarSelRgb_g13, i2 %tpgBarSelRgb_b11, i8 %tpgBarSelYuv_y21, i8 %tpgBarSelYuv_v19, i8 %tpgBarSelYuv_u17, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u, i1 %fidStored, i16 %counter" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:472]   --->   Operation 125 'call' 'call_ln472' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln483 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:483]   --->   Operation 126 'ret' 'ret_ln483' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ field_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fid_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bckgndId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ovrlayId]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maskId]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ motionSpeed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairX]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairY]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateHorContStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateHorContDelta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateVerContStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateVerContDelta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxSize]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorR]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorG]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpDynamicRange]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpYUVCoef]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bck_motion_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampStart]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rampVal_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rampVal]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hBarSel_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xBar_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ zonePlateVAddr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ zonePlateVDelta]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hdata]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rampVal_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ redYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ grnYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bluYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ whiYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ vBarSel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hBarSel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgTartanBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_b12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ yCount_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ vBarSel_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hBarSel_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgCheckerBoardArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_b11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vBarSel_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hBarSel_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fidStored]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bck_motion_en_read      (read             ) [ 000000]
spectopmodule_ln364     (spectopmodule    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specstablecontent_ln420 (specstablecontent) [ 000000]
specstablecontent_ln421 (specstablecontent) [ 000000]
specstablecontent_ln422 (specstablecontent) [ 000000]
specstablecontent_ln423 (specstablecontent) [ 000000]
specstablecontent_ln425 (specstablecontent) [ 000000]
specstablecontent_ln435 (specstablecontent) [ 000000]
specstablecontent_ln436 (specstablecontent) [ 000000]
specstablecontent_ln437 (specstablecontent) [ 000000]
specstablecontent_ln438 (specstablecontent) [ 000000]
specstablecontent_ln439 (specstablecontent) [ 000000]
specstablecontent_ln440 (specstablecontent) [ 000000]
specstablecontent_ln441 (specstablecontent) [ 000000]
specstablecontent_ln442 (specstablecontent) [ 000000]
specstablecontent_ln443 (specstablecontent) [ 000000]
specstablecontent_ln444 (specstablecontent) [ 000000]
specstablecontent_ln445 (specstablecontent) [ 000000]
specstablecontent_ln446 (specstablecontent) [ 000000]
specstablecontent_ln447 (specstablecontent) [ 000000]
specstablecontent_ln448 (specstablecontent) [ 000000]
specstablecontent_ln449 (specstablecontent) [ 000000]
specstablecontent_ln450 (specstablecontent) [ 000000]
specstablecontent_ln451 (specstablecontent) [ 000000]
tmp                     (call             ) [ 000000]
icmp_ln455              (icmp             ) [ 001100]
br_ln455                (br               ) [ 000000]
count_load              (load             ) [ 000000]
add_ln457               (add              ) [ 001100]
icmp_ln458              (icmp             ) [ 001000]
br_ln458                (br               ) [ 001100]
s_load                  (load             ) [ 000000]
tmp_1                   (partselect       ) [ 000000]
icmp_ln460              (icmp             ) [ 000000]
add_ln462               (add              ) [ 000000]
select_ln460            (select           ) [ 000000]
store_ln462             (store            ) [ 000000]
br_ln469                (br               ) [ 001100]
count_new_0             (phi              ) [ 000100]
store_ln457             (store            ) [ 000000]
br_ln470                (br               ) [ 000000]
call_ln472              (call             ) [ 000000]
ret_ln483               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="field_id">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fid_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bckgndId">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndId"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ovrlayId">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="maskId">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="motionSpeed">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="colorFormat">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="crossHairX">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="crossHairY">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ZplateHorContStart">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ZplateHorContDelta">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ZplateVerContStart">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ZplateVerContDelta">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="boxSize">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="boxColorR">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="boxColorG">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="boxColorB">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dpDynamicRange">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dpYUVCoef">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="bck_motion_en">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bck_motion_en"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="fid">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="count">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="s">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="rampStart">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampStart"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="rampVal_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="rampVal">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="hBarSel_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="xBar_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xBar_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="zonePlateVAddr">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVAddr"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="zonePlateVDelta">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVDelta"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="hdata">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdata"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="rampVal_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="redYuv">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="redYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="grnYuv">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grnYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="bluYuv">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bluYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="blkYuv">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="whiYuv">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="tpgBarSelYuv_y">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="tpgBarSelYuv_v">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="tpgBarSelYuv_u">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="tpgBarSelRgb_r">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="tpgBarSelRgb_g">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="tpgBarSelRgb_b">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="tpgSinTableArray">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="vBarSel">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="yCount_V">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="hBarSel">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="xCount_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="tpgTartanBarArray">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgTartanBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="tpgBarSelRgb_r16">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="tpgBarSelRgb_g14">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="tpgBarSelRgb_b12">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="tpgBarSelYuv_y22">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="tpgBarSelYuv_v20">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="tpgBarSelYuv_u18">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="yCount_V_2">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="vHatch">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="xCount_V_2">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="whiYuv_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="blkYuv_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="tpgSinTableArray_9bit">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="vBarSel_2">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="yCount_V_3">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="hBarSel_3">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="xCount_V_3">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="tpgCheckerBoardArray">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgCheckerBoardArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="tpgBarSelRgb_r15">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="tpgBarSelRgb_g13">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="tpgBarSelRgb_b11">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="tpgBarSelYuv_y21">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="tpgBarSelYuv_v19">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="tpgBarSelYuv_u17">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="rSerie_V">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rSerie_V"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="gSerie_V">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gSerie_V"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="bSerie_V">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bSerie_V"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="vBarSel_1">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="yCount_V_1">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="hBarSel_1">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="xCount_V_1">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="DPtpgBarArray">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="DPtpgBarSelRgb_VESA_r">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="DPtpgBarSelRgb_VESA_g">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="DPtpgBarSelRgb_VESA_b">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="DPtpgBarSelRgb_CEA_r">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="DPtpgBarSelRgb_CEA_g">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="DPtpgBarSelRgb_CEA_b">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="DPtpgBarSelYuv_601_y">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="DPtpgBarSelYuv_601_v">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="DPtpgBarSelYuv_709_y">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="DPtpgBarSelYuv_709_v">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="DPtpgBarSelYuv_601_u">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="DPtpgBarSelYuv_709_u">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="fidStored">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fidStored"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="counter">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<unsigned short>"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_tpgHlsDataFlow"/></StgValue>
</bind>
</comp>

<comp id="298" class="1004" name="bck_motion_en_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bck_motion_en_read/1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="count_new_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_new_0 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="count_new_0_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_new_0/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_v_tpgHlsDataFlow_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="0" index="2" bw="16" slack="0"/>
<pin id="319" dir="0" index="3" bw="16" slack="0"/>
<pin id="320" dir="0" index="4" bw="1" slack="0"/>
<pin id="321" dir="0" index="5" bw="8" slack="0"/>
<pin id="322" dir="0" index="6" bw="8" slack="0"/>
<pin id="323" dir="0" index="7" bw="8" slack="0"/>
<pin id="324" dir="0" index="8" bw="16" slack="0"/>
<pin id="325" dir="0" index="9" bw="16" slack="0"/>
<pin id="326" dir="0" index="10" bw="16" slack="0"/>
<pin id="327" dir="0" index="11" bw="16" slack="0"/>
<pin id="328" dir="0" index="12" bw="8" slack="0"/>
<pin id="329" dir="0" index="13" bw="8" slack="0"/>
<pin id="330" dir="0" index="14" bw="24" slack="0"/>
<pin id="331" dir="0" index="15" bw="3" slack="0"/>
<pin id="332" dir="0" index="16" bw="3" slack="0"/>
<pin id="333" dir="0" index="17" bw="1" slack="0"/>
<pin id="334" dir="0" index="18" bw="1" slack="0"/>
<pin id="335" dir="0" index="19" bw="1" slack="0"/>
<pin id="336" dir="0" index="20" bw="1" slack="0"/>
<pin id="337" dir="0" index="21" bw="1" slack="0"/>
<pin id="338" dir="0" index="22" bw="8" slack="0"/>
<pin id="339" dir="0" index="23" bw="16" slack="0"/>
<pin id="340" dir="0" index="24" bw="8" slack="0"/>
<pin id="341" dir="0" index="25" bw="8" slack="0"/>
<pin id="342" dir="0" index="26" bw="11" slack="0"/>
<pin id="343" dir="0" index="27" bw="16" slack="0"/>
<pin id="344" dir="0" index="28" bw="16" slack="0"/>
<pin id="345" dir="0" index="29" bw="16" slack="0"/>
<pin id="346" dir="0" index="30" bw="16" slack="0"/>
<pin id="347" dir="0" index="31" bw="8" slack="0"/>
<pin id="348" dir="0" index="32" bw="8" slack="0"/>
<pin id="349" dir="0" index="33" bw="8" slack="0"/>
<pin id="350" dir="0" index="34" bw="8" slack="0"/>
<pin id="351" dir="0" index="35" bw="8" slack="0"/>
<pin id="352" dir="0" index="36" bw="8" slack="0"/>
<pin id="353" dir="0" index="37" bw="8" slack="0"/>
<pin id="354" dir="0" index="38" bw="32" slack="0"/>
<pin id="355" dir="0" index="39" bw="8" slack="0"/>
<pin id="356" dir="0" index="40" bw="2" slack="0"/>
<pin id="357" dir="0" index="41" bw="2" slack="0"/>
<pin id="358" dir="0" index="42" bw="2" slack="0"/>
<pin id="359" dir="0" index="43" bw="20" slack="0"/>
<pin id="360" dir="0" index="44" bw="3" slack="0"/>
<pin id="361" dir="0" index="45" bw="10" slack="0"/>
<pin id="362" dir="0" index="46" bw="3" slack="0"/>
<pin id="363" dir="0" index="47" bw="10" slack="0"/>
<pin id="364" dir="0" index="48" bw="3" slack="0"/>
<pin id="365" dir="0" index="49" bw="2" slack="0"/>
<pin id="366" dir="0" index="50" bw="2" slack="0"/>
<pin id="367" dir="0" index="51" bw="2" slack="0"/>
<pin id="368" dir="0" index="52" bw="8" slack="0"/>
<pin id="369" dir="0" index="53" bw="8" slack="0"/>
<pin id="370" dir="0" index="54" bw="8" slack="0"/>
<pin id="371" dir="0" index="55" bw="10" slack="0"/>
<pin id="372" dir="0" index="56" bw="1" slack="0"/>
<pin id="373" dir="0" index="57" bw="10" slack="0"/>
<pin id="374" dir="0" index="58" bw="8" slack="0"/>
<pin id="375" dir="0" index="59" bw="8" slack="0"/>
<pin id="376" dir="0" index="60" bw="9" slack="0"/>
<pin id="377" dir="0" index="61" bw="8" slack="0"/>
<pin id="378" dir="0" index="62" bw="10" slack="0"/>
<pin id="379" dir="0" index="63" bw="3" slack="0"/>
<pin id="380" dir="0" index="64" bw="10" slack="0"/>
<pin id="381" dir="0" index="65" bw="2" slack="0"/>
<pin id="382" dir="0" index="66" bw="2" slack="0"/>
<pin id="383" dir="0" index="67" bw="2" slack="0"/>
<pin id="384" dir="0" index="68" bw="2" slack="0"/>
<pin id="385" dir="0" index="69" bw="8" slack="0"/>
<pin id="386" dir="0" index="70" bw="8" slack="0"/>
<pin id="387" dir="0" index="71" bw="8" slack="0"/>
<pin id="388" dir="0" index="72" bw="28" slack="0"/>
<pin id="389" dir="0" index="73" bw="28" slack="0"/>
<pin id="390" dir="0" index="74" bw="28" slack="0"/>
<pin id="391" dir="0" index="75" bw="1" slack="0"/>
<pin id="392" dir="0" index="76" bw="6" slack="0"/>
<pin id="393" dir="0" index="77" bw="3" slack="0"/>
<pin id="394" dir="0" index="78" bw="10" slack="0"/>
<pin id="395" dir="0" index="79" bw="3" slack="0"/>
<pin id="396" dir="0" index="80" bw="2" slack="0"/>
<pin id="397" dir="0" index="81" bw="2" slack="0"/>
<pin id="398" dir="0" index="82" bw="2" slack="0"/>
<pin id="399" dir="0" index="83" bw="6" slack="0"/>
<pin id="400" dir="0" index="84" bw="6" slack="0"/>
<pin id="401" dir="0" index="85" bw="6" slack="0"/>
<pin id="402" dir="0" index="86" bw="8" slack="0"/>
<pin id="403" dir="0" index="87" bw="8" slack="0"/>
<pin id="404" dir="0" index="88" bw="8" slack="0"/>
<pin id="405" dir="0" index="89" bw="8" slack="0"/>
<pin id="406" dir="0" index="90" bw="8" slack="0"/>
<pin id="407" dir="0" index="91" bw="8" slack="0"/>
<pin id="408" dir="0" index="92" bw="1" slack="0"/>
<pin id="409" dir="0" index="93" bw="16" slack="0"/>
<pin id="410" dir="1" index="94" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln472/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_reg_unsigned_short_s_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln455_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="16" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln455/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="count_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln457_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln457/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln458_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln458/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="s_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="29" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="3" slack="0"/>
<pin id="541" dir="0" index="3" bw="6" slack="0"/>
<pin id="542" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln460_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="29" slack="0"/>
<pin id="549" dir="0" index="1" bw="29" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln462_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln462/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln460_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln460/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln462_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln462/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln457_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln457/3 "/>
</bind>
</comp>

<comp id="579" class="1005" name="icmp_ln455_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln455 "/>
</bind>
</comp>

<comp id="583" class="1005" name="add_ln457_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln457 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="302"><net_src comp="206" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="220" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="411"><net_src comp="296" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="412"><net_src comp="0" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="413"><net_src comp="2" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="414"><net_src comp="4" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="415"><net_src comp="6" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="416"><net_src comp="8" pin="0"/><net_sink comp="315" pin=5"/></net>

<net id="417"><net_src comp="14" pin="0"/><net_sink comp="315" pin=6"/></net>

<net id="418"><net_src comp="16" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="419"><net_src comp="22" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="315" pin=9"/></net>

<net id="421"><net_src comp="26" pin="0"/><net_sink comp="315" pin=10"/></net>

<net id="422"><net_src comp="28" pin="0"/><net_sink comp="315" pin=11"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="315" pin=12"/></net>

<net id="424"><net_src comp="40" pin="0"/><net_sink comp="315" pin=13"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="315" pin=14"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="315" pin=15"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="315" pin=16"/></net>

<net id="428"><net_src comp="50" pin="0"/><net_sink comp="315" pin=17"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="315" pin=18"/></net>

<net id="430"><net_src comp="54" pin="0"/><net_sink comp="315" pin=19"/></net>

<net id="431"><net_src comp="56" pin="0"/><net_sink comp="315" pin=20"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="315" pin=21"/></net>

<net id="433"><net_src comp="64" pin="0"/><net_sink comp="315" pin=22"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="315" pin=23"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="315" pin=24"/></net>

<net id="436"><net_src comp="70" pin="0"/><net_sink comp="315" pin=25"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="315" pin=26"/></net>

<net id="438"><net_src comp="74" pin="0"/><net_sink comp="315" pin=27"/></net>

<net id="439"><net_src comp="76" pin="0"/><net_sink comp="315" pin=28"/></net>

<net id="440"><net_src comp="78" pin="0"/><net_sink comp="315" pin=29"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="315" pin=30"/></net>

<net id="442"><net_src comp="82" pin="0"/><net_sink comp="315" pin=31"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="315" pin=32"/></net>

<net id="444"><net_src comp="86" pin="0"/><net_sink comp="315" pin=33"/></net>

<net id="445"><net_src comp="88" pin="0"/><net_sink comp="315" pin=34"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="315" pin=35"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="315" pin=36"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="315" pin=37"/></net>

<net id="449"><net_src comp="62" pin="0"/><net_sink comp="315" pin=38"/></net>

<net id="450"><net_src comp="96" pin="0"/><net_sink comp="315" pin=39"/></net>

<net id="451"><net_src comp="98" pin="0"/><net_sink comp="315" pin=40"/></net>

<net id="452"><net_src comp="100" pin="0"/><net_sink comp="315" pin=41"/></net>

<net id="453"><net_src comp="102" pin="0"/><net_sink comp="315" pin=42"/></net>

<net id="454"><net_src comp="104" pin="0"/><net_sink comp="315" pin=43"/></net>

<net id="455"><net_src comp="106" pin="0"/><net_sink comp="315" pin=44"/></net>

<net id="456"><net_src comp="108" pin="0"/><net_sink comp="315" pin=45"/></net>

<net id="457"><net_src comp="110" pin="0"/><net_sink comp="315" pin=46"/></net>

<net id="458"><net_src comp="112" pin="0"/><net_sink comp="315" pin=47"/></net>

<net id="459"><net_src comp="114" pin="0"/><net_sink comp="315" pin=48"/></net>

<net id="460"><net_src comp="116" pin="0"/><net_sink comp="315" pin=49"/></net>

<net id="461"><net_src comp="118" pin="0"/><net_sink comp="315" pin=50"/></net>

<net id="462"><net_src comp="120" pin="0"/><net_sink comp="315" pin=51"/></net>

<net id="463"><net_src comp="122" pin="0"/><net_sink comp="315" pin=52"/></net>

<net id="464"><net_src comp="124" pin="0"/><net_sink comp="315" pin=53"/></net>

<net id="465"><net_src comp="126" pin="0"/><net_sink comp="315" pin=54"/></net>

<net id="466"><net_src comp="128" pin="0"/><net_sink comp="315" pin=55"/></net>

<net id="467"><net_src comp="130" pin="0"/><net_sink comp="315" pin=56"/></net>

<net id="468"><net_src comp="132" pin="0"/><net_sink comp="315" pin=57"/></net>

<net id="469"><net_src comp="134" pin="0"/><net_sink comp="315" pin=58"/></net>

<net id="470"><net_src comp="136" pin="0"/><net_sink comp="315" pin=59"/></net>

<net id="471"><net_src comp="138" pin="0"/><net_sink comp="315" pin=60"/></net>

<net id="472"><net_src comp="140" pin="0"/><net_sink comp="315" pin=61"/></net>

<net id="473"><net_src comp="142" pin="0"/><net_sink comp="315" pin=62"/></net>

<net id="474"><net_src comp="144" pin="0"/><net_sink comp="315" pin=63"/></net>

<net id="475"><net_src comp="146" pin="0"/><net_sink comp="315" pin=64"/></net>

<net id="476"><net_src comp="148" pin="0"/><net_sink comp="315" pin=65"/></net>

<net id="477"><net_src comp="150" pin="0"/><net_sink comp="315" pin=66"/></net>

<net id="478"><net_src comp="152" pin="0"/><net_sink comp="315" pin=67"/></net>

<net id="479"><net_src comp="154" pin="0"/><net_sink comp="315" pin=68"/></net>

<net id="480"><net_src comp="156" pin="0"/><net_sink comp="315" pin=69"/></net>

<net id="481"><net_src comp="158" pin="0"/><net_sink comp="315" pin=70"/></net>

<net id="482"><net_src comp="160" pin="0"/><net_sink comp="315" pin=71"/></net>

<net id="483"><net_src comp="162" pin="0"/><net_sink comp="315" pin=72"/></net>

<net id="484"><net_src comp="164" pin="0"/><net_sink comp="315" pin=73"/></net>

<net id="485"><net_src comp="166" pin="0"/><net_sink comp="315" pin=74"/></net>

<net id="486"><net_src comp="168" pin="0"/><net_sink comp="315" pin=75"/></net>

<net id="487"><net_src comp="170" pin="0"/><net_sink comp="315" pin=76"/></net>

<net id="488"><net_src comp="172" pin="0"/><net_sink comp="315" pin=77"/></net>

<net id="489"><net_src comp="174" pin="0"/><net_sink comp="315" pin=78"/></net>

<net id="490"><net_src comp="176" pin="0"/><net_sink comp="315" pin=79"/></net>

<net id="491"><net_src comp="178" pin="0"/><net_sink comp="315" pin=80"/></net>

<net id="492"><net_src comp="180" pin="0"/><net_sink comp="315" pin=81"/></net>

<net id="493"><net_src comp="182" pin="0"/><net_sink comp="315" pin=82"/></net>

<net id="494"><net_src comp="184" pin="0"/><net_sink comp="315" pin=83"/></net>

<net id="495"><net_src comp="186" pin="0"/><net_sink comp="315" pin=84"/></net>

<net id="496"><net_src comp="188" pin="0"/><net_sink comp="315" pin=85"/></net>

<net id="497"><net_src comp="190" pin="0"/><net_sink comp="315" pin=86"/></net>

<net id="498"><net_src comp="192" pin="0"/><net_sink comp="315" pin=87"/></net>

<net id="499"><net_src comp="194" pin="0"/><net_sink comp="315" pin=88"/></net>

<net id="500"><net_src comp="196" pin="0"/><net_sink comp="315" pin=89"/></net>

<net id="501"><net_src comp="198" pin="0"/><net_sink comp="315" pin=90"/></net>

<net id="502"><net_src comp="200" pin="0"/><net_sink comp="315" pin=91"/></net>

<net id="503"><net_src comp="202" pin="0"/><net_sink comp="315" pin=92"/></net>

<net id="504"><net_src comp="204" pin="0"/><net_sink comp="315" pin=93"/></net>

<net id="509"><net_src comp="208" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="298" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="284" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="60" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="274" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="286" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="62" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="288" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="290" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="292" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="551"><net_src comp="537" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="294" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="533" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="274" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="547" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="220" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="559" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="308" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="511" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="521" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="308" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {3 4 }
	Port: m_axis_video_V_keep_V | {3 4 }
	Port: m_axis_video_V_strb_V | {3 4 }
	Port: m_axis_video_V_user_V | {3 4 }
	Port: m_axis_video_V_last_V | {3 4 }
	Port: m_axis_video_V_id_V | {3 4 }
	Port: m_axis_video_V_dest_V | {3 4 }
	Port: fid | {3 4 }
	Port: count | {3 }
	Port: s | {2 }
	Port: rampStart | {3 4 }
	Port: rampVal_1 | {3 4 }
	Port: rampVal | {3 4 }
	Port: hBarSel_2 | {3 4 }
	Port: xBar_V | {3 4 }
	Port: zonePlateVAddr | {3 4 }
	Port: zonePlateVDelta | {3 4 }
	Port: hdata | {3 4 }
	Port: rampVal_2 | {3 4 }
	Port: vBarSel | {3 4 }
	Port: yCount_V | {3 4 }
	Port: hBarSel | {3 4 }
	Port: xCount_V | {3 4 }
	Port: yCount_V_2 | {3 4 }
	Port: vHatch | {3 4 }
	Port: xCount_V_2 | {3 4 }
	Port: vBarSel_2 | {3 4 }
	Port: yCount_V_3 | {3 4 }
	Port: hBarSel_3 | {3 4 }
	Port: xCount_V_3 | {3 4 }
	Port: rSerie_V | {3 4 }
	Port: gSerie_V | {3 4 }
	Port: bSerie_V | {3 4 }
	Port: vBarSel_1 | {3 4 }
	Port: yCount_V_1 | {3 4 }
	Port: hBarSel_1 | {3 4 }
	Port: xCount_V_1 | {3 4 }
	Port: fidStored | {3 4 }
	Port: counter | {3 4 }
 - Input state : 
	Port: v_tpg : height | {3 4 }
	Port: v_tpg : width | {3 4 }
	Port: v_tpg : field_id | {3 4 }
	Port: v_tpg : fid_in | {3 4 }
	Port: v_tpg : bckgndId | {3 4 }
	Port: v_tpg : motionSpeed | {3 4 }
	Port: v_tpg : colorFormat | {3 4 }
	Port: v_tpg : ZplateHorContStart | {3 4 }
	Port: v_tpg : ZplateHorContDelta | {3 4 }
	Port: v_tpg : ZplateVerContStart | {3 4 }
	Port: v_tpg : ZplateVerContDelta | {3 4 }
	Port: v_tpg : dpDynamicRange | {3 4 }
	Port: v_tpg : dpYUVCoef | {3 4 }
	Port: v_tpg : bck_motion_en | {1 }
	Port: v_tpg : count | {2 }
	Port: v_tpg : s | {2 3 4 }
	Port: v_tpg : rampStart | {3 4 }
	Port: v_tpg : rampVal_1 | {3 4 }
	Port: v_tpg : rampVal | {3 4 }
	Port: v_tpg : hBarSel_2 | {3 4 }
	Port: v_tpg : xBar_V | {3 4 }
	Port: v_tpg : zonePlateVAddr | {3 4 }
	Port: v_tpg : zonePlateVDelta | {3 4 }
	Port: v_tpg : hdata | {3 4 }
	Port: v_tpg : rampVal_2 | {3 4 }
	Port: v_tpg : redYuv | {3 4 }
	Port: v_tpg : grnYuv | {3 4 }
	Port: v_tpg : bluYuv | {3 4 }
	Port: v_tpg : blkYuv | {3 4 }
	Port: v_tpg : whiYuv | {3 4 }
	Port: v_tpg : tpgBarSelYuv_y | {3 4 }
	Port: v_tpg : tpgBarSelYuv_v | {3 4 }
	Port: v_tpg : tpgBarSelYuv_u | {3 4 }
	Port: v_tpg : tpgBarSelRgb_r | {3 4 }
	Port: v_tpg : tpgBarSelRgb_g | {3 4 }
	Port: v_tpg : tpgBarSelRgb_b | {3 4 }
	Port: v_tpg : tpgSinTableArray | {3 4 }
	Port: v_tpg : vBarSel | {3 4 }
	Port: v_tpg : yCount_V | {3 4 }
	Port: v_tpg : hBarSel | {3 4 }
	Port: v_tpg : xCount_V | {3 4 }
	Port: v_tpg : tpgTartanBarArray | {3 4 }
	Port: v_tpg : tpgBarSelRgb_r16 | {3 4 }
	Port: v_tpg : tpgBarSelRgb_g14 | {3 4 }
	Port: v_tpg : tpgBarSelRgb_b12 | {3 4 }
	Port: v_tpg : tpgBarSelYuv_y22 | {3 4 }
	Port: v_tpg : tpgBarSelYuv_v20 | {3 4 }
	Port: v_tpg : tpgBarSelYuv_u18 | {3 4 }
	Port: v_tpg : yCount_V_2 | {3 4 }
	Port: v_tpg : vHatch | {3 4 }
	Port: v_tpg : xCount_V_2 | {3 4 }
	Port: v_tpg : whiYuv_1 | {3 4 }
	Port: v_tpg : blkYuv_1 | {3 4 }
	Port: v_tpg : tpgSinTableArray_9bit | {3 4 }
	Port: v_tpg : vBarSel_2 | {3 4 }
	Port: v_tpg : yCount_V_3 | {3 4 }
	Port: v_tpg : hBarSel_3 | {3 4 }
	Port: v_tpg : xCount_V_3 | {3 4 }
	Port: v_tpg : tpgCheckerBoardArray | {3 4 }
	Port: v_tpg : tpgBarSelRgb_r15 | {3 4 }
	Port: v_tpg : tpgBarSelRgb_g13 | {3 4 }
	Port: v_tpg : tpgBarSelRgb_b11 | {3 4 }
	Port: v_tpg : tpgBarSelYuv_y21 | {3 4 }
	Port: v_tpg : tpgBarSelYuv_v19 | {3 4 }
	Port: v_tpg : tpgBarSelYuv_u17 | {3 4 }
	Port: v_tpg : rSerie_V | {3 4 }
	Port: v_tpg : gSerie_V | {3 4 }
	Port: v_tpg : bSerie_V | {3 4 }
	Port: v_tpg : vBarSel_1 | {3 4 }
	Port: v_tpg : yCount_V_1 | {3 4 }
	Port: v_tpg : hBarSel_1 | {3 4 }
	Port: v_tpg : xCount_V_1 | {3 4 }
	Port: v_tpg : DPtpgBarArray | {3 4 }
	Port: v_tpg : DPtpgBarSelRgb_VESA_r | {3 4 }
	Port: v_tpg : DPtpgBarSelRgb_VESA_g | {3 4 }
	Port: v_tpg : DPtpgBarSelRgb_VESA_b | {3 4 }
	Port: v_tpg : DPtpgBarSelRgb_CEA_r | {3 4 }
	Port: v_tpg : DPtpgBarSelRgb_CEA_g | {3 4 }
	Port: v_tpg : DPtpgBarSelRgb_CEA_b | {3 4 }
	Port: v_tpg : DPtpgBarSelYuv_601_y | {3 4 }
	Port: v_tpg : DPtpgBarSelYuv_601_v | {3 4 }
	Port: v_tpg : DPtpgBarSelYuv_709_y | {3 4 }
	Port: v_tpg : DPtpgBarSelYuv_709_v | {3 4 }
	Port: v_tpg : DPtpgBarSelYuv_601_u | {3 4 }
	Port: v_tpg : DPtpgBarSelYuv_709_u | {3 4 }
	Port: v_tpg : fidStored | {3 4 }
	Port: v_tpg : counter | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln455 : 1
		br_ln455 : 2
		add_ln457 : 1
		icmp_ln458 : 2
		br_ln458 : 3
		tmp_1 : 1
		icmp_ln460 : 2
		add_ln462 : 1
		select_ln460 : 3
		store_ln462 : 4
	State 3
		store_ln457 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |   grp_v_tpgHlsDataFlow_fu_315   |    9    |  104.65 |   1375  |   3173  |
|          | grp_reg_unsigned_short_s_fu_505 |    0    |    0    |    16   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |         add_ln457_fu_521        |    0    |    0    |    0    |    39   |
|          |         add_ln462_fu_553        |    0    |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        icmp_ln455_fu_511        |    0    |    0    |    0    |    13   |
|   icmp   |        icmp_ln458_fu_527        |    0    |    0    |    0    |    18   |
|          |        icmp_ln460_fu_547        |    0    |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|---------|
|  select  |       select_ln460_fu_559       |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |  bck_motion_en_read_read_fu_298 |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|           tmp_1_fu_537          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    9    |  104.65 |   1391  |   3331  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|    DPtpgBarArray    |    0   |    3   |    1   |
| DPtpgBarSelRgb_CEA_b|    0   |    6   |    1   |
| DPtpgBarSelRgb_CEA_g|    0   |    6   |    1   |
| DPtpgBarSelRgb_CEA_r|    0   |    6   |    1   |
|DPtpgBarSelRgb_VESA_b|    0   |    2   |    1   |
|DPtpgBarSelRgb_VESA_g|    0   |    2   |    1   |
|DPtpgBarSelRgb_VESA_r|    0   |    2   |    1   |
| DPtpgBarSelYuv_601_u|    0   |    8   |    1   |
| DPtpgBarSelYuv_601_v|    0   |    8   |    1   |
| DPtpgBarSelYuv_601_y|    0   |    8   |    1   |
| DPtpgBarSelYuv_709_u|    0   |    8   |    1   |
| DPtpgBarSelYuv_709_v|    0   |    8   |    1   |
| DPtpgBarSelYuv_709_y|    0   |    8   |    1   |
|        blkYuv       |    0   |    8   |    1   |
|       blkYuv_1      |    0   |    8   |    1   |
|        bluYuv       |    0   |    8   |    1   |
|        grnYuv       |    0   |    8   |    1   |
|        redYuv       |    0   |    8   |    1   |
|    tpgBarSelRgb_b   |    0   |    2   |    1   |
|   tpgBarSelRgb_b11  |    0   |    2   |    1   |
|   tpgBarSelRgb_b12  |    0   |    2   |    1   |
|    tpgBarSelRgb_g   |    0   |    2   |    1   |
|   tpgBarSelRgb_g13  |    0   |    2   |    1   |
|   tpgBarSelRgb_g14  |    0   |    2   |    1   |
|    tpgBarSelRgb_r   |    0   |    2   |    1   |
|   tpgBarSelRgb_r15  |    0   |    2   |    1   |
|   tpgBarSelRgb_r16  |    0   |    2   |    1   |
|    tpgBarSelYuv_u   |    0   |    8   |    1   |
|   tpgBarSelYuv_u17  |    0   |    8   |    1   |
|   tpgBarSelYuv_u18  |    0   |    8   |    1   |
|    tpgBarSelYuv_v   |    0   |    8   |    1   |
|   tpgBarSelYuv_v19  |    0   |    8   |    1   |
|   tpgBarSelYuv_v20  |    0   |    8   |    1   |
|    tpgBarSelYuv_y   |    0   |    8   |    1   |
|   tpgBarSelYuv_y21  |    0   |    8   |    1   |
|   tpgBarSelYuv_y22  |    0   |    8   |    1   |
| tpgCheckerBoardArray|    0   |    2   |    1   |
|   tpgSinTableArray  |    3   |    0   |    0   |
|tpgSinTableArray_9bit|    2   |    0   |    0   |
|  tpgTartanBarArray  |    0   |    3   |    3   |
|        whiYuv       |    0   |    8   |    1   |
|       whiYuv_1      |    0   |    8   |    1   |
+---------------------+--------+--------+--------+
|        Total        |    5   |   226  |   42   |
+---------------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln457_reg_583 |   32   |
|count_new_0_reg_304|   32   |
| icmp_ln455_reg_579|    1   |
+-------------------+--------+
|       Total       |   65   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |   104  |  1391  |  3331  |
|   Memory  |    5   |    -   |    -   |   226  |   42   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   65   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   104  |  1682  |  3373  |
+-----------+--------+--------+--------+--------+--------+
