INFO: [VRFC 10-163] Analyzing VHDL file "D:/final year/8th sem/vhdl lab/d_latch/d_latch.srcs/sources_1/new/d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_latch'
