<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='296' type='llvm::BitVector'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='369' u='m' c='_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='410' u='a' c='_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv'/>
<offset>384</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='295'>// Bit mask of sub-classes including this, indexed by their EnumValue.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='937' u='m' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='938' u='m' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='945' u='m' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='951' u='w' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='951' u='r' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='956' u='m' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
