
*** Running vivado
    with args -log dvi_pass_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dvi_pass_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dvi_pass_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DIGILENT_LIB/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.cache/ip 
Command: synth_design -top dvi_pass_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28960
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.531 ; gain = 34.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dvi_pass_top' [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/sources_1/new/dvi_pass_top.v:26]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_125M_200M' [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.runs/synth_1/.Xil/Vivado-22476-LAPTOP-2OPCD7I5/realtime/clk_wiz_125M_200M_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb_1' [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.runs/synth_1/.Xil/Vivado-22476-LAPTOP-2OPCD7I5/realtime/dvi2rgb_1_stub.vhdl:31]
WARNING: [Synth 8-7071] port 'pLocked' of module 'dvi2rgb_1' is unconnected for instance 'dvi2rgb_inst' [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/sources_1/new/dvi_pass_top.v:78]
WARNING: [Synth 8-7023] instance 'dvi2rgb_inst' of module 'dvi2rgb_1' has 20 connections declared, but only 19 given [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/sources_1/new/dvi_pass_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_0' [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.runs/synth_1/.Xil/Vivado-22476-LAPTOP-2OPCD7I5/realtime/rgb2dvi_0_stub.vhdl:21]
INFO: [Synth 8-6155] done synthesizing module 'dvi_pass_top' (2#1) [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/sources_1/new/dvi_pass_top.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.129 ; gain = 89.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1202.316 ; gain = 106.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1202.316 ; gain = 106.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_inst'
Finished Parsing XDC File [c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_inst'
Parsing XDC File [c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/clk_wiz_125M_200M/clk_wiz_125M_200M/clk_wiz_125M_200M_in_context.xdc] for cell 'clkwiz_inst'
Finished Parsing XDC File [c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/clk_wiz_125M_200M/clk_wiz_125M_200M/clk_wiz_125M_200M_in_context.xdc] for cell 'clkwiz_inst'
Parsing XDC File [c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc] for cell 'dvi2rgb_inst'
Finished Parsing XDC File [c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc] for cell 'dvi2rgb_inst'
Parsing XDC File [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw2'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led0'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led3'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'btn0'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'btn1'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'btn2'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_cec'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_cec'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpdn'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_scl'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_sda'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:89]
WARNING: [Vivado 12-507] No nets matched 'led2_OBUF'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:189]
WARNING: [Vivado 12-507] No nets matched 'led_control/fade_up_down/cnt[0]'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:190]
WARNING: [Vivado 12-507] No nets matched 'led_control/fade_up_down/cnt[1]'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:191]
WARNING: [Vivado 12-507] No nets matched 'led_control/fade_up_down/cnt[2]'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:192]
WARNING: [Vivado 12-507] No nets matched 'led_control/fade_up_down/cnt[3]'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:193]
WARNING: [Vivado 12-507] No nets matched 'led_control/fade_up_down/cnt[4]'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:194]
WARNING: [Vivado 12-507] No nets matched 'led_control/fade_up_down/cnt[5]'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:195]
WARNING: [Vivado 12-507] No nets matched 'led_control/fade_up_down/cnt[6]'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:196]
WARNING: [Vivado 12-507] No nets matched 'led_control/fade_up_down/cnt[7]'. [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc:197]
Finished Parsing XDC File [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dvi_pass_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dvi_pass_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dvi_pass_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1267.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1267.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.566 ; gain = 172.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.566 ; gain = 172.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for tmds_tx_clk_n_o. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_tx_clk_n_o. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_tx_clk_p_o. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_tx_clk_p_o. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_tx_data_n_o[0]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_tx_data_n_o[0]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_tx_data_n_o[1]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_tx_data_n_o[1]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_tx_data_n_o[2]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_tx_data_n_o[2]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_tx_data_p_o[0]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_tx_data_p_o[0]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_tx_data_p_o[1]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_tx_data_p_o[1]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_tx_data_p_o[2]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_tx_data_p_o[2]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_i. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/clk_wiz_125M_200M/clk_wiz_125M_200M/clk_wiz_125M_200M_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_i. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/clk_wiz_125M_200M/clk_wiz_125M_200M/clk_wiz_125M_200M_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_clk_n_i. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_clk_n_i. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_clk_p_i. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_clk_p_i. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_data_n_i[0]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_data_n_i[0]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_data_n_i[1]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_data_n_i[1]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_data_n_i[2]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_data_n_i[2]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_data_p_i[0]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_data_p_i[0]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_data_p_i[1]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_data_p_i[1]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_data_p_i[2]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_data_p_i[2]. (constraint file  c:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/dvi2rgb_1/dvi2rgb_1_in_context.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for rgb2dvi_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clkwiz_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dvi2rgb_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.566 ; gain = 172.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.566 ; gain = 172.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1267.566 ; gain = 172.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1267.566 ; gain = 172.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1267.566 ; gain = 172.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1277.137 ; gain = 181.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.895 ; gain = 187.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.895 ; gain = 187.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.895 ; gain = 187.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.895 ; gain = 187.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.895 ; gain = 187.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.895 ; gain = 187.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_125M_200M |         1|
|2     |dvi2rgb_1         |         1|
|3     |rgb2dvi_0         |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |clk_wiz_125M_200M_bbox |     1|
|2     |dvi2rgb_1_bbox         |     1|
|3     |rgb2dvi_0_bbox         |     1|
|4     |IBUF                   |     1|
|5     |IOBUF                  |     2|
|6     |OBUF                   |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.895 ; gain = 187.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.895 ; gain = 122.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.895 ; gain = 187.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1302.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1302.594 ; gain = 207.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/robdj/Desktop/hdmi_pass_through_ZyboZ7-10-master/dvi_pass_verilog/dvi_pass_verilog.runs/synth_1/dvi_pass_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dvi_pass_top_utilization_synth.rpt -pb dvi_pass_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 18 10:04:37 2021...
