Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 28 15:28:04 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   215 |
|    Minimum number of control sets                        |   215 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   215 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |   199 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2279 |         2150 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1044 |          523 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------+-------------------------------+------------------+----------------+
|                Clock Signal               |         Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------+-------------------------------+------------------+----------------+
|  dp1/clk_sel_reg_i_2_n_0                  |                              |                               |                1 |              1 |
|  dp1/reg1/dout_reg[60]_2                  |                              | rst_IBUF                      |                1 |              1 |
|  VGA1/vga_controller/hcounter_reg[2]_0    |                              | VGA1/vga_controller/vga_blank |                1 |              1 |
|  VGA1/pixel_clk                           |                              |                               |                1 |              1 |
|  VGA1/pixel_clk                           |                              | VGA1/vga_controller/VS0       |                1 |              1 |
|  VGA1/pixel_clk                           |                              | VGA1/vga_controller/HS0       |                1 |              1 |
|  dp1/fetch_0/stall_ns_reg[1]_i_1_n_0      |                              |                               |                1 |              2 |
|  btn/db/u1/slow_clk_reg_0                 |                              |                               |                1 |              3 |
|  dp1/FSM_onehot_halt_ns_reg[2]_i_1_n_0    |                              |                               |                1 |              3 |
|  VGA1/vga_controller/hcounter_reg[8]_0[0] |                              |                               |                1 |              4 |
|  ROM1/ns                                  |                              |                               |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG                      |                              |                               |                6 |              7 |
|  VGA1/vga_controller/E[0]                 |                              |                               |                5 |              8 |
|  VGA1/pixel_clk                           |                              | rst_IBUF                      |                7 |             11 |
|  VGA1/pixel_clk                           | VGA1/vga_controller/vcounter | rst_IBUF                      |                6 |             11 |
|  ROM1/ap_start_reg_i_1_n_0                |                              |                               |                4 |             13 |
|  dp1/reg2/rst_52[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_33[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_51[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_7[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_35[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_3[0]   | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_9[0]   | rst_IBUF                      |                5 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_0[0]   | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[47]_1[0]   | rst_IBUF                      |                7 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[47]_0[0]   | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_14[0]  | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_8[0]   | rst_IBUF                      |                8 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_12[0]  | rst_IBUF                      |               11 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_6[0]   | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[47]_2[0]   | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_5[0]   | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_9[0]   | rst_IBUF                      |                4 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[47]_4[0]   | rst_IBUF                      |               11 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_11[0]  | rst_IBUF                      |                7 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_10[0]  | rst_IBUF                      |                5 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_4[0]   | rst_IBUF                      |                7 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_8[0]   | rst_IBUF                      |                5 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_0[0]   | rst_IBUF                      |               11 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_6[0]   | rst_IBUF                      |                4 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_3[0]   | rst_IBUF                      |               11 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_7[0]   | rst_IBUF                      |                4 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_4[0]   | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_7[0]   | rst_IBUF                      |               11 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_5[0]   | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_1[0]   | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_0[0]   | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_10[0]  | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_13[0]  | rst_IBUF                      |                7 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_2[0]   | rst_IBUF                      |                4 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_5[0]   | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_8[0]   | rst_IBUF                      |                9 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_6[0]   | rst_IBUF                      |                9 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_2[0]   | rst_IBUF                      |                5 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_7[0]   | rst_IBUF                      |                5 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_1[0]   | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_1[0]   | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[43]_8[0]   | rst_IBUF                      |                9 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_2[0]   | rst_IBUF                      |                8 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_4[0]   | rst_IBUF                      |                4 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_6[0]   | rst_IBUF                      |                5 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_16[0]  | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_7[0]   | rst_IBUF                      |                8 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[47]_3[0]   | rst_IBUF                      |                7 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_0[0]   | rst_IBUF                      |               14 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_5[0]   | rst_IBUF                      |                7 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_3[0]   | rst_IBUF                      |                9 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_2[0]   | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_15[0]  | rst_IBUF                      |                6 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_3[0]   | rst_IBUF                      |               10 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_4[0]   | rst_IBUF                      |               11 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[44]_9[0]   | rst_IBUF                      |                4 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_1[0]   | rst_IBUF                      |                8 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[45]_11[0]  | rst_IBUF                      |               13 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[46]_10[0]  | rst_IBUF                      |                5 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_1[0]   | rst_IBUF                      |               11 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_6[0]   | rst_IBUF                      |                8 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_5[0]   | rst_IBUF                      |                8 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_9[0]   | rst_IBUF                      |                8 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_3[0]   | rst_IBUF                      |                9 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_4[0]   | rst_IBUF                      |                9 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_8[0]   | rst_IBUF                      |               11 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_2[0]   | rst_IBUF                      |               15 |             16 |
|  clk_local                                | dp1/reg2/dout_reg[48]_7[0]   | rst_IBUF                      |                6 |             16 |
|  dp1/reg2/rst_36[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_44[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/E[0]                            |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_21[0]           |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_23[0]           |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_24[0]           |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_33[0]           |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_25[0]           |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_26[0]           |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_32[0]           |                              | rst_IBUF                      |               15 |             16 |
|  dp1/reg2/ap_start_cs_reg_22[0]           |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_34[0]           |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_14[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_2[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[18]_9[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_3[0]               |                              | rst_IBUF                      |               15 |             16 |
|  dp1/reg2/dout_reg[22]_11[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_13[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_20[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_21[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_7[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[18]_8[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_14[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[19]_8[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_9[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[18]_2[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_9[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[20]_13[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_8[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[19]_14[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_8[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_12[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_13[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_10[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[20]_14[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_16[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_18[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_4[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_19[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[19]_9[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_17[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[19]_10[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_6[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[20]_11[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[22]_10[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_5[0]               |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/dout_reg[17]_11[0]              |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[51][15]_i_6_1[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[39][15]_i_5_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[26][15]_i_6_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[49][15]_i_5_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[50][15]_i_7_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[51][15]_i_6_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_31[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[75][15]_i_7_0[0]        |                              | rst_IBUF                      |               15 |             16 |
|  dp1/reg2/mem_reg[53][15]_i_6_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[70][15]_i_8_1[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[75][15]_i_7_1[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[58][15]_i_8_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[77][15]_i_12_0[0]       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[71][15]_i_7_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[61][15]_i_5_0[0]        |                              | rst_IBUF                      |               15 |             16 |
|  dp1/reg2/mem_reg[58][15]_i_8_1[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[78][15]_i_5_1[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[78][15]_i_5_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[74][15]_i_6_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[51][15]_i_7_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_1[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_10[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_12[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_13[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_15[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_20[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_23[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_24[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_19[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[77][15]_i_11_1[0]       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_17[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_26[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[58][15]_i_8_2[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[88][15]_i_5_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_14[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_28[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_16[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_29[0]                       |                              | rst_IBUF                      |               15 |             16 |
|  dp1/reg2/mem_reg[77][15]_i_11_0[0]       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_18[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_21[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_0[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[89][15]_i_7_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_2[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_27[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_3[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_30[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_32[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[70][15]_i_8_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[67][15]_i_4_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[87][15]_i_5_0[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[75][15]_i_7_2[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_11[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_22[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_25[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst[0]                          |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/mem_reg[74][15]_i_6_1[0]        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_46[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_50[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_48[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_47[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_34[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_37[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_6[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_45[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_8[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_40[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_49[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_9[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_5[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_41[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_43[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_53[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_39[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_42[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_4[0]                        |                              | rst_IBUF                      |               16 |             16 |
|  dp1/reg2/rst_38[0]                       |                              | rst_IBUF                      |               16 |             16 |
|  ROM1/user_inst_addr_next_reg[5]_i_2_n_0  |                              |                               |                5 |             17 |
|  slow_clk_BUFG                            |                              |                               |                9 |             17 |
|  slow_clk_BUFG                            |                              | rst_IBUF                      |                6 |             21 |
|  clk_local                                | dp1/ap_start_cs              | rst_IBUF                      |               16 |             25 |
|  CLK100MHZ_IBUF_BUFG                      |                              | btn/db/u1/counter0            |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                      |                              | clear                         |                7 |             27 |
|  clk_local                                |                              | rst_IBUF                      |               60 |            125 |
+-------------------------------------------+------------------------------+-------------------------------+------------------+----------------+


