# Verilator build artifacts (C++ code generated from SystemVerilog)
obj_dir/
*.d
*.mk

# C/C++ files (Verilator-generated, not source)
*.cpp
*.h
!include/*.h

# Build artifacts
*.o
*.a
*.so
*.dll
*.exe

# Simulation artifacts
*.vcd
*.fst
*.fsdb
*.vpd
*.log
*.jou
work/
simv
vsim.wlf

# Test binaries
*.elf
*.riscv
*.dump

# Synthesis artifacts
*.dcp
*.bit
*.mcs
*.prj
*.xpr
*.runs/
*.cache/
*.hw/
*.ip_user_files/

# SBT / Scala / Chisel build artifacts
target/
build/
project/target/
project/project/
.bsp/
.metals/
.bloop/
chipyard/

# FIRRTL / Chisel generated files
*.fir
*.anno.json
*.v
!rtl/*.sv
!src/**/*.sv
!tb/*.sv

# IDE
.vscode/
.idea/
*.swp
*.swo
*~

# OS
.DS_Store
Thumbs.db

# Documentation (ignore all .md files except README.md)
*.md
!README.md
