

sim: ** simulation statistics **
sim_num_insn              100000001 # total number of instructions committed
sim_num_refs               35031361 # total number of loads and stores committed
sim_num_loads              27417890 # total number of loads committed
sim_num_stores         7613471.0000 # total number of stores committed
sim_num_branches           16456566 # total number of branches committed
sim_elapsed_time                 78 # total simulation time in seconds
sim_inst_rate          1282051.2949 # simulation speed (in insts/sec)
sim_total_insn            107151510 # total number of instructions executed
sim_total_refs             36955541 # total number of loads and stores executed
sim_total_loads            28995911 # total number of loads executed
sim_total_stores       7959630.0000 # total number of stores executed
sim_total_branches         17488463 # total number of branches executed
sim_cycle                  73436801 # total simulation time in cycles
sim_IPC                      1.3617 # instructions per cycle
sim_CPI                      0.7344 # cycles per instruction
sim_exec_BW                  1.4591 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.0766 # instruction per branch
IFQ_count                 230133464 # cumulative IFQ occupancy
IFQ_fcount                 52420465 # cumulative IFQ full count
ifq_occupancy                3.1338 # avg IFQ occupancy (insn's)
ifq_rate                     1.4591 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  2.1477 # avg IFQ occupant latency (cycle's)
ifq_full                     0.7138 # fraction of time (cycle's) IFQ was full
RUU_count                 957946221 # cumulative RUU occupancy
RUU_fcount                 41676713 # cumulative RUU full count
ruu_occupancy               13.0445 # avg RUU occupancy (insn's)
ruu_rate                     1.4591 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  8.9401 # avg RUU occupant latency (cycle's)
ruu_full                     0.5675 # fraction of time (cycle's) RUU was full
LSQ_count                 354020475 # cumulative LSQ occupancy
LSQ_fcount                 10040936 # cumulative LSQ full count
lsq_occupancy                4.8208 # avg LSQ occupancy (insn's)
lsq_rate                     1.4591 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  3.3039 # avg LSQ occupant latency (cycle's)
lsq_full                     0.1367 # fraction of time (cycle's) LSQ was full
sim_slip                 1377635000 # total number of slip cycles
avg_sim_slip                13.7763 # the average slip between issue and retirement
bpred_bimod.lookups        17912118 # total number of bpred lookups
bpred_bimod.updates        16456562 # total number of updates
bpred_bimod.addr_hits      15781616 # total number of address-predicted hits
bpred_bimod.dir_hits       15781725 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses           674837 # total number of misses
bpred_bimod.jr_hits         2587143 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen         2617873 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP       102385 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP       133106 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9590 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9590 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9883 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.7692 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes      2583176 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops      2484772 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP      2484767 # total number of RAS predictions used
bpred_bimod.ras_hits.PP      2484758 # total number of RAS hits
bpred_bimod.ras_rate.PP    1.0000 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              110870421 # total number of accesses
il1.hits                  109094627 # total number of hits
il1.misses                  1775794 # total number of misses
il1.replacements            1775552 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0160 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0160 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               35482150 # total number of accesses
dl1.hits                   33406413 # total number of hits
dl1.misses                  2075737 # total number of misses
dl1.replacements            2075609 # total number of replacements
dl1.writebacks               565828 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0585 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0585 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0159 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                4417359 # total number of accesses
ul2.hits                    4415151 # total number of hits
ul2.misses                     2208 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0005 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             110870421 # total number of accesses
itlb.hits                 110870408 # total number of hits
itlb.misses                      13 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              36274115 # total number of accesses
dtlb.hits                  36274067 # total number of hits
dtlb.misses                      48 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 917504 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  91168 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120019960 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  312 # total number of pages allocated
mem.page_mem                  2496k # total size of memory pages allocated
mem.ptab_misses              958896 # total first level page table misses
mem.ptab_accesses        1456813276 # total page table accesses
mem.ptab_miss_rate           0.0007 # first level page table miss rate

