	component nios_setup is
		port (
			clk_clk                           : in  std_logic                     := 'X';             -- clk
			clock_bridge_0_in_clk_clk         : in  std_logic                     := 'X';             -- clk
			led_external_connection_export    : out std_logic_vector(7 downto 0);                     -- export
			onchip_memory_s2_address          : in  std_logic_vector(11 downto 0) := (others => 'X'); -- address
			onchip_memory_s2_chipselect       : in  std_logic                     := 'X';             -- chipselect
			onchip_memory_s2_clken            : in  std_logic                     := 'X';             -- clken
			onchip_memory_s2_write            : in  std_logic                     := 'X';             -- write
			onchip_memory_s2_readdata         : out std_logic_vector(31 downto 0);                    -- readdata
			onchip_memory_s2_writedata        : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			onchip_memory_s2_byteenable       : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			reset_reset_n                     : in  std_logic                     := 'X';             -- reset_n
			switch_external_connection_export : in  std_logic_vector(7 downto 0)  := (others => 'X')  -- export
		);
	end component nios_setup;

