// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_29 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_398_p2;
reg   [0:0] icmp_ln86_reg_1318;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter1_reg;
wire   [0:0] icmp_ln86_768_fu_404_p2;
reg   [0:0] icmp_ln86_768_reg_1325;
reg   [0:0] icmp_ln86_768_reg_1325_pp0_iter1_reg;
wire   [0:0] icmp_ln86_769_fu_410_p2;
reg   [0:0] icmp_ln86_769_reg_1331;
wire   [0:0] icmp_ln86_770_fu_416_p2;
reg   [0:0] icmp_ln86_770_reg_1337;
reg   [0:0] icmp_ln86_770_reg_1337_pp0_iter1_reg;
wire   [0:0] icmp_ln86_771_fu_422_p2;
reg   [0:0] icmp_ln86_771_reg_1343;
reg   [0:0] icmp_ln86_771_reg_1343_pp0_iter1_reg;
wire   [0:0] icmp_ln86_772_fu_428_p2;
reg   [0:0] icmp_ln86_772_reg_1349;
wire   [0:0] icmp_ln86_773_fu_434_p2;
reg   [0:0] icmp_ln86_773_reg_1355;
wire   [0:0] icmp_ln86_774_fu_440_p2;
reg   [0:0] icmp_ln86_774_reg_1361;
reg   [0:0] icmp_ln86_774_reg_1361_pp0_iter1_reg;
wire   [0:0] icmp_ln86_775_fu_446_p2;
reg   [0:0] icmp_ln86_775_reg_1367;
reg   [0:0] icmp_ln86_775_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_775_reg_1367_pp0_iter2_reg;
wire   [0:0] icmp_ln86_776_fu_452_p2;
reg   [0:0] icmp_ln86_776_reg_1373;
reg   [0:0] icmp_ln86_776_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_776_reg_1373_pp0_iter2_reg;
reg   [0:0] icmp_ln86_776_reg_1373_pp0_iter3_reg;
wire   [0:0] icmp_ln86_777_fu_458_p2;
reg   [0:0] icmp_ln86_777_reg_1379;
reg   [0:0] icmp_ln86_777_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_777_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_777_reg_1379_pp0_iter3_reg;
wire   [0:0] icmp_ln86_778_fu_464_p2;
reg   [0:0] icmp_ln86_778_reg_1385;
reg   [0:0] icmp_ln86_778_reg_1385_pp0_iter1_reg;
wire   [0:0] icmp_ln86_779_fu_470_p2;
reg   [0:0] icmp_ln86_779_reg_1390;
reg   [0:0] icmp_ln86_779_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_779_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_779_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln86_779_reg_1390_pp0_iter4_reg;
wire   [0:0] icmp_ln86_780_fu_476_p2;
reg   [0:0] icmp_ln86_780_reg_1396;
wire   [0:0] icmp_ln86_781_fu_482_p2;
reg   [0:0] icmp_ln86_781_reg_1402;
reg   [0:0] icmp_ln86_781_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_781_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_781_reg_1402_pp0_iter3_reg;
reg   [0:0] icmp_ln86_781_reg_1402_pp0_iter4_reg;
reg   [0:0] icmp_ln86_781_reg_1402_pp0_iter5_reg;
reg   [0:0] icmp_ln86_781_reg_1402_pp0_iter6_reg;
wire   [0:0] icmp_ln86_782_fu_488_p2;
reg   [0:0] icmp_ln86_782_reg_1408;
reg   [0:0] icmp_ln86_782_reg_1408_pp0_iter1_reg;
wire   [0:0] icmp_ln86_783_fu_494_p2;
reg   [0:0] icmp_ln86_783_reg_1413;
reg   [0:0] icmp_ln86_783_reg_1413_pp0_iter1_reg;
wire   [0:0] icmp_ln86_784_fu_500_p2;
reg   [0:0] icmp_ln86_784_reg_1418;
reg   [0:0] icmp_ln86_784_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_784_reg_1418_pp0_iter2_reg;
wire   [0:0] icmp_ln86_785_fu_506_p2;
reg   [0:0] icmp_ln86_785_reg_1423;
reg   [0:0] icmp_ln86_785_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_785_reg_1423_pp0_iter2_reg;
wire   [0:0] icmp_ln86_786_fu_512_p2;
reg   [0:0] icmp_ln86_786_reg_1428;
reg   [0:0] icmp_ln86_786_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_786_reg_1428_pp0_iter2_reg;
wire   [0:0] icmp_ln86_787_fu_518_p2;
reg   [0:0] icmp_ln86_787_reg_1433;
reg   [0:0] icmp_ln86_787_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_787_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_787_reg_1433_pp0_iter3_reg;
wire   [0:0] icmp_ln86_788_fu_524_p2;
reg   [0:0] icmp_ln86_788_reg_1438;
reg   [0:0] icmp_ln86_788_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_788_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_788_reg_1438_pp0_iter3_reg;
wire   [0:0] icmp_ln86_789_fu_530_p2;
reg   [0:0] icmp_ln86_789_reg_1443;
reg   [0:0] icmp_ln86_789_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_789_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_789_reg_1443_pp0_iter3_reg;
wire   [0:0] icmp_ln86_790_fu_536_p2;
reg   [0:0] icmp_ln86_790_reg_1448;
reg   [0:0] icmp_ln86_790_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_790_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_790_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_790_reg_1448_pp0_iter4_reg;
wire   [0:0] icmp_ln86_791_fu_542_p2;
reg   [0:0] icmp_ln86_791_reg_1453;
reg   [0:0] icmp_ln86_791_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_791_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_791_reg_1453_pp0_iter3_reg;
reg   [0:0] icmp_ln86_791_reg_1453_pp0_iter4_reg;
wire   [0:0] icmp_ln86_792_fu_548_p2;
reg   [0:0] icmp_ln86_792_reg_1458;
reg   [0:0] icmp_ln86_792_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_792_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_792_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_792_reg_1458_pp0_iter4_reg;
wire   [0:0] icmp_ln86_793_fu_554_p2;
reg   [0:0] icmp_ln86_793_reg_1463;
reg   [0:0] icmp_ln86_793_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_793_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_793_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_793_reg_1463_pp0_iter4_reg;
reg   [0:0] icmp_ln86_793_reg_1463_pp0_iter5_reg;
wire   [0:0] icmp_ln86_794_fu_560_p2;
reg   [0:0] icmp_ln86_794_reg_1468;
reg   [0:0] icmp_ln86_794_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_794_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_794_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_794_reg_1468_pp0_iter4_reg;
reg   [0:0] icmp_ln86_794_reg_1468_pp0_iter5_reg;
reg   [0:0] icmp_ln86_794_reg_1468_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_566_p2;
reg   [0:0] xor_ln104_reg_1473;
wire   [0:0] and_ln102_fu_572_p2;
reg   [0:0] and_ln102_reg_1479;
wire   [0:0] and_ln102_739_fu_590_p2;
reg   [0:0] and_ln102_739_reg_1485;
wire   [0:0] and_ln102_741_fu_595_p2;
reg   [0:0] and_ln102_741_reg_1491;
wire   [0:0] and_ln104_154_fu_605_p2;
reg   [0:0] and_ln104_154_reg_1497;
reg   [0:0] and_ln104_154_reg_1497_pp0_iter2_reg;
reg   [0:0] and_ln104_154_reg_1497_pp0_iter3_reg;
reg   [0:0] and_ln104_154_reg_1497_pp0_iter4_reg;
wire   [0:0] and_ln104_155_fu_621_p2;
reg   [0:0] and_ln104_155_reg_1504;
reg   [0:0] and_ln104_155_reg_1504_pp0_iter2_reg;
reg   [0:0] and_ln104_155_reg_1504_pp0_iter3_reg;
reg   [0:0] and_ln104_155_reg_1504_pp0_iter4_reg;
reg   [0:0] and_ln104_155_reg_1504_pp0_iter5_reg;
reg   [0:0] and_ln104_155_reg_1504_pp0_iter6_reg;
reg   [0:0] and_ln104_155_reg_1504_pp0_iter7_reg;
wire   [0:0] and_ln102_743_fu_627_p2;
reg   [0:0] and_ln102_743_reg_1511;
wire   [0:0] and_ln104_156_fu_642_p2;
reg   [0:0] and_ln104_156_reg_1517;
reg   [0:0] and_ln104_156_reg_1517_pp0_iter2_reg;
reg   [0:0] and_ln104_156_reg_1517_pp0_iter3_reg;
reg   [0:0] and_ln104_156_reg_1517_pp0_iter4_reg;
wire   [0:0] or_ln117_fu_648_p2;
reg   [0:0] or_ln117_reg_1523;
wire   [0:0] and_ln104_152_fu_669_p2;
reg   [0:0] and_ln104_152_reg_1533;
wire   [0:0] and_ln102_740_fu_674_p2;
reg   [0:0] and_ln102_740_reg_1538;
reg   [0:0] and_ln102_740_reg_1538_pp0_iter3_reg;
wire   [0:0] and_ln104_153_fu_684_p2;
reg   [0:0] and_ln104_153_reg_1545;
reg   [0:0] and_ln104_153_reg_1545_pp0_iter3_reg;
wire   [0:0] and_ln102_744_fu_695_p2;
reg   [0:0] and_ln102_744_reg_1551;
wire   [0:0] or_ln117_709_fu_777_p2;
reg   [0:0] or_ln117_709_reg_1556;
wire   [2:0] select_ln117_749_fu_789_p3;
reg   [2:0] select_ln117_749_reg_1561;
wire   [0:0] or_ln117_711_fu_797_p2;
reg   [0:0] or_ln117_711_reg_1566;
wire   [0:0] or_ln117_713_fu_803_p2;
reg   [0:0] or_ln117_713_reg_1572;
wire   [0:0] or_ln117_721_fu_807_p2;
reg   [0:0] or_ln117_721_reg_1580;
reg   [0:0] or_ln117_721_reg_1580_pp0_iter3_reg;
reg   [0:0] or_ln117_721_reg_1580_pp0_iter4_reg;
wire   [0:0] and_ln102_746_fu_820_p2;
reg   [0:0] and_ln102_746_reg_1588;
wire   [0:0] or_ln117_715_fu_891_p2;
reg   [0:0] or_ln117_715_reg_1594;
wire   [3:0] select_ln117_755_fu_904_p3;
reg   [3:0] select_ln117_755_reg_1599;
wire   [0:0] or_ln117_717_fu_912_p2;
reg   [0:0] or_ln117_717_reg_1604;
wire   [0:0] and_ln102_748_fu_926_p2;
reg   [0:0] and_ln102_748_reg_1611;
wire   [4:0] select_ln117_761_fu_1016_p3;
reg   [4:0] select_ln117_761_reg_1616;
wire   [0:0] or_ln117_723_fu_1023_p2;
reg   [0:0] or_ln117_723_reg_1621;
wire   [0:0] or_ln117_727_fu_1101_p2;
reg   [0:0] or_ln117_727_reg_1627;
reg   [0:0] or_ln117_727_reg_1627_pp0_iter6_reg;
reg   [0:0] or_ln117_727_reg_1627_pp0_iter7_reg;
wire   [4:0] select_ln117_767_fu_1114_p3;
reg   [4:0] select_ln117_767_reg_1634;
wire   [0:0] or_ln117_729_fu_1136_p2;
reg   [0:0] or_ln117_729_reg_1639;
wire   [4:0] select_ln117_769_fu_1148_p3;
reg   [4:0] select_ln117_769_reg_1644;
wire   [11:0] tmp_fu_1183_p61;
reg   [11:0] tmp_reg_1649;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_370_fu_580_p2;
wire   [0:0] and_ln102_738_fu_576_p2;
wire   [0:0] xor_ln104_373_fu_600_p2;
wire   [0:0] and_ln104_151_fu_585_p2;
wire   [0:0] xor_ln104_374_fu_616_p2;
wire   [0:0] and_ln102_742_fu_611_p2;
wire   [0:0] xor_ln104_380_fu_637_p2;
wire   [0:0] and_ln102_749_fu_632_p2;
wire   [0:0] xor_ln104_369_fu_654_p2;
wire   [0:0] xor_ln104_371_fu_664_p2;
wire   [0:0] and_ln104_fu_659_p2;
wire   [0:0] xor_ln104_372_fu_679_p2;
wire   [0:0] xor_ln104_375_fu_690_p2;
wire   [0:0] and_ln102_764_fu_708_p2;
wire   [0:0] and_ln102_747_fu_700_p2;
wire   [0:0] xor_ln117_fu_718_p2;
wire   [1:0] zext_ln117_fu_724_p1;
wire   [0:0] and_ln102_751_fu_704_p2;
wire   [1:0] select_ln117_fu_728_p3;
wire   [1:0] select_ln117_745_fu_740_p3;
wire   [0:0] or_ln117_706_fu_735_p2;
wire   [2:0] zext_ln117_84_fu_747_p1;
wire   [0:0] or_ln117_707_fu_751_p2;
wire   [0:0] and_ln102_752_fu_713_p2;
wire   [2:0] select_ln117_746_fu_755_p3;
wire   [0:0] or_ln117_708_fu_763_p2;
wire   [2:0] select_ln117_747_fu_769_p3;
wire   [2:0] select_ln117_748_fu_781_p3;
wire   [0:0] xor_ln104_376_fu_811_p2;
wire   [0:0] and_ln102_765_fu_828_p2;
wire   [0:0] and_ln102_745_fu_816_p2;
wire   [0:0] and_ln102_753_fu_824_p2;
wire   [0:0] or_ln117_710_fu_843_p2;
wire   [3:0] zext_ln117_85_fu_848_p1;
wire   [0:0] and_ln102_754_fu_833_p2;
wire   [3:0] select_ln117_750_fu_851_p3;
wire   [0:0] or_ln117_712_fu_859_p2;
wire   [3:0] select_ln117_751_fu_864_p3;
wire   [0:0] and_ln102_755_fu_838_p2;
wire   [3:0] select_ln117_752_fu_871_p3;
wire   [0:0] or_ln117_714_fu_879_p2;
wire   [3:0] select_ln117_753_fu_884_p3;
wire   [3:0] select_ln117_754_fu_896_p3;
wire   [0:0] xor_ln104_377_fu_916_p2;
wire   [0:0] and_ln102_766_fu_930_p2;
wire   [0:0] xor_ln104_378_fu_921_p2;
wire   [0:0] and_ln102_767_fu_944_p2;
wire   [0:0] and_ln102_756_fu_935_p2;
wire   [0:0] or_ln117_716_fu_954_p2;
wire   [0:0] and_ln102_757_fu_940_p2;
wire   [3:0] select_ln117_756_fu_959_p3;
wire   [3:0] select_ln117_757_fu_971_p3;
wire   [0:0] or_ln117_718_fu_966_p2;
wire   [4:0] zext_ln117_86_fu_978_p1;
wire   [0:0] or_ln117_719_fu_982_p2;
wire   [0:0] and_ln102_758_fu_949_p2;
wire   [4:0] select_ln117_758_fu_986_p3;
wire   [0:0] or_ln117_720_fu_994_p2;
wire   [4:0] select_ln117_759_fu_1000_p3;
wire   [4:0] select_ln117_760_fu_1008_p3;
wire   [0:0] xor_ln104_379_fu_1028_p2;
wire   [0:0] and_ln102_768_fu_1037_p2;
wire   [0:0] and_ln102_759_fu_1033_p2;
wire   [0:0] or_ln117_722_fu_1051_p2;
wire   [0:0] and_ln102_760_fu_1042_p2;
wire   [4:0] select_ln117_762_fu_1056_p3;
wire   [0:0] or_ln117_724_fu_1063_p2;
wire   [4:0] select_ln117_763_fu_1068_p3;
wire   [0:0] or_ln117_725_fu_1075_p2;
wire   [0:0] and_ln102_761_fu_1047_p2;
wire   [4:0] select_ln117_764_fu_1079_p3;
wire   [0:0] or_ln117_726_fu_1087_p2;
wire   [4:0] select_ln117_765_fu_1093_p3;
wire   [4:0] select_ln117_766_fu_1106_p3;
wire   [0:0] and_ln102_750_fu_1122_p2;
wire   [0:0] and_ln102_762_fu_1126_p2;
wire   [0:0] or_ln117_728_fu_1131_p2;
wire   [4:0] select_ln117_768_fu_1141_p3;
wire   [0:0] xor_ln104_381_fu_1156_p2;
wire   [0:0] and_ln102_769_fu_1161_p2;
wire   [0:0] and_ln102_763_fu_1166_p2;
wire   [0:0] or_ln117_730_fu_1171_p2;
wire   [11:0] tmp_fu_1183_p59;
wire   [4:0] tmp_fu_1183_p60;
wire   [0:0] or_ln117_731_fu_1307_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] tmp_fu_1183_p1;
wire   [4:0] tmp_fu_1183_p3;
wire   [4:0] tmp_fu_1183_p5;
wire   [4:0] tmp_fu_1183_p7;
wire   [4:0] tmp_fu_1183_p9;
wire   [4:0] tmp_fu_1183_p11;
wire   [4:0] tmp_fu_1183_p13;
wire   [4:0] tmp_fu_1183_p15;
wire   [4:0] tmp_fu_1183_p17;
wire   [4:0] tmp_fu_1183_p19;
wire   [4:0] tmp_fu_1183_p21;
wire   [4:0] tmp_fu_1183_p23;
wire   [4:0] tmp_fu_1183_p25;
wire   [4:0] tmp_fu_1183_p27;
wire   [4:0] tmp_fu_1183_p29;
wire   [4:0] tmp_fu_1183_p31;
wire  signed [4:0] tmp_fu_1183_p33;
wire  signed [4:0] tmp_fu_1183_p35;
wire  signed [4:0] tmp_fu_1183_p37;
wire  signed [4:0] tmp_fu_1183_p39;
wire  signed [4:0] tmp_fu_1183_p41;
wire  signed [4:0] tmp_fu_1183_p43;
wire  signed [4:0] tmp_fu_1183_p45;
wire  signed [4:0] tmp_fu_1183_p47;
wire  signed [4:0] tmp_fu_1183_p49;
wire  signed [4:0] tmp_fu_1183_p51;
wire  signed [4:0] tmp_fu_1183_p53;
wire  signed [4:0] tmp_fu_1183_p55;
wire  signed [4:0] tmp_fu_1183_p57;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_59_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_59_5_12_1_1_U1673(
    .din0(12'd144),
    .din1(12'd1496),
    .din2(12'd1922),
    .din3(12'd87),
    .din4(12'd4089),
    .din5(12'd232),
    .din6(12'd3825),
    .din7(12'd3587),
    .din8(12'd3938),
    .din9(12'd1396),
    .din10(12'd3817),
    .din11(12'd111),
    .din12(12'd3669),
    .din13(12'd314),
    .din14(12'd1518),
    .din15(12'd33),
    .din16(12'd218),
    .din17(12'd3972),
    .din18(12'd309),
    .din19(12'd3974),
    .din20(12'd1312),
    .din21(12'd16),
    .din22(12'd3732),
    .din23(12'd4015),
    .din24(12'd983),
    .din25(12'd22),
    .din26(12'd144),
    .din27(12'd196),
    .din28(12'd4022),
    .def(tmp_fu_1183_p59),
    .sel(tmp_fu_1183_p60),
    .dout(tmp_fu_1183_p61)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_739_reg_1485 <= and_ln102_739_fu_590_p2;
        and_ln102_740_reg_1538 <= and_ln102_740_fu_674_p2;
        and_ln102_740_reg_1538_pp0_iter3_reg <= and_ln102_740_reg_1538;
        and_ln102_741_reg_1491 <= and_ln102_741_fu_595_p2;
        and_ln102_743_reg_1511 <= and_ln102_743_fu_627_p2;
        and_ln102_744_reg_1551 <= and_ln102_744_fu_695_p2;
        and_ln102_746_reg_1588 <= and_ln102_746_fu_820_p2;
        and_ln102_748_reg_1611 <= and_ln102_748_fu_926_p2;
        and_ln102_reg_1479 <= and_ln102_fu_572_p2;
        and_ln104_152_reg_1533 <= and_ln104_152_fu_669_p2;
        and_ln104_153_reg_1545 <= and_ln104_153_fu_684_p2;
        and_ln104_153_reg_1545_pp0_iter3_reg <= and_ln104_153_reg_1545;
        and_ln104_154_reg_1497 <= and_ln104_154_fu_605_p2;
        and_ln104_154_reg_1497_pp0_iter2_reg <= and_ln104_154_reg_1497;
        and_ln104_154_reg_1497_pp0_iter3_reg <= and_ln104_154_reg_1497_pp0_iter2_reg;
        and_ln104_154_reg_1497_pp0_iter4_reg <= and_ln104_154_reg_1497_pp0_iter3_reg;
        and_ln104_155_reg_1504 <= and_ln104_155_fu_621_p2;
        and_ln104_155_reg_1504_pp0_iter2_reg <= and_ln104_155_reg_1504;
        and_ln104_155_reg_1504_pp0_iter3_reg <= and_ln104_155_reg_1504_pp0_iter2_reg;
        and_ln104_155_reg_1504_pp0_iter4_reg <= and_ln104_155_reg_1504_pp0_iter3_reg;
        and_ln104_155_reg_1504_pp0_iter5_reg <= and_ln104_155_reg_1504_pp0_iter4_reg;
        and_ln104_155_reg_1504_pp0_iter6_reg <= and_ln104_155_reg_1504_pp0_iter5_reg;
        and_ln104_155_reg_1504_pp0_iter7_reg <= and_ln104_155_reg_1504_pp0_iter6_reg;
        and_ln104_156_reg_1517 <= and_ln104_156_fu_642_p2;
        and_ln104_156_reg_1517_pp0_iter2_reg <= and_ln104_156_reg_1517;
        and_ln104_156_reg_1517_pp0_iter3_reg <= and_ln104_156_reg_1517_pp0_iter2_reg;
        and_ln104_156_reg_1517_pp0_iter4_reg <= and_ln104_156_reg_1517_pp0_iter3_reg;
        icmp_ln86_768_reg_1325 <= icmp_ln86_768_fu_404_p2;
        icmp_ln86_768_reg_1325_pp0_iter1_reg <= icmp_ln86_768_reg_1325;
        icmp_ln86_769_reg_1331 <= icmp_ln86_769_fu_410_p2;
        icmp_ln86_770_reg_1337 <= icmp_ln86_770_fu_416_p2;
        icmp_ln86_770_reg_1337_pp0_iter1_reg <= icmp_ln86_770_reg_1337;
        icmp_ln86_771_reg_1343 <= icmp_ln86_771_fu_422_p2;
        icmp_ln86_771_reg_1343_pp0_iter1_reg <= icmp_ln86_771_reg_1343;
        icmp_ln86_772_reg_1349 <= icmp_ln86_772_fu_428_p2;
        icmp_ln86_773_reg_1355 <= icmp_ln86_773_fu_434_p2;
        icmp_ln86_774_reg_1361 <= icmp_ln86_774_fu_440_p2;
        icmp_ln86_774_reg_1361_pp0_iter1_reg <= icmp_ln86_774_reg_1361;
        icmp_ln86_775_reg_1367 <= icmp_ln86_775_fu_446_p2;
        icmp_ln86_775_reg_1367_pp0_iter1_reg <= icmp_ln86_775_reg_1367;
        icmp_ln86_775_reg_1367_pp0_iter2_reg <= icmp_ln86_775_reg_1367_pp0_iter1_reg;
        icmp_ln86_776_reg_1373 <= icmp_ln86_776_fu_452_p2;
        icmp_ln86_776_reg_1373_pp0_iter1_reg <= icmp_ln86_776_reg_1373;
        icmp_ln86_776_reg_1373_pp0_iter2_reg <= icmp_ln86_776_reg_1373_pp0_iter1_reg;
        icmp_ln86_776_reg_1373_pp0_iter3_reg <= icmp_ln86_776_reg_1373_pp0_iter2_reg;
        icmp_ln86_777_reg_1379 <= icmp_ln86_777_fu_458_p2;
        icmp_ln86_777_reg_1379_pp0_iter1_reg <= icmp_ln86_777_reg_1379;
        icmp_ln86_777_reg_1379_pp0_iter2_reg <= icmp_ln86_777_reg_1379_pp0_iter1_reg;
        icmp_ln86_777_reg_1379_pp0_iter3_reg <= icmp_ln86_777_reg_1379_pp0_iter2_reg;
        icmp_ln86_778_reg_1385 <= icmp_ln86_778_fu_464_p2;
        icmp_ln86_778_reg_1385_pp0_iter1_reg <= icmp_ln86_778_reg_1385;
        icmp_ln86_779_reg_1390 <= icmp_ln86_779_fu_470_p2;
        icmp_ln86_779_reg_1390_pp0_iter1_reg <= icmp_ln86_779_reg_1390;
        icmp_ln86_779_reg_1390_pp0_iter2_reg <= icmp_ln86_779_reg_1390_pp0_iter1_reg;
        icmp_ln86_779_reg_1390_pp0_iter3_reg <= icmp_ln86_779_reg_1390_pp0_iter2_reg;
        icmp_ln86_779_reg_1390_pp0_iter4_reg <= icmp_ln86_779_reg_1390_pp0_iter3_reg;
        icmp_ln86_780_reg_1396 <= icmp_ln86_780_fu_476_p2;
        icmp_ln86_781_reg_1402 <= icmp_ln86_781_fu_482_p2;
        icmp_ln86_781_reg_1402_pp0_iter1_reg <= icmp_ln86_781_reg_1402;
        icmp_ln86_781_reg_1402_pp0_iter2_reg <= icmp_ln86_781_reg_1402_pp0_iter1_reg;
        icmp_ln86_781_reg_1402_pp0_iter3_reg <= icmp_ln86_781_reg_1402_pp0_iter2_reg;
        icmp_ln86_781_reg_1402_pp0_iter4_reg <= icmp_ln86_781_reg_1402_pp0_iter3_reg;
        icmp_ln86_781_reg_1402_pp0_iter5_reg <= icmp_ln86_781_reg_1402_pp0_iter4_reg;
        icmp_ln86_781_reg_1402_pp0_iter6_reg <= icmp_ln86_781_reg_1402_pp0_iter5_reg;
        icmp_ln86_782_reg_1408 <= icmp_ln86_782_fu_488_p2;
        icmp_ln86_782_reg_1408_pp0_iter1_reg <= icmp_ln86_782_reg_1408;
        icmp_ln86_783_reg_1413 <= icmp_ln86_783_fu_494_p2;
        icmp_ln86_783_reg_1413_pp0_iter1_reg <= icmp_ln86_783_reg_1413;
        icmp_ln86_784_reg_1418 <= icmp_ln86_784_fu_500_p2;
        icmp_ln86_784_reg_1418_pp0_iter1_reg <= icmp_ln86_784_reg_1418;
        icmp_ln86_784_reg_1418_pp0_iter2_reg <= icmp_ln86_784_reg_1418_pp0_iter1_reg;
        icmp_ln86_785_reg_1423 <= icmp_ln86_785_fu_506_p2;
        icmp_ln86_785_reg_1423_pp0_iter1_reg <= icmp_ln86_785_reg_1423;
        icmp_ln86_785_reg_1423_pp0_iter2_reg <= icmp_ln86_785_reg_1423_pp0_iter1_reg;
        icmp_ln86_786_reg_1428 <= icmp_ln86_786_fu_512_p2;
        icmp_ln86_786_reg_1428_pp0_iter1_reg <= icmp_ln86_786_reg_1428;
        icmp_ln86_786_reg_1428_pp0_iter2_reg <= icmp_ln86_786_reg_1428_pp0_iter1_reg;
        icmp_ln86_787_reg_1433 <= icmp_ln86_787_fu_518_p2;
        icmp_ln86_787_reg_1433_pp0_iter1_reg <= icmp_ln86_787_reg_1433;
        icmp_ln86_787_reg_1433_pp0_iter2_reg <= icmp_ln86_787_reg_1433_pp0_iter1_reg;
        icmp_ln86_787_reg_1433_pp0_iter3_reg <= icmp_ln86_787_reg_1433_pp0_iter2_reg;
        icmp_ln86_788_reg_1438 <= icmp_ln86_788_fu_524_p2;
        icmp_ln86_788_reg_1438_pp0_iter1_reg <= icmp_ln86_788_reg_1438;
        icmp_ln86_788_reg_1438_pp0_iter2_reg <= icmp_ln86_788_reg_1438_pp0_iter1_reg;
        icmp_ln86_788_reg_1438_pp0_iter3_reg <= icmp_ln86_788_reg_1438_pp0_iter2_reg;
        icmp_ln86_789_reg_1443 <= icmp_ln86_789_fu_530_p2;
        icmp_ln86_789_reg_1443_pp0_iter1_reg <= icmp_ln86_789_reg_1443;
        icmp_ln86_789_reg_1443_pp0_iter2_reg <= icmp_ln86_789_reg_1443_pp0_iter1_reg;
        icmp_ln86_789_reg_1443_pp0_iter3_reg <= icmp_ln86_789_reg_1443_pp0_iter2_reg;
        icmp_ln86_790_reg_1448 <= icmp_ln86_790_fu_536_p2;
        icmp_ln86_790_reg_1448_pp0_iter1_reg <= icmp_ln86_790_reg_1448;
        icmp_ln86_790_reg_1448_pp0_iter2_reg <= icmp_ln86_790_reg_1448_pp0_iter1_reg;
        icmp_ln86_790_reg_1448_pp0_iter3_reg <= icmp_ln86_790_reg_1448_pp0_iter2_reg;
        icmp_ln86_790_reg_1448_pp0_iter4_reg <= icmp_ln86_790_reg_1448_pp0_iter3_reg;
        icmp_ln86_791_reg_1453 <= icmp_ln86_791_fu_542_p2;
        icmp_ln86_791_reg_1453_pp0_iter1_reg <= icmp_ln86_791_reg_1453;
        icmp_ln86_791_reg_1453_pp0_iter2_reg <= icmp_ln86_791_reg_1453_pp0_iter1_reg;
        icmp_ln86_791_reg_1453_pp0_iter3_reg <= icmp_ln86_791_reg_1453_pp0_iter2_reg;
        icmp_ln86_791_reg_1453_pp0_iter4_reg <= icmp_ln86_791_reg_1453_pp0_iter3_reg;
        icmp_ln86_792_reg_1458 <= icmp_ln86_792_fu_548_p2;
        icmp_ln86_792_reg_1458_pp0_iter1_reg <= icmp_ln86_792_reg_1458;
        icmp_ln86_792_reg_1458_pp0_iter2_reg <= icmp_ln86_792_reg_1458_pp0_iter1_reg;
        icmp_ln86_792_reg_1458_pp0_iter3_reg <= icmp_ln86_792_reg_1458_pp0_iter2_reg;
        icmp_ln86_792_reg_1458_pp0_iter4_reg <= icmp_ln86_792_reg_1458_pp0_iter3_reg;
        icmp_ln86_793_reg_1463 <= icmp_ln86_793_fu_554_p2;
        icmp_ln86_793_reg_1463_pp0_iter1_reg <= icmp_ln86_793_reg_1463;
        icmp_ln86_793_reg_1463_pp0_iter2_reg <= icmp_ln86_793_reg_1463_pp0_iter1_reg;
        icmp_ln86_793_reg_1463_pp0_iter3_reg <= icmp_ln86_793_reg_1463_pp0_iter2_reg;
        icmp_ln86_793_reg_1463_pp0_iter4_reg <= icmp_ln86_793_reg_1463_pp0_iter3_reg;
        icmp_ln86_793_reg_1463_pp0_iter5_reg <= icmp_ln86_793_reg_1463_pp0_iter4_reg;
        icmp_ln86_794_reg_1468 <= icmp_ln86_794_fu_560_p2;
        icmp_ln86_794_reg_1468_pp0_iter1_reg <= icmp_ln86_794_reg_1468;
        icmp_ln86_794_reg_1468_pp0_iter2_reg <= icmp_ln86_794_reg_1468_pp0_iter1_reg;
        icmp_ln86_794_reg_1468_pp0_iter3_reg <= icmp_ln86_794_reg_1468_pp0_iter2_reg;
        icmp_ln86_794_reg_1468_pp0_iter4_reg <= icmp_ln86_794_reg_1468_pp0_iter3_reg;
        icmp_ln86_794_reg_1468_pp0_iter5_reg <= icmp_ln86_794_reg_1468_pp0_iter4_reg;
        icmp_ln86_794_reg_1468_pp0_iter6_reg <= icmp_ln86_794_reg_1468_pp0_iter5_reg;
        icmp_ln86_reg_1318 <= icmp_ln86_fu_398_p2;
        icmp_ln86_reg_1318_pp0_iter1_reg <= icmp_ln86_reg_1318;
        or_ln117_709_reg_1556 <= or_ln117_709_fu_777_p2;
        or_ln117_711_reg_1566 <= or_ln117_711_fu_797_p2;
        or_ln117_713_reg_1572 <= or_ln117_713_fu_803_p2;
        or_ln117_715_reg_1594 <= or_ln117_715_fu_891_p2;
        or_ln117_717_reg_1604 <= or_ln117_717_fu_912_p2;
        or_ln117_721_reg_1580 <= or_ln117_721_fu_807_p2;
        or_ln117_721_reg_1580_pp0_iter3_reg <= or_ln117_721_reg_1580;
        or_ln117_721_reg_1580_pp0_iter4_reg <= or_ln117_721_reg_1580_pp0_iter3_reg;
        or_ln117_723_reg_1621 <= or_ln117_723_fu_1023_p2;
        or_ln117_727_reg_1627 <= or_ln117_727_fu_1101_p2;
        or_ln117_727_reg_1627_pp0_iter6_reg <= or_ln117_727_reg_1627;
        or_ln117_727_reg_1627_pp0_iter7_reg <= or_ln117_727_reg_1627_pp0_iter6_reg;
        or_ln117_729_reg_1639 <= or_ln117_729_fu_1136_p2;
        or_ln117_reg_1523 <= or_ln117_fu_648_p2;
        select_ln117_749_reg_1561 <= select_ln117_749_fu_789_p3;
        select_ln117_755_reg_1599 <= select_ln117_755_fu_904_p3;
        select_ln117_761_reg_1616 <= select_ln117_761_fu_1016_p3;
        select_ln117_767_reg_1634 <= select_ln117_767_fu_1114_p3;
        select_ln117_769_reg_1644 <= select_ln117_769_fu_1148_p3;
        tmp_reg_1649 <= tmp_fu_1183_p61;
        xor_ln104_reg_1473 <= xor_ln104_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_738_fu_576_p2 = (xor_ln104_reg_1473 & icmp_ln86_769_reg_1331);

assign and_ln102_739_fu_590_p2 = (icmp_ln86_770_reg_1337 & and_ln102_fu_572_p2);

assign and_ln102_740_fu_674_p2 = (icmp_ln86_771_reg_1343_pp0_iter1_reg & and_ln104_fu_659_p2);

assign and_ln102_741_fu_595_p2 = (icmp_ln86_772_reg_1349 & and_ln102_738_fu_576_p2);

assign and_ln102_742_fu_611_p2 = (icmp_ln86_773_reg_1355 & and_ln104_151_fu_585_p2);

assign and_ln102_743_fu_627_p2 = (icmp_ln86_774_reg_1361 & and_ln102_739_fu_590_p2);

assign and_ln102_744_fu_695_p2 = (icmp_ln86_775_reg_1367_pp0_iter1_reg & and_ln104_152_fu_669_p2);

assign and_ln102_745_fu_816_p2 = (icmp_ln86_776_reg_1373_pp0_iter2_reg & and_ln102_740_reg_1538);

assign and_ln102_746_fu_820_p2 = (icmp_ln86_777_reg_1379_pp0_iter2_reg & and_ln104_153_reg_1545);

assign and_ln102_747_fu_700_p2 = (icmp_ln86_778_reg_1385_pp0_iter1_reg & and_ln102_741_reg_1491);

assign and_ln102_748_fu_926_p2 = (icmp_ln86_779_reg_1390_pp0_iter3_reg & and_ln104_154_reg_1497_pp0_iter3_reg);

assign and_ln102_749_fu_632_p2 = (icmp_ln86_780_reg_1396 & and_ln102_742_fu_611_p2);

assign and_ln102_750_fu_1122_p2 = (icmp_ln86_781_reg_1402_pp0_iter5_reg & and_ln104_155_reg_1504_pp0_iter5_reg);

assign and_ln102_751_fu_704_p2 = (icmp_ln86_782_reg_1408_pp0_iter1_reg & and_ln102_743_reg_1511);

assign and_ln102_752_fu_713_p2 = (and_ln102_764_fu_708_p2 & and_ln102_739_reg_1485);

assign and_ln102_753_fu_824_p2 = (icmp_ln86_784_reg_1418_pp0_iter2_reg & and_ln102_744_reg_1551);

assign and_ln102_754_fu_833_p2 = (and_ln104_152_reg_1533 & and_ln102_765_fu_828_p2);

assign and_ln102_755_fu_838_p2 = (icmp_ln86_786_reg_1428_pp0_iter2_reg & and_ln102_745_fu_816_p2);

assign and_ln102_756_fu_935_p2 = (and_ln102_766_fu_930_p2 & and_ln102_740_reg_1538_pp0_iter3_reg);

assign and_ln102_757_fu_940_p2 = (icmp_ln86_788_reg_1438_pp0_iter3_reg & and_ln102_746_reg_1588);

assign and_ln102_758_fu_949_p2 = (and_ln104_153_reg_1545_pp0_iter3_reg & and_ln102_767_fu_944_p2);

assign and_ln102_759_fu_1033_p2 = (icmp_ln86_790_reg_1448_pp0_iter4_reg & and_ln102_748_reg_1611);

assign and_ln102_760_fu_1042_p2 = (and_ln104_154_reg_1497_pp0_iter4_reg & and_ln102_768_fu_1037_p2);

assign and_ln102_761_fu_1047_p2 = (icmp_ln86_792_reg_1458_pp0_iter4_reg & and_ln104_156_reg_1517_pp0_iter4_reg);

assign and_ln102_762_fu_1126_p2 = (icmp_ln86_793_reg_1463_pp0_iter5_reg & and_ln102_750_fu_1122_p2);

assign and_ln102_763_fu_1166_p2 = (and_ln104_155_reg_1504_pp0_iter6_reg & and_ln102_769_fu_1161_p2);

assign and_ln102_764_fu_708_p2 = (xor_ln104_375_fu_690_p2 & icmp_ln86_783_reg_1413_pp0_iter1_reg);

assign and_ln102_765_fu_828_p2 = (xor_ln104_376_fu_811_p2 & icmp_ln86_785_reg_1423_pp0_iter2_reg);

assign and_ln102_766_fu_930_p2 = (xor_ln104_377_fu_916_p2 & icmp_ln86_787_reg_1433_pp0_iter3_reg);

assign and_ln102_767_fu_944_p2 = (xor_ln104_378_fu_921_p2 & icmp_ln86_789_reg_1443_pp0_iter3_reg);

assign and_ln102_768_fu_1037_p2 = (xor_ln104_379_fu_1028_p2 & icmp_ln86_791_reg_1453_pp0_iter4_reg);

assign and_ln102_769_fu_1161_p2 = (xor_ln104_381_fu_1156_p2 & icmp_ln86_794_reg_1468_pp0_iter6_reg);

assign and_ln102_fu_572_p2 = (icmp_ln86_reg_1318 & icmp_ln86_768_reg_1325);

assign and_ln104_151_fu_585_p2 = (xor_ln104_reg_1473 & xor_ln104_370_fu_580_p2);

assign and_ln104_152_fu_669_p2 = (xor_ln104_371_fu_664_p2 & and_ln102_reg_1479);

assign and_ln104_153_fu_684_p2 = (xor_ln104_372_fu_679_p2 & and_ln104_fu_659_p2);

assign and_ln104_154_fu_605_p2 = (xor_ln104_373_fu_600_p2 & and_ln102_738_fu_576_p2);

assign and_ln104_155_fu_621_p2 = (xor_ln104_374_fu_616_p2 & and_ln104_151_fu_585_p2);

assign and_ln104_156_fu_642_p2 = (xor_ln104_380_fu_637_p2 & and_ln102_742_fu_611_p2);

assign and_ln104_fu_659_p2 = (xor_ln104_369_fu_654_p2 & icmp_ln86_reg_1318_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_731_fu_1307_p2[0:0] == 1'b1) ? tmp_reg_1649 : 12'd0);

assign icmp_ln86_768_fu_404_p2 = (($signed(p_read4_int_reg) < $signed(18'd12657)) ? 1'b1 : 1'b0);

assign icmp_ln86_769_fu_410_p2 = (($signed(p_read14_int_reg) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_770_fu_416_p2 = (($signed(p_read5_int_reg) < $signed(18'd7794)) ? 1'b1 : 1'b0);

assign icmp_ln86_771_fu_422_p2 = (($signed(p_read16_int_reg) < $signed(18'd693)) ? 1'b1 : 1'b0);

assign icmp_ln86_772_fu_428_p2 = (($signed(p_read9_int_reg) < $signed(18'd310)) ? 1'b1 : 1'b0);

assign icmp_ln86_773_fu_434_p2 = (($signed(p_read1_int_reg) < $signed(18'd242245)) ? 1'b1 : 1'b0);

assign icmp_ln86_774_fu_440_p2 = (($signed(p_read2_int_reg) < $signed(18'd91150)) ? 1'b1 : 1'b0);

assign icmp_ln86_775_fu_446_p2 = (($signed(p_read15_int_reg) < $signed(18'd26458)) ? 1'b1 : 1'b0);

assign icmp_ln86_776_fu_452_p2 = (($signed(p_read6_int_reg) < $signed(18'd3143)) ? 1'b1 : 1'b0);

assign icmp_ln86_777_fu_458_p2 = (($signed(p_read10_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_778_fu_464_p2 = (($signed(p_read20_int_reg) < $signed(18'd249)) ? 1'b1 : 1'b0);

assign icmp_ln86_779_fu_470_p2 = (($signed(p_read22_int_reg) < $signed(18'd6714)) ? 1'b1 : 1'b0);

assign icmp_ln86_780_fu_476_p2 = (($signed(p_read3_int_reg) < $signed(18'd16931)) ? 1'b1 : 1'b0);

assign icmp_ln86_781_fu_482_p2 = (($signed(p_read1_int_reg) < $signed(18'd25226)) ? 1'b1 : 1'b0);

assign icmp_ln86_782_fu_488_p2 = (($signed(p_read13_int_reg) < $signed(18'd90)) ? 1'b1 : 1'b0);

assign icmp_ln86_783_fu_494_p2 = (($signed(p_read1_int_reg) < $signed(18'd241726)) ? 1'b1 : 1'b0);

assign icmp_ln86_784_fu_500_p2 = (($signed(p_read11_int_reg) < $signed(18'd895)) ? 1'b1 : 1'b0);

assign icmp_ln86_785_fu_506_p2 = (($signed(p_read4_int_reg) < $signed(18'd11028)) ? 1'b1 : 1'b0);

assign icmp_ln86_786_fu_512_p2 = (($signed(p_read21_int_reg) < $signed(18'd95682)) ? 1'b1 : 1'b0);

assign icmp_ln86_787_fu_518_p2 = (($signed(p_read8_int_reg) < $signed(18'd260052)) ? 1'b1 : 1'b0);

assign icmp_ln86_788_fu_524_p2 = (($signed(p_read9_int_reg) < $signed(18'd479)) ? 1'b1 : 1'b0);

assign icmp_ln86_789_fu_530_p2 = (($signed(p_read12_int_reg) < $signed(18'd4949)) ? 1'b1 : 1'b0);

assign icmp_ln86_790_fu_536_p2 = (($signed(p_read18_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_791_fu_542_p2 = (($signed(p_read19_int_reg) < $signed(18'd574)) ? 1'b1 : 1'b0);

assign icmp_ln86_792_fu_548_p2 = (($signed(p_read7_int_reg) < $signed(18'd988)) ? 1'b1 : 1'b0);

assign icmp_ln86_793_fu_554_p2 = (($signed(p_read17_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_794_fu_560_p2 = (($signed(p_read7_int_reg) < $signed(18'd303)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_398_p2 = (($signed(p_read23_int_reg) < $signed(18'd51713)) ? 1'b1 : 1'b0);

assign or_ln117_706_fu_735_p2 = (or_ln117_reg_1523 | and_ln102_751_fu_704_p2);

assign or_ln117_707_fu_751_p2 = (or_ln117_reg_1523 | and_ln102_743_reg_1511);

assign or_ln117_708_fu_763_p2 = (or_ln117_707_fu_751_p2 | and_ln102_752_fu_713_p2);

assign or_ln117_709_fu_777_p2 = (or_ln117_reg_1523 | and_ln102_739_reg_1485);

assign or_ln117_710_fu_843_p2 = (or_ln117_709_reg_1556 | and_ln102_753_fu_824_p2);

assign or_ln117_711_fu_797_p2 = (or_ln117_709_fu_777_p2 | and_ln102_744_fu_695_p2);

assign or_ln117_712_fu_859_p2 = (or_ln117_711_reg_1566 | and_ln102_754_fu_833_p2);

assign or_ln117_713_fu_803_p2 = (or_ln117_reg_1523 | and_ln102_reg_1479);

assign or_ln117_714_fu_879_p2 = (or_ln117_713_reg_1572 | and_ln102_755_fu_838_p2);

assign or_ln117_715_fu_891_p2 = (or_ln117_713_reg_1572 | and_ln102_745_fu_816_p2);

assign or_ln117_716_fu_954_p2 = (or_ln117_715_reg_1594 | and_ln102_756_fu_935_p2);

assign or_ln117_717_fu_912_p2 = (or_ln117_713_reg_1572 | and_ln102_740_reg_1538);

assign or_ln117_718_fu_966_p2 = (or_ln117_717_reg_1604 | and_ln102_757_fu_940_p2);

assign or_ln117_719_fu_982_p2 = (or_ln117_717_reg_1604 | and_ln102_746_reg_1588);

assign or_ln117_720_fu_994_p2 = (or_ln117_719_fu_982_p2 | and_ln102_758_fu_949_p2);

assign or_ln117_721_fu_807_p2 = (or_ln117_reg_1523 | icmp_ln86_reg_1318_pp0_iter1_reg);

assign or_ln117_722_fu_1051_p2 = (or_ln117_721_reg_1580_pp0_iter4_reg | and_ln102_759_fu_1033_p2);

assign or_ln117_723_fu_1023_p2 = (or_ln117_721_reg_1580_pp0_iter3_reg | and_ln102_748_fu_926_p2);

assign or_ln117_724_fu_1063_p2 = (or_ln117_723_reg_1621 | and_ln102_760_fu_1042_p2);

assign or_ln117_725_fu_1075_p2 = (or_ln117_721_reg_1580_pp0_iter4_reg | and_ln104_154_reg_1497_pp0_iter4_reg);

assign or_ln117_726_fu_1087_p2 = (or_ln117_725_fu_1075_p2 | and_ln102_761_fu_1047_p2);

assign or_ln117_727_fu_1101_p2 = (or_ln117_725_fu_1075_p2 | and_ln104_156_reg_1517_pp0_iter4_reg);

assign or_ln117_728_fu_1131_p2 = (or_ln117_727_reg_1627 | and_ln102_762_fu_1126_p2);

assign or_ln117_729_fu_1136_p2 = (or_ln117_727_reg_1627 | and_ln102_750_fu_1122_p2);

assign or_ln117_730_fu_1171_p2 = (or_ln117_729_reg_1639 | and_ln102_763_fu_1166_p2);

assign or_ln117_731_fu_1307_p2 = (or_ln117_727_reg_1627_pp0_iter7_reg | and_ln104_155_reg_1504_pp0_iter7_reg);

assign or_ln117_fu_648_p2 = (and_ln102_749_fu_632_p2 | and_ln102_741_fu_595_p2);

assign select_ln117_745_fu_740_p3 = ((or_ln117_reg_1523[0:0] == 1'b1) ? select_ln117_fu_728_p3 : 2'd3);

assign select_ln117_746_fu_755_p3 = ((or_ln117_706_fu_735_p2[0:0] == 1'b1) ? zext_ln117_84_fu_747_p1 : 3'd4);

assign select_ln117_747_fu_769_p3 = ((or_ln117_707_fu_751_p2[0:0] == 1'b1) ? select_ln117_746_fu_755_p3 : 3'd5);

assign select_ln117_748_fu_781_p3 = ((or_ln117_708_fu_763_p2[0:0] == 1'b1) ? select_ln117_747_fu_769_p3 : 3'd6);

assign select_ln117_749_fu_789_p3 = ((or_ln117_709_fu_777_p2[0:0] == 1'b1) ? select_ln117_748_fu_781_p3 : 3'd7);

assign select_ln117_750_fu_851_p3 = ((or_ln117_710_fu_843_p2[0:0] == 1'b1) ? zext_ln117_85_fu_848_p1 : 4'd8);

assign select_ln117_751_fu_864_p3 = ((or_ln117_711_reg_1566[0:0] == 1'b1) ? select_ln117_750_fu_851_p3 : 4'd9);

assign select_ln117_752_fu_871_p3 = ((or_ln117_712_fu_859_p2[0:0] == 1'b1) ? select_ln117_751_fu_864_p3 : 4'd10);

assign select_ln117_753_fu_884_p3 = ((or_ln117_713_reg_1572[0:0] == 1'b1) ? select_ln117_752_fu_871_p3 : 4'd11);

assign select_ln117_754_fu_896_p3 = ((or_ln117_714_fu_879_p2[0:0] == 1'b1) ? select_ln117_753_fu_884_p3 : 4'd12);

assign select_ln117_755_fu_904_p3 = ((or_ln117_715_fu_891_p2[0:0] == 1'b1) ? select_ln117_754_fu_896_p3 : 4'd13);

assign select_ln117_756_fu_959_p3 = ((or_ln117_716_fu_954_p2[0:0] == 1'b1) ? select_ln117_755_reg_1599 : 4'd14);

assign select_ln117_757_fu_971_p3 = ((or_ln117_717_reg_1604[0:0] == 1'b1) ? select_ln117_756_fu_959_p3 : 4'd15);

assign select_ln117_758_fu_986_p3 = ((or_ln117_718_fu_966_p2[0:0] == 1'b1) ? zext_ln117_86_fu_978_p1 : 5'd16);

assign select_ln117_759_fu_1000_p3 = ((or_ln117_719_fu_982_p2[0:0] == 1'b1) ? select_ln117_758_fu_986_p3 : 5'd17);

assign select_ln117_760_fu_1008_p3 = ((or_ln117_720_fu_994_p2[0:0] == 1'b1) ? select_ln117_759_fu_1000_p3 : 5'd18);

assign select_ln117_761_fu_1016_p3 = ((or_ln117_721_reg_1580_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_760_fu_1008_p3 : 5'd19);

assign select_ln117_762_fu_1056_p3 = ((or_ln117_722_fu_1051_p2[0:0] == 1'b1) ? select_ln117_761_reg_1616 : 5'd20);

assign select_ln117_763_fu_1068_p3 = ((or_ln117_723_reg_1621[0:0] == 1'b1) ? select_ln117_762_fu_1056_p3 : 5'd21);

assign select_ln117_764_fu_1079_p3 = ((or_ln117_724_fu_1063_p2[0:0] == 1'b1) ? select_ln117_763_fu_1068_p3 : 5'd22);

assign select_ln117_765_fu_1093_p3 = ((or_ln117_725_fu_1075_p2[0:0] == 1'b1) ? select_ln117_764_fu_1079_p3 : 5'd23);

assign select_ln117_766_fu_1106_p3 = ((or_ln117_726_fu_1087_p2[0:0] == 1'b1) ? select_ln117_765_fu_1093_p3 : 5'd24);

assign select_ln117_767_fu_1114_p3 = ((or_ln117_727_fu_1101_p2[0:0] == 1'b1) ? select_ln117_766_fu_1106_p3 : 5'd25);

assign select_ln117_768_fu_1141_p3 = ((or_ln117_728_fu_1131_p2[0:0] == 1'b1) ? select_ln117_767_reg_1634 : 5'd26);

assign select_ln117_769_fu_1148_p3 = ((or_ln117_729_fu_1136_p2[0:0] == 1'b1) ? select_ln117_768_fu_1141_p3 : 5'd27);

assign select_ln117_fu_728_p3 = ((and_ln102_741_reg_1491[0:0] == 1'b1) ? zext_ln117_fu_724_p1 : 2'd2);

assign tmp_fu_1183_p59 = 'bx;

assign tmp_fu_1183_p60 = ((or_ln117_730_fu_1171_p2[0:0] == 1'b1) ? select_ln117_769_reg_1644 : 5'd28);

assign xor_ln104_369_fu_654_p2 = (icmp_ln86_768_reg_1325_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_370_fu_580_p2 = (icmp_ln86_769_reg_1331 ^ 1'd1);

assign xor_ln104_371_fu_664_p2 = (icmp_ln86_770_reg_1337_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_372_fu_679_p2 = (icmp_ln86_771_reg_1343_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_373_fu_600_p2 = (icmp_ln86_772_reg_1349 ^ 1'd1);

assign xor_ln104_374_fu_616_p2 = (icmp_ln86_773_reg_1355 ^ 1'd1);

assign xor_ln104_375_fu_690_p2 = (icmp_ln86_774_reg_1361_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_376_fu_811_p2 = (icmp_ln86_775_reg_1367_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_377_fu_916_p2 = (icmp_ln86_776_reg_1373_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_378_fu_921_p2 = (icmp_ln86_777_reg_1379_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_379_fu_1028_p2 = (icmp_ln86_779_reg_1390_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_380_fu_637_p2 = (icmp_ln86_780_reg_1396 ^ 1'd1);

assign xor_ln104_381_fu_1156_p2 = (icmp_ln86_781_reg_1402_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_566_p2 = (icmp_ln86_fu_398_p2 ^ 1'd1);

assign xor_ln117_fu_718_p2 = (1'd1 ^ and_ln102_747_fu_700_p2);

assign zext_ln117_84_fu_747_p1 = select_ln117_745_fu_740_p3;

assign zext_ln117_85_fu_848_p1 = select_ln117_749_reg_1561;

assign zext_ln117_86_fu_978_p1 = select_ln117_757_fu_971_p3;

assign zext_ln117_fu_724_p1 = xor_ln117_fu_718_p2;

endmodule //conifer_jettag_accelerator_decision_function_29
