xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Mar 18, 2025 at 01:24:54 EDT
xrun
	-f filelist.f
		+incdir+../../../uvm-1.2/src
		../../../uvm-1.2/src/uvm_pkg.sv
		+incldir+../../../src
		+incldir+../uvm_components
		../../src/comparator.v
		../../src/addr_decoder.v
		../../src/scu.v
		../../src/rd_sl_return.v
		../../src/wr_sl_return.v
		../../src/axi_interconnect.v
		../uvm_components/axi_interface.sv
		../uvm_components/tb.sv
		../uvm_components/central_mem.sv
		../uvm_components/master_agent/master_item.sv
		../uvm_components/master_agent/master_gen_item_seq.sv
		../uvm_components/master_agent/master_monitor.sv
		../uvm_components/master_agent/master_driver.sv
		../uvm_components/master_agent/master_agent.sv
		../uvm_components/slave_agent/slave_item.sv
		../uvm_components/slave_agent/slave_gen_item_seq.sv
		../uvm_components/slave_agent/slave_monitor.sv
		../uvm_components/slave_agent/slave_driver.sv
		../uvm_components/slave_agent/slave_agent.sv
		../uvm_components/scoreboard.sv
		../uvm_components/env.sv
		../uvm_components/base_test.sv
	-top tb
	-timescale 1ns/1ps
	+define+UVM_NO_DPI
	+UVM_VERBOSITY=UVM_HIGH

   User defined plus("+") options:
	+incldir+../../../src
	+incldir+../uvm_components
	+UVM_VERBOSITY=UVM_HIGH

file: ../../../uvm-1.2/src/uvm_pkg.sv
	package worklib.uvm_pkg:sv
		errors: 0, warnings: 0
file: ../../src/comparator.v
	module worklib.comparator:v
		errors: 0, warnings: 0
file: ../../src/addr_decoder.v
	module worklib.addr_decoder:v
		errors: 0, warnings: 0
file: ../../src/scu.v
	module worklib.scu:v
		errors: 0, warnings: 0
file: ../../src/rd_sl_return.v
	module worklib.rd_sl_return:v
		errors: 0, warnings: 0
file: ../../src/wr_sl_return.v
	module worklib.wr_sl_return:v
		errors: 0, warnings: 0
file: ../../src/axi_interconnect.v
	module worklib.axi_interconnect:v
		errors: 0, warnings: 0
file: ../uvm_components/axi_interface.sv
	interface worklib.axi_interface:sv
		errors: 0, warnings: 0
file: ../uvm_components/tb.sv
	module worklib.tb:sv
		errors: 0, warnings: 0
file: ../uvm_components/central_mem.sv
file: ../uvm_components/master_agent/master_item.sv
file: ../uvm_components/master_agent/master_gen_item_seq.sv
    	m_item.randomize() with {
    	               |
xmvlog: *W,FUNTSK (../uvm_components/master_agent/master_gen_item_seq.sv,16|20): function called as a task without void'().
file: ../uvm_components/master_agent/master_monitor.sv
file: ../uvm_components/master_agent/master_driver.sv
file: ../uvm_components/master_agent/master_agent.sv
file: ../uvm_components/slave_agent/slave_item.sv
file: ../uvm_components/slave_agent/slave_gen_item_seq.sv
    	m_item.randomize() with {
    	               |
xmvlog: *W,FUNTSK (../uvm_components/slave_agent/slave_gen_item_seq.sv,16|20): function called as a task without void'().
file: ../uvm_components/slave_agent/slave_monitor.sv
file: ../uvm_components/slave_agent/slave_driver.sv
file: ../uvm_components/slave_agent/slave_agent.sv
file: ../uvm_components/scoreboard.sv
file: ../uvm_components/env.sv
file: ../uvm_components/base_test.sv
    m1_seq.randomize();
                   |
xmvlog: *W,FUNTSK (../uvm_components/base_test.sv,31|19): function called as a task without void'().
    m2_seq.randomize();
                   |
xmvlog: *W,FUNTSK (../uvm_components/base_test.sv,33|19): function called as a task without void'().
    s1_seq.randomize();
                   |
xmvlog: *W,FUNTSK (../uvm_components/base_test.sv,36|19): function called as a task without void'().
    s2_seq.randomize();
                   |
xmvlog: *W,FUNTSK (../uvm_components/base_test.sv,38|19): function called as a task without void'().
    uvm_config_db#(centralized_memory_model)::get(this, "", "mem", mem);
                                                |
xmvlog: *W,FUNTSK (../uvm_components/master_agent/master_agent.sv,18|48): function called as a task without void'().
    uvm_config_db#(virtual axi_interface)::get(this, "", "axi_if", axi_if);
                                             |
xmvlog: *W,FUNTSK (../uvm_components/master_agent/master_agent.sv,21|45): function called as a task without void'().
    uvm_config_db#(centralized_memory_model)::get(this, "", "mem", mem);
                                                |
xmvlog: *W,FUNTSK (../uvm_components/slave_agent/slave_agent.sv,18|48): function called as a task without void'().
    uvm_config_db#(virtual axi_interface)::get(this, "", "axi_if", axi_if);
                                             |
xmvlog: *W,FUNTSK (../uvm_components/slave_agent/slave_agent.sv,21|45): function called as a task without void'().
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 10
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		uvm_pkg
		$unit_0x62b1ba1b
		tb
  `uvm_analysis_imp_decl(_m1)
                            |
xmelab: *W,FUNTSK (../uvm_components/scoreboard.sv,3|28): function called as a task without void'().
  `uvm_analysis_imp_decl(_m2)
                            |
xmelab: *W,FUNTSK (../uvm_components/scoreboard.sv,4|28): function called as a task without void'().
  `uvm_analysis_imp_decl(_s1)
                            |
xmelab: *W,FUNTSK (../uvm_components/scoreboard.sv,5|28): function called as a task without void'().
  `uvm_analysis_imp_decl(_s2)
                            |
xmelab: *W,FUNTSK (../uvm_components/scoreboard.sv,6|28): function called as a task without void'().
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: ......
      axi_wdata inside {[0:2**32-1]};
                                |
xmelab: *W,VALNGT (../uvm_components/slave_agent/slave_item.sv,89|32): Negative value used with an unsigned random variable.
      axi_wdata inside {[0:2**32-1]};
                                |
xmelab: *W,VALNGT (../uvm_components/master_agent/master_item.sv,89|32): Negative value used with an unsigned random variable.
.............. Done
	Generating native compiled code:
		worklib.scu:v <0x6a80104a>
			streams:   4, words:  2527
		worklib.rd_sl_return:v <0x6e3c4b43>
			streams:   0, words:     0
		worklib.wr_sl_return:v <0x2f33f2e5>
			streams:   0, words:     0
		worklib.comparator:v <0x43dc6810>
			streams:   2, words:   577
		worklib.addr_decoder:v <0x2b16f7ee>
			streams:   2, words:   440
		worklib.axi_interconnect:v <0x412b10c7>
			streams:   4, words: 17292
		worklib.uvm_pkg:sv <0x10ba0493>
			streams:   6, words:  3460
		worklib.uvm_pkg:sv <0x1843a5f6>
			streams:   6, words:  3120
		worklib.uvm_pkg:sv <0x107a4148>
			streams:   5, words:  2530
		worklib.uvm_pkg:sv <0x3c7516a1>
			streams:  25, words: 17704
		worklib.uvm_pkg:sv <0x6c2a8d9b>
			streams:   7, words:  1927
		worklib.uvm_pkg:sv <0x23069c7a>
			streams:  21, words: 50699
		worklib.uvm_pkg:sv <0x4ce8b89d>
			streams:   7, words:  1927
		worklib.uvm_pkg:sv <0x11e972cd>
			streams:  24, words: 21122
		worklib.uvm_pkg:sv <0x14fbf0a9>
			streams:  24, words: 20136
		worklib.uvm_pkg:sv <0x0f02a751>
			streams:  20, words: 19997
		worklib.uvm_pkg:sv <0x5e6b46d0>
			streams:  11, words:  4048
		worklib.uvm_pkg:sv <0x4a639b95>
			streams:  23, words: 29213
		worklib.uvm_pkg:sv <0x3c66bbab>
			streams:   7, words:  2431
		worklib.uvm_pkg:sv <0x41ddbab6>
			streams:  12, words: 15194
		worklib.uvm_pkg:sv <0x4ce51a54>
			streams:  23, words: 25684
		worklib.uvm_pkg:sv <0x5dbfaae8>
			streams:  22, words: 54191
		worklib.uvm_pkg:sv <0x3a72c625>
			streams:  25, words: 33930
		worklib.uvm_pkg:sv <0x3d777974>
			streams:  24, words: 48334
		worklib.uvm_pkg:sv <0x5a64fa73>
			streams:  25, words: 36856
		worklib.uvm_pkg:sv <0x3d61bea0>
			streams:  23, words: 55402
		worklib.uvm_pkg:sv <0x6ac9c7aa>
			streams:  25, words: 38934
		worklib.uvm_pkg:sv <0x16cbe8d1>
			streams:  23, words: 60636
		worklib.uvm_pkg:sv <0x00563711>
			streams:  25, words: 43323
		worklib.uvm_pkg:sv <0x2dea0a6a>
			streams:  23, words: 53324
		worklib.uvm_pkg:sv <0x16c2bc6e>
			streams:  23, words: 56302
		worklib.uvm_pkg:sv <0x307ef301>
			streams:  25, words: 35997
		worklib.uvm_pkg:sv <0x0db01bbf>
			streams:  23, words: 52732
		worklib.uvm_pkg:sv <0x1e28bd45>
			streams:  25, words: 73635
		worklib.uvm_pkg:sv <0x23b24f71>
			streams:  54, words: 80128
		worklib.uvm_pkg:sv <0x5c3598ec>
			streams:  25, words: 28364
		worklib.uvm_pkg:sv <0x3a2a97c4>
			streams:   7, words:  3064
		worklib.uvm_pkg:sv <0x60ef1f2a>
			streams:  22, words: 26248
		worklib.uvm_pkg:sv <0x112e5344>
			streams: 146, words: 138751
		worklib.uvm_pkg:sv <0x732348b6>
			streams: 146, words: 138751
		worklib.uvm_pkg:sv <0x4c182de1>
			streams:  17, words: 15901
		worklib.uvm_pkg:sv <0x28590236>
			streams: 108, words: 144504
		worklib.\$unit_0x62b1ba1b :compilation_unit <0x12193404>
			streams:  53, words: 38001
		worklib.uvm_pkg:sv <0x75351414>
			streams:   7, words:  3064
		worklib.uvm_pkg:sv <0x1fa4bf68>
			streams:  70, words: 118066
		worklib.uvm_pkg:sv <0x4d8f7419>
			streams: 184, words: 272846
		worklib.uvm_pkg:sv <0x0246cdf8>
			streams:  70, words: 118066
		worklib.uvm_pkg:sv <0x263e9182>
			streams:   7, words:  3064
		worklib.\$unit_0x62b1ba1b :compilation_unit <0x6c078b7c>
			streams:   8, words:  4186
		worklib.uvm_pkg:sv <0x0c2a29b9>
			streams:  23, words: 25920
		worklib.uvm_pkg:sv <0x4009bd7a>
			streams:  22, words: 22115
		worklib.uvm_pkg:sv <0x78891393>
			streams:  23, words: 25920
		worklib.uvm_pkg:sv <0x5bee0e86>
			streams:  22, words: 22115
		worklib.tb:sv <0x40456ea2>
			streams: 202, words: 150746
		worklib.\$unit_0x62b1ba1b :compilation_unit <0x6b4a3085>
			streams:   0, words:     0
		worklib.uvm_pkg:sv <0x120a5f5c>
			streams: 4572, words: 7131346
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                      16       7
		Interfaces:                    4       1
		Verilog packages:              1       1
		Registers:                 16522   11057
		Scalar wires:                156       -
		Vectored wires:              166       -
		Named events:                  2       9
		Always blocks:                20       9
		Initial blocks:              330     158
		Parallel blocks:              29      30
		Cont. assignments:            10      19
		Pseudo assignments:          124     123
		Assertions:                    2       2
		Compilation units:             1       1
		SV Class declarations:       226     342
		SV Class specializations:    460     460
		Simulation timescale:        1ps
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
UVM_INFO ../../../uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

xmsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ../uvm_components/tb.sv, line = 29, pos = 10
           Scope: tb
            Time: 0 FS + 0

UVM_INFO @ 0: reporter [RNTST] Running test base_test...
UVM_INFO ../../../uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
xmsim: *E,TRNULLID: NULL pointer dereference.
          File: ../uvm_components/slave_agent/slave_monitor.sv, line = 25, pos = 21
         Scope: worklib.$unit_0x62b1ba1b::slave_monitor@4833_4.run_phase
          Time: 0 FS + 44
Verilog Stack Trace:
0: task worklib.$unit_0x62b1ba1b::slave_monitor@4833_4.run_phase at ../uvm_components/slave_agent/slave_monitor.sv:25
1: task worklib.uvm_pkg::uvm_run_phase@1122_3.exec_task at /home/admin/Desktop/uvm-1.2/src/base/uvm_common_phases.svh:269
2: process in worklib.uvm_pkg::uvm_task_phase@1122_3.execute.unmblk1 at /home/admin/Desktop/uvm-1.2/src/base/uvm_task_phase.svh:152


../uvm_components/slave_agent/slave_monitor.sv:25         wait ((axi_vif.axi_awvalid && axi_vif.axi_awready) || (axi_vif.axi_arvalid && axi_vif.axi_arready));
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Mar 18, 2025 at 01:24:59 EDT  (total: 00:00:05)
