<?xml version="1.0" encoding="utf-8"?>
<module id="DDR2_mDDR" HW_revision="" XML_version="1" description="This module acts as interface between CPU and SDR SDRAM">
  <register id="REVID" acronym="REVID" offset="0x0" width="32" description="Read only ID register for DDR2_mDDR">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="1077089055" description="Revision ID of DDR2_mDDR." range="" rwaccess="R" />
  </register>
  <register id="SDCFG" acronym="SDCFG" offset="0x8" width="32" description="The SDRAM Configuration Register (SDCR) is used to configure various parameters of the SDRAM controller such as the number of internal banks, the internal page size, and the CAS  latency to match those of the attached SDRAM device.">
    <bitfield id="Reserved" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="MSDRAM_ENABLE" width="1" begin="25" end="25" resetval="0" description="Mobile SDRAM Enable. This bit is writeable only when the BTUNLOCK bit is unlocked. For mobile SDR SDRAM, this bit is only valid when SDREN is set to 1." range="" rwaccess="RW">
      <bitenum id="MSDR_DIS" value="0" token="MSDR_DIS" description="When SDREN=1, and this bit is zero, mobile SDR is not enabled." />
      <bitenum id="MSDR_EN" value="1" token="MSDR_EN" description="When SDREN=1, and this bit is 1, mobile SDR is enabled." />
    </bitfield>
    <bitfield id="Reserved" width="1" begin="24" end="24" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="BOOT_UNLOCK" width="1" begin="23" end="23" resetval="0" description="Boot unlock. Set to 1 to change the values of the fields that are affected by the BTUNLOCK bit." range="" rwaccess="RW">
      <bitenum id="LOCKED" value="0" token="LOCKED" description="The SDREN bit in this register may not be changed." />
      <bitenum id="UNLOCKED" value="1" token="UNLOCKED" description="The SDREN bit in this register may be changed." />
    </bitfield>
    <bitfield id="Reserved" width="6" begin="22" end="17" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="SDREN" width="1" begin="16" end="16" resetval="1" description="SDRAM Enable. Active high bit which enables the SDRAM mode of the EMIF controller. This bit is writeable only when the BTUNLOCK bit is unlocked." range="" rwaccess="RW">
      <bitenum id="SDR_DISABLE" value="0" token="SDR_DISABLE" description="SDRAM initialization and refreshes disabled, but SDRAM write/read transactions allowed. This bit must not be set to 0 when EMIF is in Self Refresh state." />
      <bitenum id="SDR_ENABLE" value="1" token="SDR_ENABLE" description="SDRAM fully enabled." />
    </bitfield>
    <bitfield id="TIMUNLOCK" width="1" begin="15" end="15" resetval="0" description="Timing unlock. Controls the write permission settings for the SDRAM Timing 1 Register and SDRAM Timing 2 Register" range="" rwaccess="RW">
      <bitenum id="CLEAR" value="0" token="CLEAR" description="CL in this Register and Register fields in the SDRAM timing 1 register (SDTIMR1) and the SDRAM timing 2 register  (SDTIMR2) may not be changed." />
      <bitenum id="SET" value="1" token="SET" description="CL in this Register and Register fields in the SDRAM timing 1 register (SDTIMR1) and the SDRAM timing 2 register  (SDTIMR2) may be changed." />
    </bitfield>
    <bitfield id="NM" width="1" begin="14" end="14" resetval="0" description="SDRAM data bus width. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW">
      <bitenum id="32BIT" value="0" token="32BIT" description="32-bit SDR SDRAM" />
      <bitenum id="16BIT" value="1" token="16BIT" description="16-bit SDR SDRAM" />
    </bitfield>
    <bitfield id="Reserved" width="2" begin="13" end="12" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="CL" width="3" begin="11" end="9" resetval="3" description="CAS latency. A write to this field will cause the EMIF to start the SDRAM initialization sequence. This field is writeable only when the TMUNLOCK bit is unlocked." range="" rwaccess="RW">
      <bitenum id="RSVD" value="0" token="RSVD" description="Reserved." />
      <bitenum id="RSVD1" value="1" token="RSVD1" description="Reserved." />
      <bitenum id="TWO" value="2" token="TWO" description="CAS latency of 2" />
      <bitenum id="THREE" value="3" token="THREE" description="CAS latency of 3" />
      <bitenum id="RSVD2" value="1031" token="RSVD2" description="Reserved." />
    </bitfield>
    <bitfield id="Reserved" width="2" begin="8" end="7" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="IBANK" width="3" begin="6" end="4" resetval="2" description="Internal SDRAM Bank setup. Defines number of banks inside connected SDRAM devices. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW">
      <bitenum id="ONE" value="0" token="ONE" description="1 bank SDRAM devices" />
      <bitenum id="TWO" value="1" token="TWO" description="2 bank SDRAM devices" />
      <bitenum id="FOUR" value="2" token="FOUR" description="4 bank SDRAM devices" />
      <bitenum id="RSVD" value="775" token="RSVD" description="Reserved" />
    </bitfield>
    <bitfield id="EBANK" width="1" begin="3" end="3" resetval="0" description="External chip select setup. Defines whether SDRAM accesses will use 1 or 2 chip select lines. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW">
      <bitenum id="CS0" value="0" token="CS0" description="Use EMIF_CS[0] for all SDRAM accesses." />
      <bitenum id="CS0_AND_CS1" value="1" token="CS0_AND_CS1" description="Use EMIF_CS[0] and EMIF_CS[1] for SDRAM accesses." />
    </bitfield>
    <bitfield id="PAGESIZE" width="3" begin="2" end="0" resetval="0" description="Page Size. Defines the internal page size of connected SDRAM devices. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW">
      <bitenum id="256W_PAGE" value="0" token="256W_PAGE" description="256-word pages requiring 8 column address bits." />
      <bitenum id="512W_PAGE" value="1" token="512W_PAGE" description="512-word pages requiring 9 column address bits." />
      <bitenum id="1024W_PAGE" value="2" token="1024W_PAGE" description="1024-word pages requiring 10 column address bits." />
      <bitenum id="2048W_PAGE" value="3" token="2048W_PAGE" description="2048-word pages requiring 11 column address bits." />
      <bitenum id="RSVD" value="1031" token="RSVD" description="Reserved" />
    </bitfield>
  </register>
  <register id="SDRFC" acronym="SDRFC" offset="0xC" width="32" description="SDRAM Refresh Control Register">
    <bitfield id="LP_MODE" width="1" begin="31" end="31" resetval="0" description="Low Power mode enable. Writing a 1 to this bit will cause connected SDRAM devices to be place into either Self Refresh or Powerdown mode. The value of SR_PD bit will decide which mode is chosen. " range="" rwaccess="RW">
      <bitenum id="LPMODE" value="0" token="LPMODE" description="SDRAM placed in self refresh /power down mode depending on the value of SR_PD bit." />
      <bitenum id="NO_LPMODE" value="1" token="NO_LPMODE" description="SDRAM is NOT to be placed in self refresh/power down mode." />
    </bitfield>
    <bitfield id="MCLKSTOP_EN" width="1" begin="30" end="30" resetval="0" description="mclk Stop Enable. Writing a 1 to this bit enables mclk stopping" range="" rwaccess="RW">
      <bitenum id="MCLKSTOP_DIS" value="0" token="MCLKSTOP_DIS" description="mclk stopping disable" />
      <bitenum id="MCLKSTOP_EN" value="1" token="MCLKSTOP_EN" description="mclk stopping enable" />
    </bitfield>
    <bitfield id="Reserved" width="6" begin="29" end="24" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="SR_PD" width="1" begin="23" end="23" resetval="0" description="Self Refresh or Powerdown select. Set this bit to 1 to cause connected SDRAM devices to be placed into Powerdown mode. Set this bit to 0 to cause connected SDRAM devices to be placed into Self Refresh mode. This bit is ignored when lp_mode bit is set to 0." range="" rwaccess="RW">
      <bitenum id="SELF_REFRESH" value="0" token="SELF_REFRESH" description="Connected SDRAM devices placed in self refresh mode" />
      <bitenum id="POWER_DOWN" value="1" token="POWER_DOWN" description="Connected SDRAM devices placed in power down mode" />
    </bitfield>
    <bitfield id="Reserved" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="REFRESH_RATE" width="16" begin="15" end="0" resetval="1250" description="Refresh Rate. Defines the rate at which connected SDRAM devices will be refreshed.SDRAM refresh rate = DDR2_mDDR rate / RR where DDR2_mDDR rate is equal to DDR2_mDDR SDRAM clock rate. Writing a value &amp;lt; 0x0100 to this field will cause it to be loaded with (2 * t_rfc)+1 value from SDRAM Timing 1 register. The required refresh rate is derived from the SDRAM device data sheet." range="" rwaccess="RW" />
  </register>
  <register id="SDTIM1" acronym="SDTIM1" offset="0x10" width="32" description="The SDRAM timing 1 register (SDTIMR1) configures the SDRAM memory controller to meet many of the AC timing specification of the SDRAM memory. The SDTIMR1 register is programmable only when the TMUNLOCK bit is set to 1 in the SDCR. Note that EMB_CLK is equal to the period of the EMB_CLK signal. See the SDRAM memory data sheet for information on the appropriate values to program each field.">
    <bitfield id="T_RFC" width="7" begin="31" end="25" resetval="10" description="Specifies the minimum number of EMB_CLK cycles from a refresh or load mode command to a refresh or activate command, minus 1. Corresponds to the trfc AC timing parameter in the  SDRAM data sheet. Calculate by: T_RFC = (trfc/EMB_CLK) - 1" range="" rwaccess="RW" />
    <bitfield id="T_RP" width="3" begin="24" end="22" resetval="3" description="Specifies the minimum number of EMB_CLK cycles from a precharge command to a refresh or activate command, minus 1. Corresponds to the trp AC timing parameter in the SDRAM data sheet. Calculate by: T_RP = (trp/EMB_CLK) - 1" range="" rwaccess="RW" />
    <bitfield id="T_RCD" width="3" begin="21" end="19" resetval="3" description="Specifies the minimum number of EMB_CLK cycles from an activate command to a read or write command, minus 1. Corresponds to the trcd AC timing parameter in the SDRAM data sheet. Calculate by: T_RCD = (trcd/EMB_CLK) - 1" range="" rwaccess="RW" />
    <bitfield id="T_WR" width="3" begin="18" end="16" resetval="1" description="Specifies the minimum number of EMB_CLK cycles from the last write transfer to a precharge command, minus 1. Corresponds to the twr AC timing parameter in the SDRAM data sheet. Calculate by: T_WR = (twr/EMB_CLK) - 1 When the value of this field is changed from its previous value, the initialization sequence will begin." range="" rwaccess="RW" />
    <bitfield id="T_RAS" width="5" begin="15" end="11" resetval="7" description="Specifies the minimum number of EMB_CLK cycles from an activate command to a precharge command, minus 1. Corresponds to the tras AC timing parameter in the SDRAM data sheet. Calculate by: T_RAS = (tras/EMB_CLK) - 1. T_RAS must be greater than or equal to T_RCD." range="" rwaccess="RW" />
    <bitfield id="T_RC" width="5" begin="10" end="6" resetval="10" description="Specifies the minimum number of EMB_CLK cycles from an activate command to an activate command, minus 1. Corresponds to the trc AC timing parameter in the SDRAM data sheet. Calculate by: T_RC = (trc/EMB_CLK) - 1" range="" rwaccess="RW" />
    <bitfield id="T_RRD" width="3" begin="5" end="3" resetval="2" description="Specifies the minimum number of EMB_CLK cycles from an activate command to an activate command in a different bank, minus 1. Corresponds to the trrd AC timing parameter in the SDRAM data sheet. Calculate by: T_RRD = (trrd/EMB_CLK) - 1 Note: for an 8 bank SDRAM device this field must be equal to ((4 x tRRD) + (2 x tCK)) / (4 x tCK) - 1." range="" rwaccess="RW" />
    <bitfield id="Reserved" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N" />
  </register>
  <register id="SDTIM2" acronym="SDTIM2" offset="0x14" width="32" description="Like the SDRAM timing 1 register (SDTIMR1), the SDRAM timing register 2 (SDTIMR2) also configures the SDRAM memory controller to meet the AC timing specification of the SDRAM memory. The SDTIMR2 register is programmable only when the TIMUNLOCK bit is set to 1 in the SDCR.See the SDRAM data sheet for information on the appropriate values to program each field.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="T_RAS_MAX" width="4" begin="30" end="27" resetval="14" description="Maximum number of refresh_rate intervals from Activate to Precharge command." range="" rwaccess="RW" />
    <bitfield id="Reserved" width="4" begin="26" end="23" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="T_XSR" width="7" begin="22" end="16" resetval="10" description="Minimum number of EMB_CLK cycles from Self-Refresh exit to any command other than a Read command, minus one. This field must satisfy tXSR for the SDRAM device. T_XSR = txsr*DDR2_mDDR_CLK -1" range="" rwaccess="RW" />
    <bitfield id="Reserved" width="11" begin="15" end="5" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="T_CKE" width="5" begin="4" end="0" resetval="7" description="Minimum number of DDR2_mDDR_CLK cycles between EMB_CKE changes, minus one. This field must satisfy tRAS for the SDRAM device. T_CKE = tras *DDR2_mDDR_CLK-1" range="" rwaccess="RW" />
  </register>
  <register id="SDCFG2" acronym="SDCFG2" offset="0x1C" width="32" description="SDRAM Config 2 Register">
    <bitfield id="Reserved" width="13" begin="31" end="19" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="PASR" width="3" begin="18" end="16" resetval="0" description="Partial Array Self Refresh. These bits get loaded into the Extended Mode Register of a mobile SDR or mobile DDR SDRAM during initialization. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW">
      <bitenum id="FOUR_BANK" value="0" token="FOUR_BANK" description="4 banks will be refreshed." />
      <bitenum id="TWO_BANK" value="1" token="TWO_BANK" description="2 banks will be refreshed." />
      <bitenum id="ONE_BANK" value="2" token="ONE_BANK" description="1 bank will be refreshed." />
      <bitenum id="RSVD" value="772" token="RSVD" description="Reserved" />
      <bitenum id="HALF_BANK" value="5" token="HALF_BANK" description="1/2 bank will be refreshed." />
      <bitenum id="QRTR_BANK" value="6" token="QRTR_BANK" description="1/4 bank will be refreshed." />
      <bitenum id="RSVD1" value="7" token="RSVD1" description="Reserved" />
    </bitfield>
    <bitfield id="Reserved" width="13" begin="15" end="3" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="ROWSIZE" width="3" begin="2" end="0" resetval="0" description="Row Size. Defines the number of row address bits of connected mobile SDRAM devices. This field is only used when IBANK_POS bit in the SDRAM configuration register (SDCFG) is set to 1. This bit applicable only when DDR2_mDDR controller is configured to interface to mobile SDRAM." range="" rwaccess="RW">
      <bitenum id="9BITS" value="0" token="9BITS" description="9 row address bits used" />
      <bitenum id="10BITS" value="1" token="10BITS" description="10 row address bits used" />
      <bitenum id="11BITS" value="2" token="11BITS" description="11 row address bits used" />
      <bitenum id="12BITS" value="3" token="12BITS" description="12 row address bits used" />
      <bitenum id="13BITS" value="4" token="13BITS" description="13 row address bits used" />
      <bitenum id="14BITS" value="5" token="14BITS" description="14 row address bits used" />
      <bitenum id="RSVD" value="1543" token="RSVD" description="Reserved" />
    </bitfield>
  </register>
  <register id="BPRIO" acronym="BPRIO" offset="0x20" width="32" description="The peripheral bus burst priority register (PBBPR) helps prevent command starvation within the SDRAM memory controller. To avoid command starvation, the SDRAM memory controller momentarily raises the priority of the oldest command in the command FIFO after a set number of 32 bit transfers have been made on the external memory bus. The PR_OLD_COUNT bit sets the number of transfers that must be made before the SDRAM memory controller raises the priority of the oldest command.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="PRIO_RAISE" width="8" begin="7" end="0" resetval="255" description="Priority raise old counter. Specifies the number of 32b memory transfers after which the SDRAM memory controller will elevate the priority of the oldest command in the command FIFO. Setting to FFh will disable the feature and setting to 00h will ensure master priority is strictly honored (at the cost of decreased DDR2_mDDR efficiency as open row will always be closed immediately if any bank conflict occurs). Recommended setting for typical system operation is between 10h and 20h." range="" rwaccess="RW" />
  </register>
  <register id="PC1" acronym="PC1" offset="0x40" width="32" description="For debug or gathering performance statistics, the PC1 and PC2 counters and associated configuration registers are provided. These are intended for debug and analysis only. By configuring the PCC to define the type of statistics to gather and configuring the PCMRS to filter accesses only to specific chip select regions, performing system applications and then reading these counters, different statistics can be gathered. To reset the counters, the user must reset the EMIF module through the PSC.">
    <bitfield id="COUNTER1" width="32" begin="31" end="0" resetval="0" description="32-bit counter that can be configured as specified in the performance counter config register and the performance counter master region select register." range="" rwaccess="R" />
  </register>
  <register id="PC2" acronym="PC2" offset="0x44" width="32" description="Performance Counter 2 Register">
    <bitfield id="COUNTER2" width="32" begin="31" end="0" resetval="0" description="32-bit counter that can be configured as specified in the performance counter config register and the performance counter master region select register." range="" rwaccess="R" />
  </register>
  <register id="PCC" acronym="PCC" offset="0x48" width="32" description="Performance Counter Config Register">
    <bitfield id="CNTR2_MSTID_EN" width="1" begin="31" end="31" resetval="0" description="Master ID filter enable for performance counter 2 register." range="" rwaccess="RW" />
    <bitfield id="CNTR2_REGION_EN" width="1" begin="30" end="30" resetval="0" description="Chip select filter enable for performance counter 2 register." range="" rwaccess="RW" />
    <bitfield id="Reserved" width="10" begin="29" end="20" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="CNTR2_CFG" width="4" begin="19" end="16" resetval="0" description="Filter configuration for performance counter 2." range="" rwaccess="RW" />
    <bitfield id="CNTR1_MSTID_EN" width="1" begin="15" end="15" resetval="0" description="Master ID filter enable for performance counter 1 register." range="" rwaccess="RW" />
    <bitfield id="CNTR1_REGION_EN" width="1" begin="14" end="14" resetval="0" description="Chip select filter enable for performance counter 1 register." range="" rwaccess="RW" />
    <bitfield id="Reserved" width="10" begin="13" end="4" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="CNTR1_CFG" width="4" begin="3" end="0" resetval="0" description="Filter configuration for performance counter 1." range="" rwaccess="RW" />
  </register>
  <register id="PCMRS" acronym="PCMRS" offset="0x4C" width="32" description="Performance Counter Master Region Select Register">
    <bitfield id="MST_ID2" width="8" begin="31" end="24" resetval="0" description="Master ID for performance counter 2 register." range="" rwaccess="RW" />
    <bitfield id="Reserved" width="8" begin="23" end="16" resetval="0" description="Reserved" range="" rwaccess="N" />
    <bitfield id="MST_ID1" width="8" begin="15" end="8" resetval="0" description="Master ID for performance counter 1 register." range="" rwaccess="RW" />
    <bitfield id="Reserved" width="8" begin="7" end="0" resetval="0" description="Reserved" range="" rwaccess="N" />
  </register>
  <register id="PCT" acronym="PCT" offset="0x50" width="32" description="Performance Counter Time Register">
    <bitfield id="TOTAL_TIME" width="32" begin="31" end="0" resetval="0" description="32-bit counter that continuously counts number for SDCLK cycles elapsed after DDR2_mDDR is brought out of reset." range="" rwaccess="R" />
  </register>
  <register id="IRR" acronym="IRR" offset="0xC0" width="32" description="The interrupt raw register (IRR) displays the raw status of the interrupt. If the interrupt condition occurs, the corresponding bit in IRR is set independent of whether or not the interrupt is enabled.">
    <bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="LT" width="1" begin="2" end="2" resetval="0" description="Line Trap. Set to 1 by hardware to indicate illegal memory access type. Writing a 1 will clear this bit as well as the LTM bit in the Interrupt Masked register. Writing a 0 has no effect." range="" rwaccess="RW">
      <bitenum id="NOT_OCCURRED" value="0" token="NOT_OCCURRED" description="Indicates that a line trap has not occurred. Writing a 0 has no effect." />
      <bitenum id="OCCURRED" value="1" token="OCCURRED" description="Indicates that a line trap has occurred. " />
      <bitenum id="CLEAR" value="1" token="CLEAR" description="Writing a 1 will clear this bit and the LTM bit in the EMIF interrupt mask register (EIMR)." />
    </bitfield>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N" />
  </register>
  <register id="IMR" acronym="IMR" offset="0xC4" width="32" description="The interrupt masked register (IMR) displays the status of the interrupt when it is enabled. If the interrupt condition occurs and the corresponding bit in the interrupt mask set register (IMSR) is set, then the IMR bit is set. The IMR bit is not set if the interrupt is not enabled in IMSR.">
    <bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="LTM" width="1" begin="2" end="2" resetval="0" description="Masked Line Trap. Set to 1 by hardware to indicate illegal memory access type, only if the LTMSET bit in the Interrupt Mask Set Register is set to 1. Writing a 1 will clear this bit as well as the LT bit in the Interrupt Raw register. Writing a 0 has no effect." range="" rwaccess="RW">
      <bitenum id="NOT_OCCURRED" value="0" token="NOT_OCCURRED" description="Indicates that a line trap interrupt has not been generated. Writing a 0 has no effect." />
      <bitenum id="OCCURRED" value="1" token="OCCURRED" description="Indicates that a line trap interrupt has been generated. " />
      <bitenum id="CLEAR" value="1" token="CLEAR" description="Writing a 1 will clear this bit and the LT bit in the EMIF interrupt raw register (EIRR)." />
    </bitfield>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0" description="Reserved " range="" rwaccess="N" />
  </register>
  <register id="IMSR" acronym="IMSR" offset="0xC8" width="32" description="The interrupt mask set register (IMSR) enables the memory controller interrupt.">
    <bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="LTMSET" width="1" begin="2" end="2" resetval="0" description="Mask set for LTM bit in the Interrupt Masked Register. Writing a 1 will enable the interrupt, and set this bit as well as the LTMCLR bit in the Interrupt Mask Clear register. The interrupt will not be enabled, and this bit as well as the LTMCLR bit will not be set if a 1 is written to this bit and the LTMCLR bit at the same time. Writing a 0 has no effect." range="" rwaccess="RW">
      <bitenum id="DISABLED" value="0" token="DISABLED" description="Indicates that the line trap interrupt is disabled. Writing a 0 has no effect." />
      <bitenum id="ENABLED" value="1" token="ENABLED" description="Indicates that the line trap interrupt is enabled. " />
      <bitenum id="SET" value="1" token="SET" description="Writing a 1 sets this bit and the LTMCLR bit in the EMIF interrupt mask clear register (EIMCR)." />
    </bitfield>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N" />
  </register>
  <register id="IMCR" acronym="IMCR" offset="0xCC" width="32" description="The interrupt mask clear register (IMCR) disables the memory controller interrupt. Once an interrupt is enabled, it may be disabled by writing a 1 to the IMCR bit.">
    <bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="Reserved " range="" rwaccess="N" />
    <bitfield id="LTMCLR" width="1" begin="2" end="2" resetval="0" description="Mask clear for LTM bit in the Interrupt Masked Register. Writing a 1 will disable the interrupt, and clear this bit as well as the LTMSET bit in the Interrupt Mask Set register. Writing a 0 has no effect." range="" rwaccess="RW">
      <bitenum id="DISABLED" value="0" token="DISABLED" description="Indicates that the line trap interrupt is disabled. Writing a 0 has no effect." />
      <bitenum id="ENABLED" value="1" token="ENABLED" description="Indicates that the line trap interrupt is enabled. " />
      <bitenum id="CLEAR" value="1" token="CLEAR" description="Writing a 1 clears this bit and the LTMSET bit in them EMIF interrupt mask set register (EIMSR)." />
    </bitfield>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N" />
  </register>
</module>