{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 19:16:06 2014 " "Info: Processing started: Tue Mar 25 19:16:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~59 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~59\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 185 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~60 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~60\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 200 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~61 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~61\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1~22 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1~22\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 121 25 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 122 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|ENA register CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 28.82 ns " "Info: Slack time is 28.82 ns for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|ENA\" and destination register \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "47.21 MHz 21.18 ns " "Info: Fmax is 47.21 MHz (period= 21.18 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "46.136 ns + Largest register register " "Info: + Largest register to register requirement is 46.136 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 48.115 ns " "Info: + Latch edge is 48.115 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.603 ns + Largest " "Info: + Largest clock skew is -3.603 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.397 ns + Shortest register " "Info: + Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.711 ns) 2.397 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG LC_X12_Y14_N9 3 " "Info: 2: + IC(1.686 ns) + CELL(0.711 ns) = 2.397 ns; Loc. = LC_X12_Y14_N9; Fanout = 3; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.66 % ) " "Info: Total cell delay = 0.711 ns ( 29.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.686 ns ( 70.34 % ) " "Info: Total interconnect delay = 1.686 ns ( 70.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.686ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 6.000 ns - Longest register " "Info: - Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.935 ns) 2.621 ns CPU_Core:inst\|SCHKT:inst\|Q\[0\] 2 REG LC_X7_Y15_N2 13 " "Info: 2: + IC(1.686 ns) + CELL(0.935 ns) = 2.621 ns; Loc. = LC_X7_Y15_N2; Fanout = 13; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.590 ns) 3.744 ns CPU_Core:inst\|SCHKT:inst\|A1~22 3 COMB LC_X7_Y15_N0 1 " "Info: 3: + IC(0.533 ns) + CELL(0.590 ns) = 3.744 ns; Loc. = LC_X7_Y15_N0; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 121 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.040 ns CPU_Core:inst\|SCHKT:inst\|A1 4 COMB LC_X7_Y15_N1 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.040 ns; Loc. = LC_X7_Y15_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.711 ns) 6.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 5 REG LC_X8_Y12_N8 187 " "Info: 5: + IC(1.249 ns) + CELL(0.711 ns) = 6.000 ns; Loc. = LC_X8_Y12_N8; Fanout = 187; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 39.17 % ) " "Info: Total cell delay = 2.350 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 60.83 % ) " "Info: Total interconnect delay = 3.650 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.686ns 0.533ns 0.182ns 1.249ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.686ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.686ns 0.533ns 0.182ns 1.249ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.686ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.686ns 0.533ns 0.182ns 1.249ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.316 ns - Longest register register " "Info: - Longest register to register delay is 17.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG LC_X8_Y12_N8 187 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y12_N8; Fanout = 187; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.114 ns) 1.478 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|GOCYC2~403 2 COMB LC_X8_Y14_N7 6 " "Info: 2: + IC(1.364 ns) + CELL(0.114 ns) = 1.478 ns; Loc. = LC_X8_Y14_N7; Fanout = 6; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|GOCYC2~403'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~403 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 293 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.292 ns) 3.033 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16 3 COMB LC_X8_Y12_N5 8 " "Info: 3: + IC(1.263 ns) + CELL(0.292 ns) = 3.033 ns; Loc. = LC_X8_Y12_N5; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~403 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 511 55 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.114 ns) 4.450 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~7 4 COMB LC_X9_Y14_N8 1 " "Info: 4: + IC(1.303 ns) + CELL(0.114 ns) = 4.450 ns; Loc. = LC_X9_Y14_N8; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1206 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.746 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~8 5 COMB LC_X9_Y14_N9 3 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 4.746 ns; Loc. = LC_X9_Y14_N9; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U1\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1207 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.292 ns) 5.501 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U9\|S~625 6 COMB LC_X9_Y14_N6 3 " "Info: 6: + IC(0.463 ns) + CELL(0.292 ns) = 5.501 ns; Loc. = LC_X9_Y14_N6; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s041bo:U9\|S~625'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1208 53 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.292 ns) 7.046 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~46 7 COMB LC_X8_Y13_N7 4 " "Info: 7: + IC(1.253 ns) + CELL(0.292 ns) = 7.046 ns; Loc. = LC_X8_Y13_N7; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1252 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.292 ns) 7.794 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 8 COMB LC_X8_Y13_N8 2 " "Info: 8: + IC(0.456 ns) + CELL(0.292 ns) = 7.794 ns; Loc. = LC_X8_Y13_N8; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.090 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 9 COMB LC_X8_Y13_N9 5 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 8.090 ns; Loc. = LC_X8_Y13_N9; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.114 ns) 8.914 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 10 COMB LC_X9_Y13_N9 8 " "Info: 10: + IC(0.710 ns) + CELL(0.114 ns) = 8.914 ns; Loc. = LC_X9_Y13_N9; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.114 ns) 10.228 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[1\]~2059 11 COMB LC_X10_Y13_N9 5 " "Info: 11: + IC(1.200 ns) + CELL(0.114 ns) = 10.228 ns; Loc. = LC_X10_Y13_N9; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[1\]~2059'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1307 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.292 ns) 11.832 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14 12 COMB LC_X10_Y12_N0 1 " "Info: 12: + IC(1.312 ns) + CELL(0.292 ns) = 11.832 ns; Loc. = LC_X10_Y12_N0; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 505 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.114 ns) 12.361 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15 13 COMB LC_X10_Y12_N3 3 " "Info: 13: + IC(0.415 ns) + CELL(0.114 ns) = 12.361 ns; Loc. = LC_X10_Y12_N3; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1190 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.657 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669 14 COMB LC_X10_Y12_N4 10 " "Info: 14: + IC(0.182 ns) + CELL(0.114 ns) = 12.657 ns; Loc. = LC_X10_Y12_N4; Fanout = 10; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[0\]~1669'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1191 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.442 ns) 14.385 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT 15 COMB LC_X11_Y14_N4 2 " "Info: 15: + IC(1.286 ns) + CELL(0.442 ns) = 14.385 ns; Loc. = LC_X11_Y14_N4; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[8\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1654 59 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.423 ns) 15.496 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0 16 COMB LC_X12_Y14_N0 1 " "Info: 16: + IC(0.688 ns) + CELL(0.423 ns) = 15.496 ns; Loc. = LC_X12_Y14_N0; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 224 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.574 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1 17 COMB LC_X12_Y14_N1 1 " "Info: 17: + IC(0.000 ns) + CELL(0.078 ns) = 15.574 ns; Loc. = LC_X12_Y14_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 222 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.652 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2 18 COMB LC_X12_Y14_N2 1 " "Info: 18: + IC(0.000 ns) + CELL(0.078 ns) = 15.652 ns; Loc. = LC_X12_Y14_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 220 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.730 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3 19 COMB LC_X12_Y14_N3 1 " "Info: 19: + IC(0.000 ns) + CELL(0.078 ns) = 15.730 ns; Loc. = LC_X12_Y14_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 218 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 15.908 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4 20 COMB LC_X12_Y14_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.178 ns) = 15.908 ns; Loc. = LC_X12_Y14_N4; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1663 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 16.529 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 21 COMB LC_X12_Y14_N7 1 " "Info: 21: + IC(0.000 ns) + CELL(0.621 ns) = 16.529 ns; Loc. = LC_X12_Y14_N7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.825 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 22 COMB LC_X12_Y14_N8 1 " "Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 16.825 ns; Loc. = LC_X12_Y14_N8; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 17.316 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 23 REG LC_X12_Y14_N9 3 " "Info: 23: + IC(0.182 ns) + CELL(0.309 ns) = 17.316 ns; Loc. = LC_X12_Y14_N9; Fanout = 3; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.693 ns ( 27.10 % ) " "Info: Total cell delay = 4.693 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.623 ns ( 72.90 % ) " "Info: Total interconnect delay = 12.623 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.316 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~403 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.316 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~403 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.364ns 1.263ns 1.303ns 0.182ns 0.463ns 1.253ns 0.456ns 0.182ns 0.710ns 1.200ns 1.312ns 0.415ns 0.182ns 1.286ns 0.688ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.182ns 0.182ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.442ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.686ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.686ns 0.533ns 0.182ns 1.249ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.316 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~403 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.316 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~403 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.364ns 1.263ns 1.303ns 0.182ns 0.463ns 1.253ns 0.456ns 0.182ns 0.710ns 1.200ns 1.312ns 0.415ns 0.182ns 1.286ns 0.688ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.182ns 0.182ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.442ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[0\] register sld_hub:sld_hub_inst\|tdo 76.71 MHz 13.036 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 76.71 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[0\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 13.036 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.257 ns + Longest register register " "Info: + Longest register to register delay is 6.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[0\] 1 REG LC_X15_Y6_N0 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.292 ns) 2.016 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LC_X15_Y3_N9 2 " "Info: 2: + IC(1.724 ns) + CELL(0.292 ns) = 2.016 ns; Loc. = LC_X15_Y3_N9; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.292 ns) 3.548 ns sld_hub:sld_hub_inst\|tdo~10 3 COMB LC_X15_Y4_N5 1 " "Info: 3: + IC(1.240 ns) + CELL(0.292 ns) = 3.548 ns; Loc. = LC_X15_Y4_N5; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 4.402 ns sld_hub:sld_hub_inst\|tdo~13 4 COMB LC_X15_Y4_N2 1 " "Info: 4: + IC(0.412 ns) + CELL(0.442 ns) = 4.402 ns; Loc. = LC_X15_Y4_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo~13 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.309 ns) 6.257 ns sld_hub:sld_hub_inst\|tdo 5 REG LC_X13_Y5_N3 1 " "Info: 5: + IC(1.546 ns) + CELL(0.309 ns) = 6.257 ns; Loc. = LC_X13_Y5_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { sld_hub:sld_hub_inst|tdo~13 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 21.34 % ) " "Info: Total cell delay = 1.335 ns ( 21.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.922 ns ( 78.66 % ) " "Info: Total interconnect delay = 4.922 ns ( 78.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo~13 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { sld_hub:sld_hub_inst|irsr_reg[0] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo~13 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.724ns 1.240ns 0.412ns 1.546ns } { 0.000ns 0.292ns 0.292ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.589 ns) + CELL(0.711 ns) 5.300 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X13_Y5_N3 1 " "Info: 2: + IC(4.589 ns) + CELL(0.711 ns) = 5.300 ns; Loc. = LC_X13_Y5_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.42 % ) " "Info: Total cell delay = 0.711 ns ( 13.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 86.58 % ) " "Info: Total interconnect delay = 4.589 ns ( 86.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.589ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.589 ns) + CELL(0.711 ns) 5.300 ns sld_hub:sld_hub_inst\|irsr_reg\[0\] 2 REG LC_X15_Y6_N0 10 " "Info: 2: + IC(4.589 ns) + CELL(0.711 ns) = 5.300 ns; Loc. = LC_X15_Y6_N0; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.42 % ) " "Info: Total cell delay = 0.711 ns ( 13.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 86.58 % ) " "Info: Total interconnect delay = 4.589 ns ( 86.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 4.589ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.589ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 4.589ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo~13 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { sld_hub:sld_hub_inst|irsr_reg[0] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo~13 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.724ns 1.240ns 0.412ns 1.546ns } { 0.000ns 0.292ns 0.292ns 0.442ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.589ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 4.589ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|CT2\[2\] register CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 131 ps " "Info: Minimum slack time is 131 ps for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|CT2\[2\]\" and destination register \"CPU_Core:inst\|SCHKT:inst\|CT2\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.836 ns + Shortest register register " "Info: + Shortest register to register delay is 0.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 1 REG LC_X6_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y16_N3; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.309 ns) 0.836 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 2 REG LC_X6_Y16_N3 2 " "Info: 2: + IC(0.527 ns) + CELL(0.309 ns) = 0.836 ns; Loc. = LC_X6_Y16_N3; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.96 % ) " "Info: Total cell delay = 0.309 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.527 ns ( 63.04 % ) " "Info: Total interconnect delay = 0.527 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.836 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 0.527ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.705 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.705 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.885 ns " "Info: + Latch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.914 ns + Smallest " "Info: + Smallest clock skew is 0.914 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 8.863 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 8.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] 2 REG LC_X26_Y10_N6 4 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N6; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.590 ns) 3.944 ns CPU_Core:inst\|SCHKT:inst\|CLKA~60 3 COMB LC_X27_Y10_N9 1 " "Info: 3: + IC(0.745 ns) + CELL(0.590 ns) = 3.944 ns; Loc. = LC_X27_Y10_N9; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 200 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 4.672 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X27_Y10_N4 5 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 4.672 ns; Loc. = LC_X27_Y10_N4; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.711 ns) 8.863 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 5 REG LC_X6_Y16_N3 2 " "Info: 5: + IC(3.480 ns) + CELL(0.711 ns) = 8.863 ns; Loc. = LC_X6_Y16_N3; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 28.52 % ) " "Info: Total cell delay = 2.528 ns ( 28.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.335 ns ( 71.48 % ) " "Info: Total interconnect delay = 6.335 ns ( 71.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 7.949 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 7.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] 2 REG LC_X26_Y10_N1 4 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N1; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.114 ns) 3.462 ns CPU_Core:inst\|SCHKT:inst\|CLKA~59 3 COMB LC_X27_Y10_N3 1 " "Info: 3: + IC(0.739 ns) + CELL(0.114 ns) = 3.462 ns; Loc. = LC_X27_Y10_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 185 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.758 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X27_Y10_N4 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.758 ns; Loc. = LC_X27_Y10_N4; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.711 ns) 7.949 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 5 REG LC_X6_Y16_N3 2 " "Info: 5: + IC(3.480 ns) + CELL(0.711 ns) = 7.949 ns; Loc. = LC_X6_Y16_N3; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 23.58 % ) " "Info: Total cell delay = 1.874 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 76.42 % ) " "Info: Total interconnect delay = 6.075 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.739ns 0.182ns 3.480ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.739ns 0.182ns 3.480ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.739ns 0.182ns 3.480ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.836 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 0.527ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.739ns 0.182ns 3.480ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|BIT_POSN\[0\] P01\[0\] CLK 14.025 ns register " "Info: tsu for register \"CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|BIT_POSN\[0\]\" (data pin = \"P01\[0\]\", clock pin = \"CLK\") is 14.025 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.500 ns + Longest pin register " "Info: + Longest pin to register delay is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns P01\[0\] 1 PIN PIN_169 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 2; PIN Node = 'P01\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P01[0] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 344 432 600 360 "P01\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.323 ns) + CELL(0.114 ns) 9.906 ns CPU_Core:inst\|MCU80512:inst3\|IROMD\[0\]~823 2 COMB LC_X15_Y9_N8 3 " "Info: 2: + IC(8.323 ns) + CELL(0.114 ns) = 9.906 ns; Loc. = LC_X15_Y9_N8; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|IROMD\[0\]~823'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.437 ns" { P01[0] CPU_Core:inst|MCU80512:inst3|IROMD[0]~823 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 263 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.442 ns) 12.461 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|DIRECT_ADDR\[0\]~605 3 COMB LC_X14_Y15_N7 2 " "Info: 3: + IC(2.113 ns) + CELL(0.442 ns) = 12.461 ns; Loc. = LC_X14_Y15_N7; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|DIRECT_ADDR\[0\]~605'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { CPU_Core:inst|MCU80512:inst3|IROMD[0]~823 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 357 54 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.115 ns) 14.500 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|BIT_POSN\[0\] 4 REG LC_X6_Y14_N7 9 " "Info: 4: + IC(1.924 ns) + CELL(0.115 ns) = 14.500 ns; Loc. = LC_X6_Y14_N7; Fanout = 9; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|BIT_POSN\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1987 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.140 ns ( 14.76 % ) " "Info: Total cell delay = 2.140 ns ( 14.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.360 ns ( 85.24 % ) " "Info: Total interconnect delay = 12.360 ns ( 85.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { P01[0] CPU_Core:inst|MCU80512:inst3|IROMD[0]~823 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { P01[0] {} P01[0]~out0 {} CPU_Core:inst|MCU80512:inst3|IROMD[0]~823 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] {} } { 0.000ns 0.000ns 8.323ns 2.113ns 1.924ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1987 50 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns - " "Info: - Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.397 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.711 ns) 2.397 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|BIT_POSN\[0\] 2 REG LC_X6_Y14_N7 9 " "Info: 2: + IC(1.686 ns) + CELL(0.711 ns) = 2.397 ns; Loc. = LC_X6_Y14_N7; Fanout = 9; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|BIT_POSN\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1987 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.66 % ) " "Info: Total cell delay = 0.711 ns ( 29.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.686 ns ( 70.34 % ) " "Info: Total interconnect delay = 1.686 ns ( 70.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] {} } { 0.000ns 1.686ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { P01[0] CPU_Core:inst|MCU80512:inst3|IROMD[0]~823 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { P01[0] {} P01[0]~out0 {} CPU_Core:inst|MCU80512:inst3|IROMD[0]~823 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] {} } { 0.000ns 0.000ns 8.323ns 2.113ns 1.924ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] {} } { 0.000ns 1.686ns } { 0.000ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK POE\[1\] CPU_Core:inst\|SCHKT:inst\|LOK\[1\] 12.630 ns register " "Info: tco from clock \"CLK\" to destination pin \"POE\[1\]\" through register \"CPU_Core:inst\|SCHKT:inst\|LOK\[1\]\" is 12.630 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 8.863 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 8.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] 2 REG LC_X26_Y10_N6 4 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N6; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.590 ns) 3.944 ns CPU_Core:inst\|SCHKT:inst\|CLKA~60 3 COMB LC_X27_Y10_N9 1 " "Info: 3: + IC(0.745 ns) + CELL(0.590 ns) = 3.944 ns; Loc. = LC_X27_Y10_N9; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 200 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 4.672 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X27_Y10_N4 5 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 4.672 ns; Loc. = LC_X27_Y10_N4; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.711 ns) 8.863 ns CPU_Core:inst\|SCHKT:inst\|LOK\[1\] 5 REG LC_X7_Y16_N4 6 " "Info: 5: + IC(3.480 ns) + CELL(0.711 ns) = 8.863 ns; Loc. = LC_X7_Y16_N4; Fanout = 6; REG Node = 'CPU_Core:inst\|SCHKT:inst\|LOK\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 28.52 % ) " "Info: Total cell delay = 2.528 ns ( 28.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.335 ns ( 71.48 % ) " "Info: Total interconnect delay = 6.335 ns ( 71.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|LOK[1] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.428 ns + Longest register pin " "Info: + Longest register to pin delay is 5.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|LOK\[1\] 1 REG LC_X7_Y16_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y16_N4; Fanout = 6; REG Node = 'CPU_Core:inst\|SCHKT:inst\|LOK\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|LOK[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.292 ns) 1.579 ns CPU_Core:inst\|SCHKT:inst\|FA\[1\]~4 2 COMB LC_X7_Y17_N1 1 " "Info: 2: + IC(1.287 ns) + CELL(0.292 ns) = 1.579 ns; Loc. = LC_X7_Y17_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|FA\[1\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CPU_Core:inst|SCHKT:inst|LOK[1] CPU_Core:inst|SCHKT:inst|FA[1]~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "C:/Documents and Settings/Administrator/桌面/music90/CPU_Core.vqm" 1928 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(2.108 ns) 5.428 ns POE\[1\] 3 PIN PIN_219 0 " "Info: 3: + IC(1.741 ns) + CELL(2.108 ns) = 5.428 ns; Loc. = PIN_219; Fanout = 0; PIN Node = 'POE\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.849 ns" { CPU_Core:inst|SCHKT:inst|FA[1]~4 POE[1] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 44.22 % ) " "Info: Total cell delay = 2.400 ns ( 44.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.028 ns ( 55.78 % ) " "Info: Total interconnect delay = 3.028 ns ( 55.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { CPU_Core:inst|SCHKT:inst|LOK[1] CPU_Core:inst|SCHKT:inst|FA[1]~4 POE[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { CPU_Core:inst|SCHKT:inst|LOK[1] {} CPU_Core:inst|SCHKT:inst|FA[1]~4 {} POE[1] {} } { 0.000ns 1.287ns 1.741ns } { 0.000ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|LOK[1] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { CPU_Core:inst|SCHKT:inst|LOK[1] CPU_Core:inst|SCHKT:inst|FA[1]~4 POE[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { CPU_Core:inst|SCHKT:inst|LOK[1] {} CPU_Core:inst|SCHKT:inst|FA[1]~4 {} POE[1] {} } { 0.000ns 1.287ns 1.741ns } { 0.000ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag altera_internal_jtag~TCKUTAP 3.342 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.589 ns) + CELL(0.711 ns) 5.300 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LC_X11_Y6_N2 2 " "Info: 2: + IC(4.589 ns) + CELL(0.711 ns) = 5.300 ns; Loc. = LC_X11_Y6_N2; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.42 % ) " "Info: Total cell delay = 0.711 ns ( 13.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 86.58 % ) " "Info: Total interconnect delay = 4.589 ns ( 86.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.589ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.973 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y10_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 12; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.115 ns) 1.973 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LC_X11_Y6_N2 2 " "Info: 2: + IC(1.858 ns) + CELL(0.115 ns) = 1.973 ns; Loc. = LC_X11_Y6_N2; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 5.83 % ) " "Info: Total cell delay = 0.115 ns ( 5.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.858 ns ( 94.17 % ) " "Info: Total interconnect delay = 1.858 ns ( 94.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.973 ns" { altera_internal_jtag {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 1.858ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.589ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.973 ns" { altera_internal_jtag {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 1.858ns } { 0.000ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLK POE\[3\] pll50:inst17\|altpll:altpll_component\|_clk0 2.769 ns clock " "Info: Minimum tco from clock \"CLK\" to destination pin \"POE\[3\]\" through clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 2.769 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.654 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 621 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 621; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(2.108 ns) 4.654 ns POE\[3\] 2 PIN PIN_223 0 " "Info: 2: + IC(2.546 ns) + CELL(2.108 ns) = 4.654 ns; Loc. = PIN_223; Fanout = 0; PIN Node = 'POE\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/music90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 45.29 % ) " "Info: Total cell delay = 2.108 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 54.71 % ) " "Info: Total interconnect delay = 2.546 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 19:16:08 2014 " "Info: Processing ended: Tue Mar 25 19:16:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
