Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/software/vivado2017.04/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2956274690574d249899dc96d5d33187 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TowerSketch_tb_behav xil_defaultlib.TowerSketch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 14 for port addra [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:416]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port dina [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:417]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port douta [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:418]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 14 for port addrb [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:422]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port dinb [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:423]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port doutb [F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v:424]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CRC32_D64
Compiling module xil_defaultlib.crc32_64bit_gen
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.ram_8_64k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.ram_16_32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.ram_32_16k
Compiling module xil_defaultlib.TowerSketch
Compiling module xil_defaultlib.TowerSketch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TowerSketch_tb_behav
