============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           May 22 2025  11:34:13 pm
  Module:                 USFFT64_2B
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2203 ps) Setup Check with Pin U_MPU_dir_reg[13]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     274                  
       Uncertainty:-     400                  
     Required Time:=    5996                  
      Launch Clock:-       0                  
         Data Path:-    3792                  
             Slack:=    2203                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[13]/C              -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[13]/Q              -       C->Q  R     SDFRQX2        4  49.7   239   358     358 
  U_MPU_mul_108_17/g20731/Q        -       A->Q  F     INX4          21 142.2   181   142     501 
  U_MPU_mul_108_17/g20663/Q        -       A->Q  R     NA2X1          2  15.8   194   140     641 
  U_MPU_mul_108_17/g20494/Q        -       A->Q  F     NA2X2          3  25.2   113    84     725 
  U_MPU_mul_108_17/g20903/Q        -       B->Q  R     NA2I1X2       15  90.7   408   256     980 
  U_MPU_mul_108_17/g20177/Q        -       B->Q  F     NO2I1X1        1   7.6   128    95    1075 
  U_MPU_mul_108_17/g20131/Q        -       AN->Q F     NA2I1X2        1  18.3    86   152    1227 
  U_MPU_mul_108_17/cdnfadd_022_1/S (p)     CI->S R     FAX4           1  18.3    81   415    1642 
  U_MPU_mul_108_17/cdnfadd_022_2/S (p)     CI->S R     FAX4           1  18.3    81   414    2056 
  U_MPU_mul_108_17/cdnfadd_022_3/S (p)     CI->S R     FAX4           1  19.5    86   415    2471 
  U_MPU_mul_108_17/cdnfadd_022_4/S (p)     B->S  R     FAX4           2  21.5    87   434    2906 
  U_MPU_mul_108_17/g20013/Q        -       A->Q  F     NA2X2          2  14.0    68    53    2958 
  U_MPU_mul_108_17/g19959/Q        -       A->Q  R     NA2X2          2  15.9   119    74    3032 
  U_MPU_mul_108_17/g20952/Q        -       C->Q  F     NA3I1X2        1   8.7    77    67    3099 
  U_MPU_mul_108_17/g19927/Q        -       A->Q  R     NA2X2          2  17.6   121    80    3179 
  U_MPU_mul_108_17/g19917/Q        -       A->Q  F     NA2X2          1   9.0    61    47    3226 
  U_MPU_mul_108_17/g19903/Q        -       A->Q  R     NA3X2          2  13.2   132    75    3301 
  U_MPU_mul_108_17/g19893/Q        -       A->Q  F     NA2X2          1   8.7    62    47    3347 
  U_MPU_mul_108_17/g19886/Q        -       A->Q  R     NA2X2          2  14.4   106    69    3417 
  U_MPU_mul_108_17/g19881/Q        -       A->Q  F     NA2X1          1   8.7    91    64    3480 
  U_MPU_mul_108_17/g19874/Q        -       A->Q  R     NA2X2          1   9.8    95    66    3547 
  U_MPU_mul_108_17/g19873/Q        -       S->Q  F     MU2IX1         1   6.4   150    80    3627 
  g61301/Q                         -       C->Q  F     AO22X2         1   6.0    79   165    3792 
  U_MPU_dir_reg[13]/D              -       -     F     SDFRQX2        1     -     -     0    3792 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 2: MET (2203 ps) Setup Check with Pin U_MPU_dii_reg[13]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     274                  
       Uncertainty:-     400                  
     Required Time:=    5996                  
      Launch Clock:-       0                  
         Data Path:-    3792                  
             Slack:=    2203                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[13]/C              -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[13]/Q              -       C->Q  R     SDFRQX2        4  49.7   239   358     358 
  U_MPU_mul_110_17/g20731/Q        -       A->Q  F     INX4          21 142.2   181   142     501 
  U_MPU_mul_110_17/g20663/Q        -       A->Q  R     NA2X1          2  15.8   194   140     641 
  U_MPU_mul_110_17/g20494/Q        -       A->Q  F     NA2X2          3  25.2   113    84     725 
  U_MPU_mul_110_17/g20903/Q        -       B->Q  R     NA2I1X2       15  90.7   408   256     980 
  U_MPU_mul_110_17/g20177/Q        -       B->Q  F     NO2I1X1        1   7.6   128    95    1075 
  U_MPU_mul_110_17/g20131/Q        -       AN->Q F     NA2I1X2        1  18.3    86   152    1227 
  U_MPU_mul_110_17/cdnfadd_022_1/S (p)     CI->S R     FAX4           1  18.3    81   415    1642 
  U_MPU_mul_110_17/cdnfadd_022_2/S (p)     CI->S R     FAX4           1  18.3    81   414    2056 
  U_MPU_mul_110_17/cdnfadd_022_3/S (p)     CI->S R     FAX4           1  19.5    86   415    2471 
  U_MPU_mul_110_17/cdnfadd_022_4/S (p)     B->S  R     FAX4           2  21.5    87   434    2906 
  U_MPU_mul_110_17/g20013/Q        -       A->Q  F     NA2X2          2  14.0    68    53    2958 
  U_MPU_mul_110_17/g19959/Q        -       A->Q  R     NA2X2          2  15.9   119    74    3032 
  U_MPU_mul_110_17/g20952/Q        -       C->Q  F     NA3I1X2        1   8.7    77    67    3099 
  U_MPU_mul_110_17/g19927/Q        -       A->Q  R     NA2X2          2  17.6   121    80    3179 
  U_MPU_mul_110_17/g19917/Q        -       A->Q  F     NA2X2          1   9.0    61    47    3226 
  U_MPU_mul_110_17/g19903/Q        -       A->Q  R     NA3X2          2  13.2   132    75    3301 
  U_MPU_mul_110_17/g19893/Q        -       A->Q  F     NA2X2          1   8.7    62    47    3347 
  U_MPU_mul_110_17/g19886/Q        -       A->Q  R     NA2X2          2  14.4   106    69    3417 
  U_MPU_mul_110_17/g19881/Q        -       A->Q  F     NA2X1          1   8.7    91    64    3480 
  U_MPU_mul_110_17/g19874/Q        -       A->Q  R     NA2X2          1   9.8    95    66    3547 
  U_MPU_mul_110_17/g19873/Q        -       S->Q  F     MU2IX1         1   6.4   150    80    3627 
  g61297/Q                         -       C->Q  F     AO22X2         1   6.0    79   165    3792 
  U_MPU_dii_reg[13]/D              -       -     F     SDFRQX2        1     -     -     0    3792 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 3: MET (2204 ps) Setup Check with Pin U_MPU_drr_reg[17]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     274                  
       Uncertainty:-     400                  
     Required Time:=    5996                  
      Launch Clock:-       0                  
         Data Path:-    3792                  
             Slack:=    2204                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_107_19/g20831/Q        -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_107_19/g20821/Q        -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_107_19/g20627/Q        -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_107_19/g20609/Q        -       A->Q  R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_107_19/g20346/Q        -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_107_19/g20321/Q        -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_107_19/g20202/Q        -       A->Q  F     OA22X1         2  26.6   177   259    1326 
  U_MPU_mul_107_19/g20147/Q        -       A->Q  R     INX1           1  18.3   124   104    1430 
  U_MPU_mul_107_19/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.3    82   424    1854 
  U_MPU_mul_107_19/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  19.5    83   416    2270 
  U_MPU_mul_107_19/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.1    67   421    2691 
  U_MPU_mul_107_19/g20034/Q        -       A->Q  R     AND2X1         2  14.1   147   142    2834 
  U_MPU_mul_107_19/g20010/Q        -       B->Q  F     NA2X1          1   6.3    95    57    2890 
  U_MPU_mul_107_19/g19999/Q        -       A->Q  R     NA2X1          1   6.2   107    76    2967 
  U_MPU_mul_107_19/g19969/Q        -       A->Q  F     NO2X1          2  13.3    95    70    3036 
  U_MPU_mul_107_19/g19937/Q        -       A->Q  R     NO2X1          1   6.2   132    87    3124 
  U_MPU_mul_107_19/g19930/Q        -       A->Q  F     NO2X1          2  11.5    87    68    3191 
  U_MPU_mul_107_19/g19919/Q        -       A->Q  R     NO2X1          1   8.8   155   100    3291 
  U_MPU_mul_107_19/g19915/Q        -       A->Q  F     NO2X2          1  11.4    70    48    3339 
  U_MPU_mul_107_19/g19888/Q        -       B->Q  R     NA2X2          2  16.5   114    88    3427 
  U_MPU_mul_107_19/g19882/Q        -       A->Q  F     NA2X2          1   8.7    64    46    3473 
  U_MPU_mul_107_19/g19879/Q        -       A->Q  R     NA2X2          2  15.2   118    71    3545 
  U_MPU_mul_107_19/g19872/Q        -       S->Q  F     MU2IX1         1   6.4   150    82    3627 
  g61294/Q                         -       C->Q  F     AO22X2         1   6.0    79   165    3792 
  U_MPU_drr_reg[17]/D              -       -     F     SDFRQX2        1     -     -     0    3792 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 4: MET (2204 ps) Setup Check with Pin U_MPU_drr_reg[13]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[9]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3788                  
             Slack:=    2204                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[9]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[9]/Q                -       C->Q  R     SDFRQX4       40 262.7   524   502     502 
  U_MPU_mul_107_19/g20800/Q         -       A->Q  F     INX2           4  26.4   147    98     600 
  U_MPU_mul_107_19/g20978/Q         -       A->Q  F     AO22X4         2  15.8    66   217     817 
  U_MPU_mul_107_19/g20346/Q         -       B->Q  F     AND2X4         5  30.1    56   124     941 
  U_MPU_mul_107_19/g20321/Q         -       A->Q  R     INX2          13  68.5   178   112    1053 
  U_MPU_mul_107_19/g20231/Q         -       A->Q  F     ON22X1         1  19.5   192   135    1188 
  U_MPU_mul_107_19/cdnfadd_019_0/CO (p)     B->CO F     FAX4           1  18.3    85   293    1481 
  U_MPU_mul_107_19/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   417    1898 
  U_MPU_mul_107_19/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2345 
  U_MPU_mul_107_19/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2776 
  U_MPU_mul_107_19/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2910 
  U_MPU_mul_107_19/g19928/Q         -       B->Q  F     NA2X2          1   8.7    60    48    2958 
  U_MPU_mul_107_19/g19918/Q         -       A->Q  R     NA2X2          1  17.2   116    75    3032 
  U_MPU_mul_107_19/g19914/Q         -       B->Q  F     NA2X4          1  17.2    57    47    3080 
  U_MPU_mul_107_19/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3157 
  U_MPU_mul_107_19/g19909/Q         -       A->Q  F     NA2X2          1  11.1    66    50    3207 
  U_MPU_mul_107_19/g19903/Q         -       B->Q  R     NA3X2          2  13.2   132    90    3298 
  U_MPU_mul_107_19/g19893/Q         -       A->Q  F     NA2X2          1   8.7    62    47    3344 
  U_MPU_mul_107_19/g19886/Q         -       A->Q  R     NA2X2          2  14.4   113    69    3414 
  U_MPU_mul_107_19/g19881/Q         -       A->Q  F     NA2X1          1   6.3    79    56    3469 
  U_MPU_mul_107_19/g19874/Q         -       A->Q  R     NA2X1          1   9.8   131    88    3557 
  U_MPU_mul_107_19/g19873/Q         -       S->Q  F     MU2IX1         1   6.3   150    83    3640 
  g7566/Q                           -       A->Q  R     NA2X1          1   7.0   124    92    3732 
  g7287/Q                           -       B->Q  F     NA2X1          1   6.0   103    55    3788 
  U_MPU_drr_reg[13]/D               -       -     F     SDFRQX2        1     -     -     0    3788 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 5: MET (2206 ps) Setup Check with Pin U_MPU_dri_reg[13]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     274                  
       Uncertainty:-     400                  
     Required Time:=    5996                  
      Launch Clock:-       0                  
         Data Path:-    3790                  
             Slack:=    2206                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_109_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_109_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    59    48    2950 
  U_MPU_mul_109_17/g19918/Q         -       A->Q  R     NA2X2          1  11.4    94    62    3012 
  U_MPU_mul_109_17/g19914/Q         -       B->Q  F     NA2X2          1  17.2    75    61    3074 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   103    82    3156 
  U_MPU_mul_109_17/g19909/Q         -       A->Q  F     NA2X2          1  11.1    71    50    3206 
  U_MPU_mul_109_17/g19903/Q         -       B->Q  R     NA3X2          2  13.2   132    92    3298 
  U_MPU_mul_109_17/g19893/Q         -       A->Q  F     NA2X2          1   8.7    62    47    3344 
  U_MPU_mul_109_17/g19886/Q         -       A->Q  R     NA2X2          2  14.4   113    69    3414 
  U_MPU_mul_109_17/g19881/Q         -       A->Q  F     NA2X1          1   8.7    91    64    3478 
  U_MPU_mul_109_17/g19874/Q         -       A->Q  R     NA2X2          1   9.8    95    66    3544 
  U_MPU_mul_109_17/g19873/Q         -       S->Q  F     MU2IX1         1   6.4   150    80    3625 
  g61291/Q                          -       C->Q  F     AO22X2         1   6.0    79   165    3790 
  U_MPU_dri_reg[13]/D               -       -     F     SDFRQX2        1     -     -     0    3790 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 6: MET (2206 ps) Setup Check with Pin U_MPU_dri_reg[15]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3785                  
             Slack:=    2206                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_109_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_109_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    59    48    2950 
  U_MPU_mul_109_17/g19918/Q         -       A->Q  R     NA2X2          1  11.4    94    62    3012 
  U_MPU_mul_109_17/g19914/Q         -       B->Q  F     NA2X2          1  17.2    75    61    3074 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   103    82    3156 
  U_MPU_mul_109_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    84    60    3216 
  U_MPU_mul_109_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3291 
  U_MPU_mul_109_17/g20951/Q         -       C->Q  F     NA3I2X1        1   6.3    97    78    3369 
  U_MPU_mul_109_17/g19884/Q         -       A->Q  R     NA2X1          1   9.6   128    92    3460 
  U_MPU_mul_109_17/g20891/Q         -       A->Q  F     EO2X1          1   6.3   101   188    3649 
  g7555/Q                           -       A->Q  R     NA2X1          1   7.0   124    82    3730 
  g7299/Q                           -       B->Q  F     NA2X1          1   6.0   103    55    3785 
  U_MPU_dri_reg[15]/D               -       -     F     SDFRQX2        1     -     -     0    3785 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 7: MET (2206 ps) Setup Check with Pin U_MPU_drr_reg[6]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3775                  
             Slack:=    2206                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[5]/C               -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[5]/Q               -       C->Q   R     SDFRQX4       28 176.1   362   415     415 
  U_MPU_mul_107_19/g20948/Q        -       S->Q   R     MU2X2          9  57.9   261   366     781 
  U_MPU_mul_107_19/g20524/Q        -       A->Q   F     INX1           8  46.8   228   178     959 
  U_MPU_mul_107_19/g20185/Q        -       D->Q   R     ON22X1         1  18.3   348   238    1198 
  U_MPU_mul_107_19/cdnfadd_008_0/S (p)     CI->S  R     FAX4           1  19.5    84   483    1680 
  U_MPU_mul_107_19/cdnfadd_008_2/S (p)     B->S   R     FAX4           2  13.2    72   425    2105 
  U_MPU_mul_107_19/g20870/Q        -       A->Q   R     OR2X2          2  24.2   122   128    2233 
  U_MPU_mul_107_19/g20079/Q        -       A->Q   F     NA2X2          2  20.5    88    68    2302 
  U_MPU_mul_107_19/g20074/Q        -       B->Q   R     NA3X2          1   8.7   114    86    2388 
  U_MPU_mul_107_19/g20072/Q        -       A->Q   F     NA2X2          1  11.4    65    51    2439 
  U_MPU_mul_107_19/g20069/Q        -       B->Q   R     NA2X2          1   6.2    74    65    2504 
  U_MPU_mul_107_19/g20062/Q        -       C->Q   F     ON21X1         1   9.0   100    78    2582 
  U_MPU_mul_107_19/g20045/Q        -       A->Q   R     NA3X2          1  11.7   126    81    2663 
  U_MPU_mul_107_19/g20887/Q        -       C->Q   F     NA3I1X2        1  14.4    94    77    2741 
  U_MPU_mul_107_19/g20004/Q        -       A->Q   R     NA2X4          3  20.2    90    68    2808 
  U_MPU_mul_107_19/g19968/Q        -       A->Q   R     AND2X4         2  20.6    68   103    2912 
  U_MPU_mul_107_19/g19936/Q        -       B->Q   F     NA2X4          1  17.2    52    44    2955 
  U_MPU_mul_107_19/g19922/Q        -       B->Q   R     NA2X4          3  20.1    89    69    3024 
  U_MPU_mul_107_19/g19913/Q        -       A->Q   F     NA2X2          1   8.7    57    44    3068 
  U_MPU_mul_107_19/g19911/Q        -       A->Q   R     NA2X2          2  13.2   102    65    3133 
  U_MPU_mul_107_19/g19908/Q        -       A->Q   F     NA2X2          1   8.7    57    46    3179 
  U_MPU_mul_107_19/g19900/Q        -       A->Q   R     NA2X2          2  10.8    93    60    3239 
  U_MPU_mul_107_19/g19894/Q        -       A->Q   F     NA2X1          1   6.3    70    54    3293 
  U_MPU_mul_107_19/g19887/Q        -       A->Q   R     NA2X1          1   9.5   127    84    3377 
  U_MPU_mul_107_19/g20874/Q        -       A->Q   F     EN2X1          1   5.3    98   159    3536 
  g7320/Q                          -       IN0->Q F     MU2X0          1   6.0   159   239    3775 
  U_MPU_drr_reg[6]/D               -       -      F     SDFRQX2        1     -     -     0    3775 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 8: MET (2207 ps) Setup Check with Pin U_MPU_drr_reg[9]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3774                  
             Slack:=    2207                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_107_19/g20831/Q        -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_107_19/g20821/Q        -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_107_19/g20627/Q        -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_107_19/g20609/Q        -       A->Q   R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_107_19/g20346/Q        -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_107_19/g20321/Q        -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_107_19/g20192/Q        -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_107_19/cdnfadd_014_1/S (p)     B->S   R     FAX4           1  20.2    85   500    1748 
  U_MPU_mul_107_19/cdnfadd_014_4/S (p)     A->S   R     FAX4           1  19.5    83   448    2196 
  U_MPU_mul_107_19/cdnfadd_014_5/S (p)     B->S   F     FAX4           2  13.2    92   367    2563 
  U_MPU_mul_107_19/g20016/Q        -       A->Q   R     NO2X1          3  18.7   249   155    2718 
  U_MPU_mul_107_19/g19980/Q        -       B->Q   F     NO2X2          1  11.0    85    69    2787 
  U_MPU_mul_107_19/g19968/Q        -       B->Q   F     AND2X4         2  20.6    47   121    2908 
  U_MPU_mul_107_19/g19936/Q        -       B->Q   R     NA2X4          1  17.2    83    64    2972 
  U_MPU_mul_107_19/g19922/Q        -       B->Q   F     NA2X4          3  20.1    64    48    3020 
  U_MPU_mul_107_19/g19916/Q        -       A->Q   R     NA2X2          1  14.4   105    70    3090 
  U_MPU_mul_107_19/g19910/Q        -       A->Q   F     NA2X4          4  27.1    69    54    3144 
  U_MPU_mul_107_19/g19907/Q        -       A->Q   R     NA2X2          2  11.6   103    65    3209 
  U_MPU_mul_107_19/g20878/Q        -       B->Q   F     NA2I1X1        1   6.3    75    57    3266 
  U_MPU_mul_107_19/g19897/Q        -       A->Q   R     NA2X1          1   9.6   128    86    3352 
  U_MPU_mul_107_19/g20882/Q        -       A->Q   F     EO2X1          1   5.3    91   184    3536 
  g7323/Q                          -       IN0->Q F     MU2X0          1   6.0   159   238    3774 
  U_MPU_drr_reg[9]/D               -       -      F     SDFRQX2        1     -     -     0    3774 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 9: MET (2210 ps) Setup Check with Pin U_MPU_dri_reg[17]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3781                  
             Slack:=    2210                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_109_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_109_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    59    48    2950 
  U_MPU_mul_109_17/g19918/Q         -       A->Q  R     NA2X2          1  11.4    94    62    3012 
  U_MPU_mul_109_17/g19914/Q         -       B->Q  F     NA2X2          1  17.2    75    61    3074 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   103    82    3156 
  U_MPU_mul_109_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    84    60    3216 
  U_MPU_mul_109_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3291 
  U_MPU_mul_109_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3353 
  U_MPU_mul_109_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3435 
  U_MPU_mul_109_17/g19882/Q         -       A->Q  F     NA2X2          1   8.7    64    46    3481 
  U_MPU_mul_109_17/g19879/Q         -       A->Q  R     NA2X2          2  15.2   118    71    3552 
  U_MPU_mul_109_17/g19872/Q         -       S->Q  F     MU2IX1         1   6.3   149    82    3634 
  g7543/Q                           -       A->Q  R     NA2X1          1   7.0   124    92    3726 
  g7284/Q                           -       B->Q  F     NA2X1          1   6.0   103    55    3781 
  U_MPU_dri_reg[17]/D               -       -     F     SDFRQX2        1     -     -     0    3781 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 10: MET (2211 ps) Setup Check with Pin U_MPU_dir_reg[6]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3770                  
             Slack:=    2211                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_108_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_108_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_108_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_108_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_108_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_108_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_108_17/g20196/Q         -       A->Q   R     ON22X1         1  20.2   365   184    1252 
  U_MPU_mul_108_17/cdnfadd_015_1/S  (p)     A->S   R     FAX4           1  19.5    84   498    1750 
  U_MPU_mul_108_17/cdnfadd_015_3/CO (p)     B->CO  R     FAX4           1  18.3    77   176    1927 
  U_MPU_mul_108_17/cdnfadd_016_4/S  (p)     CI->S  R     FAX4           1  19.5    83   414    2341 
  U_MPU_mul_108_17/cdnfadd_016_5/S  (p)     B->S   R     FAX4           2  15.8    77   428    2769 
  U_MPU_mul_108_17/g20000/Q         -       A->Q   F     NA2X2          2  12.8    64    49    2818 
  U_MPU_mul_108_17/g20940/Q         -       AN->Q  F     NO2I1X2        1  14.4    71   140    2958 
  U_MPU_mul_108_17/g19922/Q         -       A->Q   R     NA2X4          3  20.1    89    62    3020 
  U_MPU_mul_108_17/g19913/Q         -       A->Q   F     NA2X2          1   8.7    57    44    3064 
  U_MPU_mul_108_17/g19911/Q         -       A->Q   R     NA2X2          2  13.2   102    65    3129 
  U_MPU_mul_108_17/g19908/Q         -       A->Q   F     NA2X2          1   8.7    57    46    3175 
  U_MPU_mul_108_17/g19900/Q         -       A->Q   R     NA2X2          2  10.8    93    60    3235 
  U_MPU_mul_108_17/g19894/Q         -       A->Q   F     NA2X1          1   6.3    68    54    3289 
  U_MPU_mul_108_17/g19887/Q         -       A->Q   R     NA2X1          1   9.5   127    84    3372 
  U_MPU_mul_108_17/g20874/Q         -       A->Q   F     EN2X1          1   5.3    98   159    3531 
  g7277/Q                           -       IN0->Q F     MU2X0          1   6.0   159   239    3770 
  U_MPU_dir_reg[6]/D                -       -      F     SDFRQX2        1     -     -     0    3770 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 11: MET (2211 ps) Setup Check with Pin U_MPU_dri_reg[18]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     274                  
       Uncertainty:-     400                  
     Required Time:=    5996                  
      Launch Clock:-       0                  
         Data Path:-    3784                  
             Slack:=    2211                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_109_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_109_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    59    48    2950 
  U_MPU_mul_109_17/g19918/Q         -       A->Q  R     NA2X2          1  11.4    94    62    3012 
  U_MPU_mul_109_17/g19914/Q         -       B->Q  F     NA2X2          1  17.2    75    61    3074 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   103    82    3156 
  U_MPU_mul_109_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    84    60    3216 
  U_MPU_mul_109_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3291 
  U_MPU_mul_109_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3353 
  U_MPU_mul_109_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3435 
  U_MPU_mul_109_17/g19882/Q         -       A->Q  F     NA2X2          1   8.7    64    46    3481 
  U_MPU_mul_109_17/g19879/Q         -       A->Q  R     NA2X2          2  15.2   118    71    3552 
  U_MPU_mul_109_17/g19871/Q         -       A->Q  F     AN21X1         1   6.4    97    80    3632 
  g61295/Q                          -       C->Q  F     AO22X2         1   6.0    79   152    3784 
  U_MPU_dri_reg[18]/D               -       -     F     SDFRQX2        1     -     -     0    3784 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 12: MET (2212 ps) Setup Check with Pin U_MPU_dir_reg[15]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3780                  
             Slack:=    2212                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_108_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_108_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_108_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_108_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_108_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_108_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_108_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_108_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_108_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    60    48    2950 
  U_MPU_mul_108_17/g19918/Q         -       A->Q  R     NA2X2          1  17.2   116    75    3025 
  U_MPU_mul_108_17/g19914/Q         -       B->Q  F     NA2X4          1  17.2    58    47    3072 
  U_MPU_mul_108_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_108_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_108_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_108_17/g20951/Q         -       C->Q  F     NA3I2X1        1   6.3    97    78    3363 
  U_MPU_mul_108_17/g19884/Q         -       A->Q  R     NA2X1          1   9.6   128    92    3455 
  U_MPU_mul_108_17/g20891/Q         -       A->Q  F     EO2X1          1   6.3   101   188    3643 
  g7560/Q                           -       A->Q  R     NA2X1          1   7.0   124    82    3724 
  g7466/Q                           -       B->Q  F     NA2X1          1   6.0   103    55    3780 
  U_MPU_dir_reg[15]/D               -       -     F     SDFRQX2        1     -     -     0    3780 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 13: MET (2212 ps) Setup Check with Pin U_MPU_dii_reg[15]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3780                  
             Slack:=    2212                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_110_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_110_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_110_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_110_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_110_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_110_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_110_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_110_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_110_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_110_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_110_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_110_17/g19960/Q         -       A->Q  F     NA2X4          3  26.2    65    50    2820 
  U_MPU_mul_110_17/g19929/Q         -       C->Q  R     NA3X2          1   7.6   110    88    2908 
  U_MPU_mul_110_17/g19920/Q         -       AN->Q R     NA2I1X2        1  14.4   108   119    3027 
  U_MPU_mul_110_17/g19914/Q         -       A->Q  F     NA2X4          1  17.2    58    46    3072 
  U_MPU_mul_110_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_110_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_110_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_110_17/g20951/Q         -       C->Q  F     NA3I2X1        1   6.3    97    78    3363 
  U_MPU_mul_110_17/g19884/Q         -       A->Q  R     NA2X1          1   9.6   128    92    3455 
  U_MPU_mul_110_17/g20891/Q         -       A->Q  F     EO2X1          1   6.3   101   188    3643 
  g7572/Q                           -       A->Q  R     NA2X1          1   7.0   124    82    3724 
  g7443/Q                           -       B->Q  F     NA2X1          1   6.0   103    55    3780 
  U_MPU_dii_reg[15]/D               -       -     F     SDFRQX2        1     -     -     0    3780 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 14: MET (2213 ps) Setup Check with Pin U_MPU_dii_reg[6]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[11]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3768                  
             Slack:=    2213                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[11]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[11]/Q              -       C->Q   R     SDFRQX2        8  86.3   378   438     438 
  U_MPU_mul_110_17/g20774/Q        -       A->Q   F     INX4          23 136.4   202   165     603 
  U_MPU_mul_110_17/g20968/Q        -       A->Q   F     AO22X2         2  16.2    78   229     832 
  U_MPU_mul_110_17/g20385/Q        -       B->Q   R     NO2X1          5  22.5   288   186    1018 
  U_MPU_mul_110_17/g20175/Q        -       A->Q   R     AO22X2         1  18.3   113   234    1252 
  U_MPU_mul_110_17/cdnfadd_012_1/S (p)     CI->S  R     FAX4           1  20.2    85   423    1675 
  U_MPU_mul_110_17/cdnfadd_012_3/S (p)     A->S   R     FAX4           1  18.3    81   446    2122 
  U_MPU_mul_110_17/cdnfadd_012_4/S (p)     CI->S  R     FAX4           2  10.8    68   406    2528 
  U_MPU_mul_110_17/g20056/Q        -       A->Q   F     NA2X1          1  11.9    92    68    2595 
  U_MPU_mul_110_17/g20031/Q        -       B->Q   R     NO2X2          1   8.8    99    85    2680 
  U_MPU_mul_110_17/g20023/Q        -       A->Q   F     NO2X2          1  17.2    66    55    2736 
  U_MPU_mul_110_17/g20004/Q        -       B->Q   R     NA2X4          3  20.2    90    73    2808 
  U_MPU_mul_110_17/g19968/Q        -       A->Q   R     AND2X4         2  20.6    68   103    2911 
  U_MPU_mul_110_17/g19936/Q        -       B->Q   F     NA2X4          1  17.2    52    44    2955 
  U_MPU_mul_110_17/g19922/Q        -       B->Q   R     NA2X4          3  20.1    89    69    3024 
  U_MPU_mul_110_17/g19913/Q        -       A->Q   F     NA2X2          1   8.7    57    44    3068 
  U_MPU_mul_110_17/g19911/Q        -       A->Q   R     NA2X2          2  10.8    93    60    3128 
  U_MPU_mul_110_17/g19908/Q        -       A->Q   F     NA2X1          1   8.7    78    62    3190 
  U_MPU_mul_110_17/g19900/Q        -       A->Q   R     NA2X2          2  10.8    93    66    3255 
  U_MPU_mul_110_17/g19894/Q        -       A->Q   F     NA2X1          1   8.7    78    62    3317 
  U_MPU_mul_110_17/g19887/Q        -       A->Q   R     NA2X2          1   9.5    90    63    3380 
  U_MPU_mul_110_17/g20874/Q        -       A->Q   F     EN2X1          1   5.3    98   149    3529 
  g7454/Q                          -       IN0->Q F     MU2X0          1   6.0   159   239    3768 
  U_MPU_dii_reg[6]/D               -       -      F     SDFRQX2        1     -     -     0    3768 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 15: MET (2215 ps) Setup Check with Pin U_MPU_dir_reg[12]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     326                  
       Uncertainty:-     400                  
     Required Time:=    5944                  
      Launch Clock:-       0                  
         Data Path:-    3730                  
             Slack:=    2215                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[13]/Q              -       C->Q   R     SDFRQX2        4  49.7   239   358     358 
  U_MPU_mul_108_17/g20731/Q        -       A->Q   F     INX4          21 142.2   181   142     501 
  U_MPU_mul_108_17/g20663/Q        -       A->Q   R     NA2X1          2  15.8   194   140     641 
  U_MPU_mul_108_17/g20494/Q        -       A->Q   F     NA2X2          3  25.2   113    84     725 
  U_MPU_mul_108_17/g20903/Q        -       B->Q   R     NA2I1X2       15  90.7   408   256     980 
  U_MPU_mul_108_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.6   128    95    1075 
  U_MPU_mul_108_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.3    86   152    1227 
  U_MPU_mul_108_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.3    81   415    1642 
  U_MPU_mul_108_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.3    81   414    2056 
  U_MPU_mul_108_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  19.5    86   415    2471 
  U_MPU_mul_108_17/cdnfadd_022_4/S (p)     B->S   R     FAX4           2  21.5    87   434    2906 
  U_MPU_mul_108_17/g20013/Q        -       A->Q   F     NA2X2          2  14.0    68    53    2958 
  U_MPU_mul_108_17/g19959/Q        -       A->Q   R     NA2X2          2  15.9   119    74    3032 
  U_MPU_mul_108_17/g20952/Q        -       C->Q   F     NA3I1X2        1   8.7    77    67    3099 
  U_MPU_mul_108_17/g19927/Q        -       A->Q   R     NA2X2          2  17.6   121    80    3179 
  U_MPU_mul_108_17/g19917/Q        -       A->Q   F     NA2X2          1   9.0    61    47    3226 
  U_MPU_mul_108_17/g19903/Q        -       A->Q   R     NA3X2          2  13.2   132    75    3301 
  U_MPU_mul_108_17/g19893/Q        -       A->Q   F     NA2X2          1   8.7    62    47    3347 
  U_MPU_mul_108_17/g19886/Q        -       A->Q   R     NA2X2          2  14.4   106    69    3417 
  U_MPU_mul_108_17/g19877/Q        -       S->Q   F     MU2IX1         1   5.3    99    78    3494 
  g7326/Q                          -       IN0->Q F     MU2X0          1   5.6   155   235    3730 
  U_MPU_dir_reg[12]/D              -       -      F     SDFRQX0        1     -     -     0    3730 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 16: MET (2215 ps) Setup Check with Pin U_MPU_dii_reg[12]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     326                  
       Uncertainty:-     400                  
     Required Time:=    5944                  
      Launch Clock:-       0                  
         Data Path:-    3730                  
             Slack:=    2215                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[13]/Q              -       C->Q   R     SDFRQX2        4  49.7   239   358     358 
  U_MPU_mul_110_17/g20731/Q        -       A->Q   F     INX4          21 142.2   181   142     501 
  U_MPU_mul_110_17/g20663/Q        -       A->Q   R     NA2X1          2  15.8   194   140     641 
  U_MPU_mul_110_17/g20494/Q        -       A->Q   F     NA2X2          3  25.2   113    84     725 
  U_MPU_mul_110_17/g20903/Q        -       B->Q   R     NA2I1X2       15  90.7   408   256     980 
  U_MPU_mul_110_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.6   128    95    1075 
  U_MPU_mul_110_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.3    86   152    1227 
  U_MPU_mul_110_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.3    81   415    1642 
  U_MPU_mul_110_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.3    81   414    2056 
  U_MPU_mul_110_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  19.5    86   415    2471 
  U_MPU_mul_110_17/cdnfadd_022_4/S (p)     B->S   R     FAX4           2  21.5    87   434    2906 
  U_MPU_mul_110_17/g20013/Q        -       A->Q   F     NA2X2          2  14.0    68    53    2958 
  U_MPU_mul_110_17/g19959/Q        -       A->Q   R     NA2X2          2  15.9   119    74    3032 
  U_MPU_mul_110_17/g20952/Q        -       C->Q   F     NA3I1X2        1   8.7    77    67    3099 
  U_MPU_mul_110_17/g19927/Q        -       A->Q   R     NA2X2          2  17.6   121    80    3179 
  U_MPU_mul_110_17/g19917/Q        -       A->Q   F     NA2X2          1   9.0    61    47    3226 
  U_MPU_mul_110_17/g19903/Q        -       A->Q   R     NA3X2          2  13.2   132    75    3301 
  U_MPU_mul_110_17/g19893/Q        -       A->Q   F     NA2X2          1   8.7    62    47    3347 
  U_MPU_mul_110_17/g19886/Q        -       A->Q   R     NA2X2          2  14.4   106    69    3417 
  U_MPU_mul_110_17/g19877/Q        -       S->Q   F     MU2IX1         1   5.3    99    78    3494 
  g7440/Q                          -       IN0->Q F     MU2X0          1   5.6   155   235    3730 
  U_MPU_dii_reg[12]/D              -       -      F     SDFRQX0        1     -     -     0    3730 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 17: MET (2215 ps) Setup Check with Pin U_MPU_dri_reg[9]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3766                  
             Slack:=    2215                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  18.9    99   374    2712 
  U_MPU_mul_109_17/g2/Q             -       A->Q   F     OR2X2          3  25.6    85   158    2870 
  U_MPU_mul_109_17/g19928/Q         -       B->Q   R     NA2X2          1   8.7    85    75    2946 
  U_MPU_mul_109_17/g19918/Q         -       A->Q   F     NA2X2          1  11.4    61    48    2994 
  U_MPU_mul_109_17/g19914/Q         -       B->Q   R     NA2X2          1  17.2   116    87    3081 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   F     NA2X4          4  27.1    69    56    3137 
  U_MPU_mul_109_17/g19907/Q         -       A->Q   R     NA2X2          2  11.6    96    65    3201 
  U_MPU_mul_109_17/g20878/Q         -       B->Q   F     NA2I1X1        1   6.3    75    56    3258 
  U_MPU_mul_109_17/g19897/Q         -       A->Q   R     NA2X1          1   9.6   128    86    3344 
  U_MPU_mul_109_17/g20882/Q         -       A->Q   F     EO2X1          1   5.3    91   184    3528 
  g7315/Q                           -       IN0->Q F     MU2X0          1   6.0   159   238    3766 
  U_MPU_dri_reg[9]/D                -       -      F     SDFRQX2        1     -     -     0    3766 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 18: MET (2216 ps) Setup Check with Pin U_MPU_dir_reg[17]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3776                  
             Slack:=    2216                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_108_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_108_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_108_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_108_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_108_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_108_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_108_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_108_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_108_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    60    48    2950 
  U_MPU_mul_108_17/g19918/Q         -       A->Q  R     NA2X2          1  17.2   116    75    3025 
  U_MPU_mul_108_17/g19914/Q         -       B->Q  F     NA2X4          1  17.2    58    47    3072 
  U_MPU_mul_108_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_108_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_108_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_108_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3347 
  U_MPU_mul_108_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3429 
  U_MPU_mul_108_17/g19882/Q         -       A->Q  F     NA2X2          1   8.7    64    46    3475 
  U_MPU_mul_108_17/g19879/Q         -       A->Q  R     NA2X2          2  15.2   118    71    3546 
  U_MPU_mul_108_17/g19872/Q         -       S->Q  F     MU2IX1         1   6.3   149    82    3628 
  g7586/Q                           -       A->Q  R     NA2X1          1   7.0   124    92    3720 
  g7468/Q                           -       B->Q  F     NA2X1          1   6.0   103    55    3776 
  U_MPU_dir_reg[17]/D               -       -     F     SDFRQX2        1     -     -     0    3776 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 19: MET (2216 ps) Setup Check with Pin U_MPU_dii_reg[17]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3776                  
             Slack:=    2216                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_110_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_110_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_110_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_110_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_110_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_110_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_110_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_110_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_110_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_110_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_110_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_110_17/g19960/Q         -       A->Q  F     NA2X4          3  26.2    65    50    2820 
  U_MPU_mul_110_17/g19929/Q         -       C->Q  R     NA3X2          1   7.6   110    88    2908 
  U_MPU_mul_110_17/g19920/Q         -       AN->Q R     NA2I1X2        1  14.4   108   119    3027 
  U_MPU_mul_110_17/g19914/Q         -       A->Q  F     NA2X4          1  17.2    58    46    3072 
  U_MPU_mul_110_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_110_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_110_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_110_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3347 
  U_MPU_mul_110_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3429 
  U_MPU_mul_110_17/g19882/Q         -       A->Q  F     NA2X2          1   8.7    64    46    3475 
  U_MPU_mul_110_17/g19879/Q         -       A->Q  R     NA2X2          2  15.2   118    71    3546 
  U_MPU_mul_110_17/g19872/Q         -       S->Q  F     MU2IX1         1   6.3   149    82    3628 
  g7587/Q                           -       A->Q  R     NA2X1          1   7.0   124    92    3720 
  g7279/Q                           -       B->Q  F     NA2X1          1   6.0   103    55    3776 
  U_MPU_dii_reg[17]/D               -       -     F     SDFRQX2        1     -     -     0    3776 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 20: MET (2216 ps) Setup Check with Pin U_MPU_dri_reg[6]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3765                  
             Slack:=    2216                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20196/Q         -       A->Q   R     ON22X1         1  20.2   365   184    1252 
  U_MPU_mul_109_17/cdnfadd_015_1/S  (p)     A->S   R     FAX4           1  19.5    84   498    1750 
  U_MPU_mul_109_17/cdnfadd_015_3/CO (p)     B->CO  R     FAX4           1  18.3    77   176    1927 
  U_MPU_mul_109_17/cdnfadd_016_4/S  (p)     CI->S  R     FAX4           1  19.5    83   414    2341 
  U_MPU_mul_109_17/cdnfadd_016_5/S  (p)     B->S   R     FAX4           2  15.8    77   428    2769 
  U_MPU_mul_109_17/g20000/Q         -       A->Q   F     NA2X2          2  12.8    64    49    2818 
  U_MPU_mul_109_17/g20940/Q         -       AN->Q  F     NO2I1X2        1  14.4    71   140    2958 
  U_MPU_mul_109_17/g19922/Q         -       A->Q   R     NA2X4          3  20.1    89    62    3020 
  U_MPU_mul_109_17/g19913/Q         -       A->Q   F     NA2X2          1   8.7    57    44    3064 
  U_MPU_mul_109_17/g19911/Q         -       A->Q   R     NA2X2          2  10.8    93    60    3124 
  U_MPU_mul_109_17/g19908/Q         -       A->Q   F     NA2X1          1   8.7    83    62    3186 
  U_MPU_mul_109_17/g19900/Q         -       A->Q   R     NA2X2          2  10.8    93    67    3252 
  U_MPU_mul_109_17/g19894/Q         -       A->Q   F     NA2X1          1   8.7    78    62    3314 
  U_MPU_mul_109_17/g19887/Q         -       A->Q   R     NA2X2          1   9.5    90    63    3377 
  U_MPU_mul_109_17/g20874/Q         -       A->Q   F     EN2X1          1   5.3    98   149    3526 
  g7303/Q                           -       IN0->Q F     MU2X0          1   6.0   159   239    3765 
  U_MPU_dri_reg[6]/D                -       -      F     SDFRQX2        1     -     -     0    3765 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 21: MET (2217 ps) Setup Check with Pin U_MPU_dir_reg[18]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     274                  
       Uncertainty:-     400                  
     Required Time:=    5996                  
      Launch Clock:-       0                  
         Data Path:-    3779                  
             Slack:=    2217                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_108_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_108_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_108_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_108_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_108_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_108_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_108_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_108_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_108_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    60    48    2950 
  U_MPU_mul_108_17/g19918/Q         -       A->Q  R     NA2X2          1  17.2   116    75    3025 
  U_MPU_mul_108_17/g19914/Q         -       B->Q  F     NA2X4          1  17.2    58    47    3072 
  U_MPU_mul_108_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_108_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_108_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_108_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3347 
  U_MPU_mul_108_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3429 
  U_MPU_mul_108_17/g19882/Q         -       A->Q  F     NA2X2          1   8.7    64    46    3475 
  U_MPU_mul_108_17/g19879/Q         -       A->Q  R     NA2X2          2  15.2   118    71    3546 
  U_MPU_mul_108_17/g19871/Q         -       A->Q  F     AN21X1         1   6.4    97    80    3627 
  g61300/Q                          -       C->Q  F     AO22X2         1   6.0    79   152    3779 
  U_MPU_dir_reg[18]/D               -       -     F     SDFRQX2        1     -     -     0    3779 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 22: MET (2217 ps) Setup Check with Pin U_MPU_dii_reg[18]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     274                  
       Uncertainty:-     400                  
     Required Time:=    5996                  
      Launch Clock:-       0                  
         Data Path:-    3779                  
             Slack:=    2217                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_110_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_110_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_110_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_110_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_110_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_110_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_110_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_110_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_110_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_110_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_110_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_110_17/g19960/Q         -       A->Q  F     NA2X4          3  26.2    65    50    2820 
  U_MPU_mul_110_17/g19929/Q         -       C->Q  R     NA3X2          1   7.6   110    88    2908 
  U_MPU_mul_110_17/g19920/Q         -       AN->Q R     NA2I1X2        1  14.4   108   119    3027 
  U_MPU_mul_110_17/g19914/Q         -       A->Q  F     NA2X4          1  17.2    58    46    3072 
  U_MPU_mul_110_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_110_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_110_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_110_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3347 
  U_MPU_mul_110_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3429 
  U_MPU_mul_110_17/g19882/Q         -       A->Q  F     NA2X2          1   8.7    64    46    3475 
  U_MPU_mul_110_17/g19879/Q         -       A->Q  R     NA2X2          2  15.2   118    71    3546 
  U_MPU_mul_110_17/g19871/Q         -       A->Q  F     AN21X1         1   6.4    97    80    3627 
  g61299/Q                          -       C->Q  F     AO22X2         1   6.0    79   152    3779 
  U_MPU_dii_reg[18]/D               -       -     F     SDFRQX2        1     -     -     0    3779 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 23: MET (2217 ps) Setup Check with Pin U_MPU_dri_reg[12]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     326                  
       Uncertainty:-     400                  
     Required Time:=    5944                  
      Launch Clock:-       0                  
         Data Path:-    3727                  
             Slack:=    2217                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_109_17/g2/Q             -       A->Q   R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_109_17/g19928/Q         -       B->Q   F     NA2X2          1   8.7    59    48    2950 
  U_MPU_mul_109_17/g19918/Q         -       A->Q   R     NA2X2          1  11.4    94    62    3012 
  U_MPU_mul_109_17/g19914/Q         -       B->Q   F     NA2X2          1  17.2    75    61    3074 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   R     NA2X4          4  27.1   103    82    3156 
  U_MPU_mul_109_17/g19909/Q         -       A->Q   F     NA2X2          1  11.1    71    50    3206 
  U_MPU_mul_109_17/g19903/Q         -       B->Q   R     NA3X2          2  13.2   132    92    3298 
  U_MPU_mul_109_17/g19893/Q         -       A->Q   F     NA2X2          1   8.7    62    47    3344 
  U_MPU_mul_109_17/g19886/Q         -       A->Q   R     NA2X2          2  14.4   113    69    3414 
  U_MPU_mul_109_17/g19877/Q         -       S->Q   F     MU2IX1         1   5.3    99    78    3492 
  g7297/Q                           -       IN0->Q F     MU2X0          1   5.6   155   235    3727 
  U_MPU_dri_reg[12]/D               -       -      F     SDFRQX0        1     -     -     0    3727 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 24: MET (2217 ps) Setup Check with Pin U_MPU_dri_reg[16]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3774                  
             Slack:=    2217                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_109_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_109_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    59    48    2950 
  U_MPU_mul_109_17/g19918/Q         -       A->Q  R     NA2X2          1  11.4    94    62    3012 
  U_MPU_mul_109_17/g19914/Q         -       B->Q  F     NA2X2          1  17.2    75    61    3074 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   103    82    3156 
  U_MPU_mul_109_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    84    60    3216 
  U_MPU_mul_109_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3291 
  U_MPU_mul_109_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3353 
  U_MPU_mul_109_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3435 
  U_MPU_mul_109_17/g20893/Q         -       A->Q  F     EN2X1          1   5.4    98   156    3590 
  g61292/Q                          -       C->Q  F     AO22X1         1   6.0   102   183    3774 
  U_MPU_dri_reg[16]/D               -       -     F     SDFRQX2        1     -     -     0    3774 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 25: MET (2218 ps) Setup Check with Pin U_MPU_drr_reg[12]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[9]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     326                  
       Uncertainty:-     400                  
     Required Time:=    5944                  
      Launch Clock:-       0                  
         Data Path:-    3727                  
             Slack:=    2218                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[9]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[9]/Q                -       C->Q   R     SDFRQX4       40 262.7   524   502     502 
  U_MPU_mul_107_19/g20800/Q         -       A->Q   F     INX2           4  26.4   147    98     600 
  U_MPU_mul_107_19/g20978/Q         -       A->Q   F     AO22X4         2  15.8    66   217     817 
  U_MPU_mul_107_19/g20346/Q         -       B->Q   F     AND2X4         5  30.1    56   124     941 
  U_MPU_mul_107_19/g20321/Q         -       A->Q   R     INX2          13  68.5   178   112    1053 
  U_MPU_mul_107_19/g20231/Q         -       A->Q   F     ON22X1         1  19.5   192   135    1188 
  U_MPU_mul_107_19/cdnfadd_019_0/CO (p)     B->CO  F     FAX4           1  18.3    85   293    1481 
  U_MPU_mul_107_19/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   417    1898 
  U_MPU_mul_107_19/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2345 
  U_MPU_mul_107_19/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  18.9    82   431    2776 
  U_MPU_mul_107_19/g2/Q             -       A->Q   R     OR2X2          3  25.6   128   133    2910 
  U_MPU_mul_107_19/g19928/Q         -       B->Q   F     NA2X2          1   8.7    60    48    2958 
  U_MPU_mul_107_19/g19918/Q         -       A->Q   R     NA2X2          1  17.2   116    75    3032 
  U_MPU_mul_107_19/g19914/Q         -       B->Q   F     NA2X4          1  17.2    57    47    3080 
  U_MPU_mul_107_19/g19910/Q         -       B->Q   R     NA2X4          4  27.1   102    78    3157 
  U_MPU_mul_107_19/g19909/Q         -       A->Q   F     NA2X2          1  11.1    66    50    3207 
  U_MPU_mul_107_19/g19903/Q         -       B->Q   R     NA3X2          2  13.2   132    90    3298 
  U_MPU_mul_107_19/g19893/Q         -       A->Q   F     NA2X2          1   8.7    62    47    3344 
  U_MPU_mul_107_19/g19886/Q         -       A->Q   R     NA2X2          2  14.4   113    69    3414 
  U_MPU_mul_107_19/g19877/Q         -       S->Q   F     MU2IX1         1   5.3    98    78    3492 
  g7308/Q                           -       IN0->Q F     MU2X0          1   5.6   155   235    3727 
  U_MPU_drr_reg[12]/D               -       -      F     SDFRQX0        1     -     -     0    3727 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 26: MET (2218 ps) Setup Check with Pin U_MPU_drr_reg[15]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3773                  
             Slack:=    2218                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_107_19/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_107_19/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_107_19/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_107_19/g20609/Q         -       A->Q   R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_107_19/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_107_19/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_107_19/g20176/Q         -       A->Q   R     ON22X1         1  18.3   346   174    1242 
  U_MPU_mul_107_19/cdnfadd_020_0/S  (p)     CI->S  F     FAX4           1  18.3    98   407    1649 
  U_MPU_mul_107_19/cdnfadd_020_3/CO (p)     CI->CO F     FAX4           1  18.3    85   249    1898 
  U_MPU_mul_107_19/cdnfadd_021_3/S  (p)     CI->S  R     FAX4           1  19.5    83   416    2314 
  U_MPU_mul_107_19/cdnfadd_021_4/S  (p)     B->S   R     FAX4           2   9.7    66   421    2735 
  U_MPU_mul_107_19/g20866/Q         -       A->Q   R     OR2X1          3  25.6   238   199    2934 
  U_MPU_mul_107_19/g19954/Q         -       B->Q   F     NA2X2          2  27.0   119    87    3021 
  U_MPU_mul_107_19/g19948/Q         -       B->Q   R     NO2X1          1  11.4   177   132    3153 
  U_MPU_mul_107_19/g19906/Q         -       B->Q   F     NA2X2          1  14.4    79    60    3213 
  U_MPU_mul_107_19/g19902/Q         -       A->Q   R     NA2X4          4  21.7    92    66    3279 
  U_MPU_mul_107_19/g20950/Q         -       C->Q   F     NA3I2X1        1   6.3    97    78    3356 
  U_MPU_mul_107_19/g19884/Q         -       A->Q   R     NA2X1          1   9.6   128    92    3448 
  U_MPU_mul_107_19/g20891/Q         -       A->Q   F     EO2X1          1   6.3   101   188    3636 
  g7563/Q                           -       A->Q   R     NA2X1          1   7.0   124    82    3718 
  g7311/Q                           -       B->Q   F     NA2X1          1   6.0   103    55    3773 
  U_MPU_drr_reg[15]/D               -       -      F     SDFRQX2        1     -     -     0    3773 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 27: MET (2218 ps) Setup Check with Pin U_MPU_drr_reg[18]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     274                  
       Uncertainty:-     400                  
     Required Time:=    5996                  
      Launch Clock:-       0                  
         Data Path:-    3777                  
             Slack:=    2218                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_107_19/g20831/Q        -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_107_19/g20821/Q        -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_107_19/g20627/Q        -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_107_19/g20609/Q        -       A->Q  R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_107_19/g20346/Q        -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_107_19/g20321/Q        -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_107_19/g20202/Q        -       A->Q  F     OA22X1         2  26.6   177   259    1326 
  U_MPU_mul_107_19/g20147/Q        -       A->Q  R     INX1           1  18.3   124   104    1430 
  U_MPU_mul_107_19/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.3    82   424    1854 
  U_MPU_mul_107_19/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  19.5    83   416    2270 
  U_MPU_mul_107_19/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.1    67   421    2691 
  U_MPU_mul_107_19/g20034/Q        -       A->Q  R     AND2X1         2  14.1   147   142    2834 
  U_MPU_mul_107_19/g20010/Q        -       B->Q  F     NA2X1          1   6.3    95    57    2890 
  U_MPU_mul_107_19/g19999/Q        -       A->Q  R     NA2X1          1   6.2   107    76    2967 
  U_MPU_mul_107_19/g19969/Q        -       A->Q  F     NO2X1          2  13.3    95    70    3036 
  U_MPU_mul_107_19/g19937/Q        -       A->Q  R     NO2X1          1   6.2   132    87    3124 
  U_MPU_mul_107_19/g19930/Q        -       A->Q  F     NO2X1          2  11.5    87    68    3191 
  U_MPU_mul_107_19/g19919/Q        -       A->Q  R     NO2X1          1   8.8   155   100    3291 
  U_MPU_mul_107_19/g19915/Q        -       A->Q  F     NO2X2          1  11.4    70    48    3339 
  U_MPU_mul_107_19/g19888/Q        -       B->Q  R     NA2X2          2  16.5   114    88    3427 
  U_MPU_mul_107_19/g19882/Q        -       A->Q  F     NA2X2          1   8.7    64    46    3473 
  U_MPU_mul_107_19/g19879/Q        -       A->Q  R     NA2X2          2  15.2   118    71    3545 
  U_MPU_mul_107_19/g19871/Q        -       A->Q  F     AN21X1         1   6.4    97    80    3625 
  g61296/Q                         -       C->Q  F     AO22X2         1   6.0    79   152    3777 
  U_MPU_drr_reg[18]/D              -       -     F     SDFRQX2        1     -     -     0    3777 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 28: MET (2222 ps) Setup Check with Pin U_MPU_dii_reg[9]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[11]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3759                  
             Slack:=    2222                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[11]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[11]/Q              -       C->Q   R     SDFRQX2        8  86.3   378   438     438 
  U_MPU_mul_110_17/g20774/Q        -       A->Q   F     INX4          23 136.4   202   165     603 
  U_MPU_mul_110_17/g20968/Q        -       A->Q   F     AO22X2         2  16.2    78   229     832 
  U_MPU_mul_110_17/g20385/Q        -       B->Q   R     NO2X1          5  22.5   288   186    1018 
  U_MPU_mul_110_17/g20175/Q        -       A->Q   R     AO22X2         1  18.3   113   234    1252 
  U_MPU_mul_110_17/cdnfadd_012_1/S (p)     CI->S  R     FAX4           1  20.2    85   423    1675 
  U_MPU_mul_110_17/cdnfadd_012_3/S (p)     A->S   R     FAX4           1  18.3    81   446    2122 
  U_MPU_mul_110_17/cdnfadd_012_4/S (p)     CI->S  F     FAX4           2  10.8    88   360    2481 
  U_MPU_mul_110_17/g20955/Q        -       A->Q   F     OA22X2         1   9.4    76   166    2647 
  U_MPU_mul_110_17/g20887/Q        -       B->Q   R     NA3I1X2        1  14.4   139    94    2741 
  U_MPU_mul_110_17/g20004/Q        -       A->Q   F     NA2X4          3  20.2    66    50    2790 
  U_MPU_mul_110_17/g19968/Q        -       A->Q   F     AND2X4         2  20.6    47   103    2894 
  U_MPU_mul_110_17/g19936/Q        -       B->Q   R     NA2X4          1  17.2    83    64    2958 
  U_MPU_mul_110_17/g19922/Q        -       B->Q   F     NA2X4          3  20.1    64    48    3006 
  U_MPU_mul_110_17/g19916/Q        -       A->Q   R     NA2X2          1  14.4   106    70    3075 
  U_MPU_mul_110_17/g19910/Q        -       A->Q   F     NA2X4          4  27.1    69    54    3130 
  U_MPU_mul_110_17/g19907/Q        -       A->Q   R     NA2X2          2  11.6    95    65    3194 
  U_MPU_mul_110_17/g20878/Q        -       B->Q   F     NA2I1X1        1   6.3    75    56    3251 
  U_MPU_mul_110_17/g19897/Q        -       A->Q   R     NA2X1          1   9.6   128    86    3337 
  U_MPU_mul_110_17/g20882/Q        -       A->Q   F     EO2X1          1   5.3    91   184    3522 
  g7293/Q                          -       IN0->Q F     MU2X0          1   6.0   159   238    3759 
  U_MPU_dii_reg[9]/D               -       -      F     SDFRQX2        1     -     -     0    3759 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 29: MET (2222 ps) Setup Check with Pin U_MPU_dir_reg[9]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3759                  
             Slack:=    2222                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_108_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_108_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_108_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_108_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_108_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_108_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_108_17/g20231/Q         -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  18.9    99   374    2712 
  U_MPU_mul_108_17/g2/Q             -       A->Q   F     OR2X2          3  25.6    85   158    2870 
  U_MPU_mul_108_17/g19928/Q         -       B->Q   R     NA2X2          1   8.7    85    75    2946 
  U_MPU_mul_108_17/g19918/Q         -       A->Q   F     NA2X2          1  17.2    75    58    3004 
  U_MPU_mul_108_17/g19914/Q         -       B->Q   R     NA2X4          1  17.2    84    72    3076 
  U_MPU_mul_108_17/g19910/Q         -       B->Q   F     NA2X4          4  27.1    69    54    3129 
  U_MPU_mul_108_17/g19907/Q         -       A->Q   R     NA2X2          2  11.6    95    65    3194 
  U_MPU_mul_108_17/g20878/Q         -       B->Q   F     NA2I1X1        1   6.3    75    56    3250 
  U_MPU_mul_108_17/g19897/Q         -       A->Q   R     NA2X1          1   9.6   128    86    3337 
  U_MPU_mul_108_17/g20882/Q         -       A->Q   F     EO2X1          1   5.3    91   184    3521 
  g7290/Q                           -       IN0->Q F     MU2X0          1   6.0   159   238    3759 
  U_MPU_dir_reg[9]/D                -       -      F     SDFRQX2        1     -     -     0    3759 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 30: MET (2223 ps) Setup Check with Pin U_MPU_dir_reg[16]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3768                  
             Slack:=    2223                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_108_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_108_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_108_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_108_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_108_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_108_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_108_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_108_17/g2/Q             -       A->Q  R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_108_17/g19928/Q         -       B->Q  F     NA2X2          1   8.7    60    48    2950 
  U_MPU_mul_108_17/g19918/Q         -       A->Q  R     NA2X2          1  17.2   116    75    3025 
  U_MPU_mul_108_17/g19914/Q         -       B->Q  F     NA2X4          1  17.2    58    47    3072 
  U_MPU_mul_108_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_108_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_108_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_108_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3347 
  U_MPU_mul_108_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3429 
  U_MPU_mul_108_17/g20893/Q         -       A->Q  F     EN2X1          1   5.4    98   156    3585 
  g61302/Q                          -       C->Q  F     AO22X1         1   6.0   102   183    3768 
  U_MPU_dir_reg[16]/D               -       -     F     SDFRQX2        1     -     -     0    3768 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 31: MET (2223 ps) Setup Check with Pin U_MPU_dii_reg[16]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3768                  
             Slack:=    2223                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_110_17/g20831/Q         -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_110_17/g20821/Q         -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_110_17/g20627/Q         -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_110_17/g20609/Q         -       A->Q  R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_110_17/g20346/Q         -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_110_17/g20321/Q         -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_110_17/g20231/Q         -       A->Q  R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_110_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_110_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_110_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_110_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_110_17/g19960/Q         -       A->Q  F     NA2X4          3  26.2    65    50    2820 
  U_MPU_mul_110_17/g19929/Q         -       C->Q  R     NA3X2          1   7.6   110    88    2908 
  U_MPU_mul_110_17/g19920/Q         -       AN->Q R     NA2I1X2        1  14.4   108   119    3027 
  U_MPU_mul_110_17/g19914/Q         -       A->Q  F     NA2X4          1  17.2    58    46    3072 
  U_MPU_mul_110_17/g19910/Q         -       B->Q  R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_110_17/g19906/Q         -       A->Q  F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_110_17/g20949/Q         -       B->Q  R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_110_17/g19895/Q         -       A->Q  F     NA2X1          1   8.7    94    62    3347 
  U_MPU_mul_110_17/g19888/Q         -       A->Q  R     NA2X2          2  16.5   114    82    3429 
  U_MPU_mul_110_17/g20893/Q         -       A->Q  F     EN2X1          1   5.4    98   156    3585 
  g61298/Q                          -       C->Q  F     AO22X1         1   6.0   102   183    3768 
  U_MPU_dii_reg[16]/D               -       -     F     SDFRQX2        1     -     -     0    3768 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 32: MET (2225 ps) Setup Check with Pin U_MPU_drr_reg[16]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     279                  
       Uncertainty:-     400                  
     Required Time:=    5991                  
      Launch Clock:-       0                  
         Data Path:-    3766                  
             Slack:=    2225                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_107_19/g20831/Q        -       A->Q  F     INX8          24 167.6   157   124     562 
  U_MPU_mul_107_19/g20821/Q        -       A->Q  R     INX4           6  41.7    81    70     632 
  U_MPU_mul_107_19/g20627/Q        -       B->Q  F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_107_19/g20609/Q        -       A->Q  R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_107_19/g20346/Q        -       A->Q  R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_107_19/g20321/Q        -       A->Q  F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_107_19/g20202/Q        -       A->Q  F     OA22X1         2  26.6   177   259    1326 
  U_MPU_mul_107_19/g20147/Q        -       A->Q  R     INX1           1  18.3   124   104    1430 
  U_MPU_mul_107_19/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.3    82   424    1854 
  U_MPU_mul_107_19/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  19.5    83   416    2270 
  U_MPU_mul_107_19/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.1    67   421    2691 
  U_MPU_mul_107_19/g20034/Q        -       A->Q  R     AND2X1         2  14.1   147   142    2834 
  U_MPU_mul_107_19/g20010/Q        -       B->Q  F     NA2X1          1   6.3    95    57    2890 
  U_MPU_mul_107_19/g19999/Q        -       A->Q  R     NA2X1          1   6.2   107    76    2967 
  U_MPU_mul_107_19/g19969/Q        -       A->Q  F     NO2X1          2  13.3    95    70    3036 
  U_MPU_mul_107_19/g19937/Q        -       A->Q  R     NO2X1          1   6.2   132    87    3124 
  U_MPU_mul_107_19/g19930/Q        -       A->Q  F     NO2X1          2  11.5    87    68    3191 
  U_MPU_mul_107_19/g19919/Q        -       A->Q  R     NO2X1          1   8.8   155   100    3291 
  U_MPU_mul_107_19/g19915/Q        -       A->Q  F     NO2X2          1  11.4    70    48    3339 
  U_MPU_mul_107_19/g19888/Q        -       B->Q  R     NA2X2          2  16.5   114    88    3427 
  U_MPU_mul_107_19/g20893/Q        -       A->Q  F     EN2X1          1   5.4    98   156    3583 
  g61293/Q                         -       C->Q  F     AO22X1         1   6.0   102   183    3766 
  U_MPU_drr_reg[16]/D              -       -     F     SDFRQX2        1     -     -     0    3766 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 33: MET (2226 ps) Setup Check with Pin U_FFT1/UMR_DO_reg[17]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_FFT1/UMR_dx5_reg[14]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT1/UMR_DO_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     270                  
       Uncertainty:-     400                  
     Required Time:=    6000                  
      Launch Clock:-       0                  
         Data Path:-    3774                  
             Slack:=    2226                  

#-------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U_FFT1/UMR_dx5_reg[14]/C                     -       -      R     (arrival)  15992    -     0     -       0 
  U_FFT1/UMR_dx5_reg[14]/Q                     -       C->Q   R     SDFRQX2        7 49.5   238   358     358 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1574/Q -       A->Q   F     INX1           2 16.7   116    94     451 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1590/Q -       IN1->Q F     MU2X2          1 16.4    77   199     650 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1540/S -       CI->S  F     FAX1           2 11.6   114   297     947 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1474/Q -       A->Q   R     NO2X1          1  7.3   136    98    1044 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1427/Q -       B->Q   F     NO2X1          1  6.4    70    64    1108 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1426/Q -       C->Q   R     AN21X1         1  6.2   152   101    1208 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1425/Q -       A->Q   F     NO2X1          1  6.2    69    53    1262 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1424/Q -       A->Q   R     NO2X1          2 10.9   170   108    1369 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1423/Q -       A->Q   F     NO2X1          1  6.2    69    54    1423 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1421/Q -       A->Q   R     NO2X1          2 10.9   170   108    1531 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1419/Q -       A->Q   F     NO2X1          1  6.2    69    54    1585 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1417/Q -       A->Q   R     NO2X1          2 13.5   196   122    1707 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1415/Q -       A->Q   F     NO2X2          1 14.5    79    57    1764 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1413/Q -       A->Q   R     NO2X4          2 13.5    90    64    1827 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1411/Q -       A->Q   F     NO2X2          1 14.5    79    49    1876 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1409/Q -       A->Q   R     NO2X4          3 17.0    99    68    1945 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1406/Q -       A->Q   F     NO3X2          1  8.8   107    48    1993 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1405/Q -       A->Q   R     NO2X2          2 13.5   124    88    2081 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1402/Q -       A->Q   F     NO2X2          1  8.8    68    43    2124 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1400/Q -       A->Q   R     NO2X2          2 13.5   121    80    2204 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1398/Q -       A->Q   F     NO2X2          1  8.8    68    42    2246 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1396/Q -       A->Q   R     NO2X2          2 13.1   119    79    2325 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1394/Q -       A->Q   F     NO2X2          1 14.5    87    52    2378 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1392/Q -       A->Q   R     NO2X4          2 13.1    91    65    2442 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1390/Q -       A->Q   F     NO2X2          1 14.5    87    49    2492 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1388/Q -       A->Q   R     NO2X4          2 16.7    99    70    2561 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1386/Q -       A->Q   F     NO2X2          1 14.5    87    51    2612 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1384/Q -       A->Q   R     NO2X4          2 16.7    99    70    2682 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1382/Q -       A->Q   F     NO2X2          1 14.5    87    51    2733 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1380/Q -       A->Q   R     NO2X4          2 10.7    85    61    2794 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1378/Q -       A->Q   F     NO2X1          1  8.8    90    55    2849 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1376/Q -       A->Q   R     NO2X2          2 13.3   121    84    2934 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1374/Q -       A->Q   F     NO2X2          1 14.5    90    52    2986 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1372/Q -       A->Q   R     NO2X4          2 13.3    92    66    3052 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1371/Q -       A->Q   F     NO2X2          1  8.8    78    40    3092 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1369/Q -       A->Q   R     NO2X2          2 13.3   121    82    3174 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1368/Q -       A->Q   F     NO2X2          1 14.5    90    52    3226 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1366/Q -       A->Q   R     NO2X4          2 16.6   103    70    3296 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1365/Q -       A->Q   F     NO2X2          1  8.8    79    42    3338 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1363/Q -       A->Q   R     NO2X2          1  9.6   106    72    3410 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g2/Q    -       A->Q   F     EO2X1          1  7.1   150   185    3595 
  U_FFT1/g21209/Q                              -       IN0->Q F     MU2X2          1  6.0    54   179    3774 
  U_FFT1/UMR_DO_reg[17]/D                      -       -      F     SDFRQX2        1    -     -     0    3774 
#-------------------------------------------------------------------------------------------------------------



Path 34: MET (2226 ps) Setup Check with Pin U_FFT1/UMI_DO_reg[17]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_FFT1/UMI_dx5_reg[14]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT1/UMI_DO_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     270                  
       Uncertainty:-     400                  
     Required Time:=    6000                  
      Launch Clock:-       0                  
         Data Path:-    3774                  
             Slack:=    2226                  

#-------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U_FFT1/UMI_dx5_reg[14]/C                     -       -      R     (arrival)  15992    -     0     -       0 
  U_FFT1/UMI_dx5_reg[14]/Q                     -       C->Q   R     SDFRQX2        7 49.5   238   358     358 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1574/Q -       A->Q   F     INX1           2 16.7   116    94     451 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1590/Q -       IN1->Q F     MU2X2          1 16.4    77   199     650 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1540/S -       CI->S  F     FAX1           2 11.6   114   297     947 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1474/Q -       A->Q   R     NO2X1          1  7.3   136    98    1044 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1427/Q -       B->Q   F     NO2X1          1  6.4    70    64    1108 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1426/Q -       C->Q   R     AN21X1         1  6.2   152   101    1208 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1425/Q -       A->Q   F     NO2X1          1  6.2    69    53    1262 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1424/Q -       A->Q   R     NO2X1          2 10.9   170   108    1369 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1423/Q -       A->Q   F     NO2X1          1  6.2    69    54    1423 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1421/Q -       A->Q   R     NO2X1          2 10.9   170   108    1531 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1419/Q -       A->Q   F     NO2X1          1  6.2    69    54    1585 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1417/Q -       A->Q   R     NO2X1          2 13.5   196   122    1707 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1415/Q -       A->Q   F     NO2X2          1 14.5    79    57    1764 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1413/Q -       A->Q   R     NO2X4          2 13.5    90    64    1827 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1411/Q -       A->Q   F     NO2X2          1 14.5    79    49    1876 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1409/Q -       A->Q   R     NO2X4          3 17.0    99    68    1945 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1406/Q -       A->Q   F     NO3X2          1  8.8   107    48    1993 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1405/Q -       A->Q   R     NO2X2          2 13.5   124    88    2081 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1402/Q -       A->Q   F     NO2X2          1  8.8    68    43    2124 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1400/Q -       A->Q   R     NO2X2          2 13.5   121    80    2204 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1398/Q -       A->Q   F     NO2X2          1  8.8    68    42    2246 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1396/Q -       A->Q   R     NO2X2          2 13.1   119    79    2325 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1394/Q -       A->Q   F     NO2X2          1 14.5    87    52    2378 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1392/Q -       A->Q   R     NO2X4          2 13.1    91    65    2442 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1390/Q -       A->Q   F     NO2X2          1 14.5    87    49    2492 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1388/Q -       A->Q   R     NO2X4          2 16.7    99    70    2561 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1386/Q -       A->Q   F     NO2X2          1 14.5    87    51    2612 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1384/Q -       A->Q   R     NO2X4          2 16.7    99    70    2682 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1382/Q -       A->Q   F     NO2X2          1 14.5    87    51    2733 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1380/Q -       A->Q   R     NO2X4          2 10.7    85    61    2794 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1378/Q -       A->Q   F     NO2X1          1  8.8    90    55    2849 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1376/Q -       A->Q   R     NO2X2          2 13.3   121    84    2934 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1374/Q -       A->Q   F     NO2X2          1 14.5    90    52    2986 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1372/Q -       A->Q   R     NO2X4          2 13.3    92    66    3052 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1371/Q -       A->Q   F     NO2X2          1  8.8    78    40    3092 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1369/Q -       A->Q   R     NO2X2          2 13.3   121    82    3174 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1368/Q -       A->Q   F     NO2X2          1 14.5    90    52    3226 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1366/Q -       A->Q   R     NO2X4          2 16.6   103    70    3296 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1365/Q -       A->Q   F     NO2X2          1  8.8    79    42    3338 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1363/Q -       A->Q   R     NO2X2          1  9.6   106    72    3410 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g2/Q    -       A->Q   F     EO2X1          1  7.1   150   185    3595 
  U_FFT1/g21208/Q                              -       IN0->Q F     MU2X2          1  6.0    54   179    3774 
  U_FFT1/UMI_DO_reg[17]/D                      -       -      F     SDFRQX2        1    -     -     0    3774 
#-------------------------------------------------------------------------------------------------------------



Path 35: MET (2227 ps) Setup Check with Pin U_MPU_dri_reg[14]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     326                  
       Uncertainty:-     400                  
     Required Time:=    5944                  
      Launch Clock:-       0                  
         Data Path:-    3717                  
             Slack:=    2227                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  18.9    99   374    2712 
  U_MPU_mul_109_17/g2/Q             -       A->Q   F     OR2X2          3  25.6    85   158    2870 
  U_MPU_mul_109_17/g19928/Q         -       B->Q   R     NA2X2          1   8.7    85    75    2946 
  U_MPU_mul_109_17/g19918/Q         -       A->Q   F     NA2X2          1  11.4    61    48    2994 
  U_MPU_mul_109_17/g19914/Q         -       B->Q   R     NA2X2          1  17.2   116    87    3081 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   F     NA2X4          4  27.1    69    56    3137 
  U_MPU_mul_109_17/g19906/Q         -       A->Q   R     NA2X2          1  16.6   114    76    3212 
  U_MPU_mul_109_17/g20949/Q         -       B->Q   F     NA2I1X4        4  21.7    64    54    3266 
  U_MPU_mul_109_17/g19885/Q         -       A->Q   R     AN21X1         1   9.8   189   131    3397 
  U_MPU_mul_109_17/g19876/Q         -       S->Q   F     MU2IX1         1   5.3   104    83    3481 
  g7296/Q                           -       IN0->Q F     MU2X0          1   5.6   155   236    3717 
  U_MPU_dri_reg[14]/D               -       -      F     SDFRX0         1     -     -     0    3717 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 36: MET (2227 ps) Setup Check with Pin U_MPU_dir_reg[11]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3754                  
             Slack:=    2227                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[13]/Q              -       C->Q   R     SDFRQX2        4  49.7   239   358     358 
  U_MPU_mul_108_17/g20731/Q        -       A->Q   F     INX4          21 142.2   181   142     501 
  U_MPU_mul_108_17/g20663/Q        -       A->Q   R     NA2X1          2  15.8   194   140     641 
  U_MPU_mul_108_17/g20494/Q        -       A->Q   F     NA2X2          3  25.2   113    84     725 
  U_MPU_mul_108_17/g20903/Q        -       B->Q   R     NA2I1X2       15  90.7   408   256     980 
  U_MPU_mul_108_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.6   128    95    1075 
  U_MPU_mul_108_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.3    86   152    1227 
  U_MPU_mul_108_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.3    81   415    1642 
  U_MPU_mul_108_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.3    81   414    2056 
  U_MPU_mul_108_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  19.5    86   415    2471 
  U_MPU_mul_108_17/cdnfadd_022_4/S (p)     B->S   R     FAX4           2  21.5    87   434    2906 
  U_MPU_mul_108_17/g20013/Q        -       A->Q   F     NA2X2          2  14.0    68    53    2958 
  U_MPU_mul_108_17/g19959/Q        -       A->Q   R     NA2X2          2  15.9   119    74    3032 
  U_MPU_mul_108_17/g20952/Q        -       C->Q   F     NA3I1X2        1   8.7    77    67    3099 
  U_MPU_mul_108_17/g19927/Q        -       A->Q   R     NA2X2          2  17.6   121    80    3179 
  U_MPU_mul_108_17/g19917/Q        -       A->Q   F     NA2X2          1   9.0    61    47    3226 
  U_MPU_mul_108_17/g19903/Q        -       A->Q   R     NA3X2          2  13.2   132    75    3301 
  U_MPU_mul_108_17/g20885/Q        -       A->Q   F     EN2X0          1   5.3   128   209    3510 
  g7462/Q                          -       IN0->Q F     MU2X0          1   6.0   159   244    3754 
  U_MPU_dir_reg[11]/D              -       -      F     SDFRQX2        1     -     -     0    3754 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 37: MET (2227 ps) Setup Check with Pin U_MPU_dii_reg[11]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3754                  
             Slack:=    2227                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[13]/Q              -       C->Q   R     SDFRQX2        4  49.7   239   358     358 
  U_MPU_mul_110_17/g20731/Q        -       A->Q   F     INX4          21 142.2   181   142     501 
  U_MPU_mul_110_17/g20663/Q        -       A->Q   R     NA2X1          2  15.8   194   140     641 
  U_MPU_mul_110_17/g20494/Q        -       A->Q   F     NA2X2          3  25.2   113    84     725 
  U_MPU_mul_110_17/g20903/Q        -       B->Q   R     NA2I1X2       15  90.7   408   256     980 
  U_MPU_mul_110_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.6   128    95    1075 
  U_MPU_mul_110_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.3    86   152    1227 
  U_MPU_mul_110_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.3    81   415    1642 
  U_MPU_mul_110_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.3    81   414    2056 
  U_MPU_mul_110_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  19.5    86   415    2471 
  U_MPU_mul_110_17/cdnfadd_022_4/S (p)     B->S   R     FAX4           2  21.5    87   434    2906 
  U_MPU_mul_110_17/g20013/Q        -       A->Q   F     NA2X2          2  14.0    68    53    2958 
  U_MPU_mul_110_17/g19959/Q        -       A->Q   R     NA2X2          2  15.9   119    74    3032 
  U_MPU_mul_110_17/g20952/Q        -       C->Q   F     NA3I1X2        1   8.7    77    67    3099 
  U_MPU_mul_110_17/g19927/Q        -       A->Q   R     NA2X2          2  17.6   121    80    3179 
  U_MPU_mul_110_17/g19917/Q        -       A->Q   F     NA2X2          1   9.0    61    47    3226 
  U_MPU_mul_110_17/g19903/Q        -       A->Q   R     NA3X2          2  13.2   132    75    3301 
  U_MPU_mul_110_17/g20885/Q        -       A->Q   F     EN2X0          1   5.3   128   209    3510 
  g7439/Q                          -       IN0->Q F     MU2X0          1   6.0   159   244    3754 
  U_MPU_dii_reg[11]/D              -       -      F     SDFRQX2        1     -     -     0    3754 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 38: MET (2229 ps) Setup Check with Pin U_MPU_drr_reg[14]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     326                  
       Uncertainty:-     400                  
     Required Time:=    5944                  
      Launch Clock:-       0                  
         Data Path:-    3715                  
             Slack:=    2229                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_107_19/g20831/Q        -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_107_19/g20821/Q        -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_107_19/g20627/Q        -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_107_19/g20609/Q        -       A->Q   R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_107_19/g20346/Q        -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_107_19/g20321/Q        -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_107_19/g20192/Q        -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_107_19/cdnfadd_014_1/S (p)     B->S   R     FAX4           1  20.2    85   500    1748 
  U_MPU_mul_107_19/cdnfadd_014_4/S (p)     A->S   R     FAX4           1  19.5    83   448    2196 
  U_MPU_mul_107_19/cdnfadd_014_5/S (p)     B->S   F     FAX4           2  13.2    92   367    2563 
  U_MPU_mul_107_19/g20016/Q        -       A->Q   R     NO2X1          3  18.7   249   155    2718 
  U_MPU_mul_107_19/g19980/Q        -       B->Q   F     NO2X2          1  11.0    85    69    2787 
  U_MPU_mul_107_19/g19968/Q        -       B->Q   F     AND2X4         2  20.6    47   121    2908 
  U_MPU_mul_107_19/g19936/Q        -       B->Q   R     NA2X4          1  17.2    83    64    2972 
  U_MPU_mul_107_19/g19922/Q        -       B->Q   F     NA2X4          3  20.1    64    48    3020 
  U_MPU_mul_107_19/g19916/Q        -       A->Q   R     NA2X2          1  14.4   105    70    3090 
  U_MPU_mul_107_19/g19910/Q        -       A->Q   F     NA2X4          4  27.1    69    54    3144 
  U_MPU_mul_107_19/g19906/Q        -       A->Q   R     NA2X2          1  14.4   106    71    3215 
  U_MPU_mul_107_19/g19902/Q        -       A->Q   F     NA2X4          4  21.7    63    50    3264 
  U_MPU_mul_107_19/g19885/Q        -       A->Q   R     AN21X1         1   9.8   189   131    3395 
  U_MPU_mul_107_19/g19876/Q        -       S->Q   F     MU2IX1         1   5.3   104    83    3478 
  g7310/Q                          -       IN0->Q F     MU2X0          1   5.6   155   236    3715 
  U_MPU_drr_reg[14]/D              -       -      F     SDFRX0         1     -     -     0    3715 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 39: MET (2230 ps) Setup Check with Pin U_MPU_dri_reg[11]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3751                  
             Slack:=    2230                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_109_17/g2/Q             -       A->Q   R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_109_17/g19928/Q         -       B->Q   F     NA2X2          1   8.7    59    48    2950 
  U_MPU_mul_109_17/g19918/Q         -       A->Q   R     NA2X2          1  11.4    94    62    3012 
  U_MPU_mul_109_17/g19914/Q         -       B->Q   F     NA2X2          1  17.2    75    61    3074 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   R     NA2X4          4  27.1   103    82    3156 
  U_MPU_mul_109_17/g19909/Q         -       A->Q   F     NA2X2          1  11.1    71    50    3206 
  U_MPU_mul_109_17/g19903/Q         -       B->Q   R     NA3X2          2  13.2   132    92    3298 
  U_MPU_mul_109_17/g20885/Q         -       A->Q   F     EN2X0          1   5.3   128   209    3507 
  g7312/Q                           -       IN0->Q F     MU2X0          1   6.0   159   244    3751 
  U_MPU_dri_reg[11]/D               -       -      F     SDFRQX2        1     -     -     0    3751 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 40: MET (2230 ps) Setup Check with Pin U_MPU_drr_reg[11]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[9]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3751                  
             Slack:=    2230                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[9]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[9]/Q                -       C->Q   R     SDFRQX4       40 262.7   524   502     502 
  U_MPU_mul_107_19/g20800/Q         -       A->Q   F     INX2           4  26.4   147    98     600 
  U_MPU_mul_107_19/g20978/Q         -       A->Q   F     AO22X4         2  15.8    66   217     817 
  U_MPU_mul_107_19/g20346/Q         -       B->Q   F     AND2X4         5  30.1    56   124     941 
  U_MPU_mul_107_19/g20321/Q         -       A->Q   R     INX2          13  68.5   178   112    1053 
  U_MPU_mul_107_19/g20231/Q         -       A->Q   F     ON22X1         1  19.5   192   135    1188 
  U_MPU_mul_107_19/cdnfadd_019_0/CO (p)     B->CO  F     FAX4           1  18.3    85   293    1481 
  U_MPU_mul_107_19/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   417    1898 
  U_MPU_mul_107_19/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2345 
  U_MPU_mul_107_19/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  18.9    82   431    2776 
  U_MPU_mul_107_19/g2/Q             -       A->Q   R     OR2X2          3  25.6   128   133    2910 
  U_MPU_mul_107_19/g19928/Q         -       B->Q   F     NA2X2          1   8.7    60    48    2958 
  U_MPU_mul_107_19/g19918/Q         -       A->Q   R     NA2X2          1  17.2   116    75    3032 
  U_MPU_mul_107_19/g19914/Q         -       B->Q   F     NA2X4          1  17.2    57    47    3080 
  U_MPU_mul_107_19/g19910/Q         -       B->Q   R     NA2X4          4  27.1   102    78    3157 
  U_MPU_mul_107_19/g19909/Q         -       A->Q   F     NA2X2          1  11.1    66    50    3207 
  U_MPU_mul_107_19/g19903/Q         -       B->Q   R     NA3X2          2  13.2   132    90    3298 
  U_MPU_mul_107_19/g20885/Q         -       A->Q   F     EN2X0          1   5.3   128   209    3506 
  g7419/Q                           -       IN0->Q F     MU2X0          1   6.0   159   244    3751 
  U_MPU_drr_reg[11]/D               -       -      F     SDFRQX2        1     -     -     0    3751 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 41: MET (2232 ps) Setup Check with Pin U_MPU_dir_reg[14]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     326                  
       Uncertainty:-     400                  
     Required Time:=    5944                  
      Launch Clock:-       0                  
         Data Path:-    3712                  
             Slack:=    2232                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[13]/Q              -       C->Q   R     SDFRQX2        4  49.7   239   358     358 
  U_MPU_mul_108_17/g20731/Q        -       A->Q   F     INX4          21 142.2   181   142     501 
  U_MPU_mul_108_17/g20663/Q        -       A->Q   R     NA2X1          2  15.8   194   140     641 
  U_MPU_mul_108_17/g20494/Q        -       A->Q   F     NA2X2          3  25.2   113    84     725 
  U_MPU_mul_108_17/g20903/Q        -       B->Q   R     NA2I1X2       15  90.7   408   256     980 
  U_MPU_mul_108_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.6   128    95    1075 
  U_MPU_mul_108_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.3    86   152    1227 
  U_MPU_mul_108_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.3    81   415    1642 
  U_MPU_mul_108_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.3    81   414    2056 
  U_MPU_mul_108_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  19.5    86   415    2471 
  U_MPU_mul_108_17/cdnfadd_022_4/S (p)     B->S   F     FAX4           2  21.5   103   378    2849 
  U_MPU_mul_108_17/g20013/Q        -       A->Q   R     NA2X2          2  14.0   105    78    2927 
  U_MPU_mul_108_17/g19959/Q        -       A->Q   F     NA2X2          2  15.9    90    59    2986 
  U_MPU_mul_108_17/g20952/Q        -       C->Q   R     NA3I1X2        1   8.7   117    97    3083 
  U_MPU_mul_108_17/g19927/Q        -       A->Q   F     NA2X2          2  17.6    88    63    3146 
  U_MPU_mul_108_17/g20949/Q        -       AN->Q  F     NA2I1X4        4  21.7    64   116    3262 
  U_MPU_mul_108_17/g19885/Q        -       A->Q   R     AN21X1         1   9.8   189   131    3392 
  U_MPU_mul_108_17/g19876/Q        -       S->Q   F     MU2IX1         1   5.3   104    83    3476 
  g7465/Q                          -       IN0->Q F     MU2X0          1   5.6   155   236    3712 
  U_MPU_dir_reg[14]/D              -       -      F     SDFRX0         1     -     -     0    3712 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 42: MET (2232 ps) Setup Check with Pin U_MPU_dii_reg[14]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     326                  
       Uncertainty:-     400                  
     Required Time:=    5944                  
      Launch Clock:-       0                  
         Data Path:-    3712                  
             Slack:=    2232                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[13]/Q              -       C->Q   R     SDFRQX2        4  49.7   239   358     358 
  U_MPU_mul_110_17/g20731/Q        -       A->Q   F     INX4          21 142.2   181   142     501 
  U_MPU_mul_110_17/g20663/Q        -       A->Q   R     NA2X1          2  15.8   194   140     641 
  U_MPU_mul_110_17/g20494/Q        -       A->Q   F     NA2X2          3  25.2   113    84     725 
  U_MPU_mul_110_17/g20903/Q        -       B->Q   R     NA2I1X2       15  90.7   408   256     980 
  U_MPU_mul_110_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.6   128    95    1075 
  U_MPU_mul_110_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.3    86   152    1227 
  U_MPU_mul_110_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.3    81   415    1642 
  U_MPU_mul_110_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.3    81   414    2056 
  U_MPU_mul_110_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  19.5    86   415    2471 
  U_MPU_mul_110_17/cdnfadd_022_4/S (p)     B->S   F     FAX4           2  21.5   103   378    2849 
  U_MPU_mul_110_17/g20013/Q        -       A->Q   R     NA2X2          2  14.0   105    78    2927 
  U_MPU_mul_110_17/g19959/Q        -       A->Q   F     NA2X2          2  15.9    90    59    2986 
  U_MPU_mul_110_17/g20952/Q        -       C->Q   R     NA3I1X2        1   8.7   117    97    3083 
  U_MPU_mul_110_17/g19927/Q        -       A->Q   F     NA2X2          2  17.6    88    63    3146 
  U_MPU_mul_110_17/g20949/Q        -       AN->Q  F     NA2I1X4        4  21.7    64   116    3262 
  U_MPU_mul_110_17/g19885/Q        -       A->Q   R     AN21X1         1   9.8   189   131    3392 
  U_MPU_mul_110_17/g19876/Q        -       S->Q   F     MU2IX1         1   5.3   104    83    3476 
  g7442/Q                          -       IN0->Q F     MU2X0          1   5.6   155   236    3712 
  U_MPU_dii_reg[14]/D              -       -      F     SDFRX0         1     -     -     0    3712 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 43: MET (2248 ps) Setup Check with Pin U_MPU_dri_reg[10]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3733                  
             Slack:=    2248                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_109_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_109_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_109_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_109_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   236   142     830 
  U_MPU_mul_109_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_109_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_109_17/g20231/Q         -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_109_17/g2/Q             -       A->Q   R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_109_17/g19928/Q         -       B->Q   F     NA2X2          1   8.7    59    48    2950 
  U_MPU_mul_109_17/g19918/Q         -       A->Q   R     NA2X2          1  11.4    94    62    3012 
  U_MPU_mul_109_17/g19914/Q         -       B->Q   F     NA2X2          1  17.2    75    61    3074 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   R     NA2X4          4  27.1   103    82    3156 
  U_MPU_mul_109_17/g19906/Q         -       A->Q   F     NA2X2          1  16.6    84    60    3216 
  U_MPU_mul_109_17/g20949/Q         -       B->Q   R     NA2I1X4        4  21.7    91    76    3291 
  U_MPU_mul_109_17/g20884/Q         -       A->Q   F     EN2X0          1   5.3   128   197    3488 
  g7300/Q                           -       IN0->Q F     MU2X0          1   6.0   159   244    3733 
  U_MPU_dri_reg[10]/D               -       -      F     SDFRQX2        1     -     -     0    3733 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 44: MET (2250 ps) Setup Check with Pin U_FFT2/s3i_reg[18]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_FFT2/s1i_reg[1]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT2/s3i_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     285                  
       Uncertainty:-     400                  
     Required Time:=    5985                  
      Launch Clock:-       0                  
         Data Path:-    3735                  
             Slack:=    2250                  

#-------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U_FFT2/s1i_reg[1]/C        -       -      R     (arrival)  15992    -     0     -       0 
  U_FFT2/s1i_reg[1]/Q        -       C->Q   F     SDFRQX2       11 51.4   175   326     326 
  U_FFT2/add_206_18_g1415/Q  -       A->Q   F     AND2X1         1  7.3    63   149     475 
  U_FFT2/add_206_18_g1381/Q  -       B->Q   R     NO2X1          2 10.9   170   119     594 
  U_FFT2/add_206_18_g1379/Q  -       A->Q   F     NO2X1          1  6.2    70    54     648 
  U_FFT2/add_206_18_g1377/Q  -       A->Q   R     NO2X1          2 10.9   170   108     756 
  U_FFT2/add_206_18_g1375/Q  -       A->Q   F     NO2X1          1  6.2    70    54     810 
  U_FFT2/add_206_18_g1373/Q  -       A->Q   R     NO2X1          2 10.9   170   108     918 
  U_FFT2/add_206_18_g1371/Q  -       A->Q   F     NO2X1          1  8.8    80    63     982 
  U_FFT2/add_206_18_g1369/Q  -       A->Q   R     NO2X2          2 12.3   115    79    1061 
  U_FFT2/add_206_18_g1367/Q  -       A->Q   F     ON21X1         2 10.6   114    83    1144 
  U_FFT2/g22982/Q            -       C->Q   R     ON21X1         1  6.3   162    87    1231 
  U_FFT2/add_206_18_g1364/Q  -       A->Q   F     NA2X1          1 18.1   136   101    1331 
  U_FFT2/add_206_18_g1363/CO -       CI->CO F     FAX2           2 13.3    82   222    1553 
  U_FFT2/add_206_18_g1362/Q  -       A->Q   R     INX1           1  6.2    59    49    1602 
  U_FFT2/add_206_18_g1361/Q  -       A->Q   F     NO2X1          2 10.5    92    54    1656 
  U_FFT2/add_206_18_g1358/Q  -       A->Q   R     AN21X1         2 12.3   222   151    1807 
  U_FFT2/add_206_18_g1355/Q  -       A->Q   F     ON21X1         2 24.6   188   138    1945 
  U_FFT2/g22822/CO           -       A->CO  F     FAX4           1 18.1    85   292    2237 
  U_FFT2/add_206_18_g1351/CO -       CI->CO F     FAX2           2 10.8    74   204    2440 
  U_FFT2/add_206_18_g1350/Q  -       A->Q   R     NA2X1          1  8.7   121    82    2522 
  U_FFT2/add_206_18_g1348/Q  -       A->Q   F     NA2X2          2 10.8    72    50    2573 
  U_FFT2/add_206_18_g1347/Q  -       A->Q   R     NA2X1          1  8.7   121    82    2654 
  U_FFT2/add_206_18_g1345/Q  -       A->Q   F     NA2X2          1 16.4    86    61    2715 
  U_FFT2/add_206_18_g1344/CO -       CI->CO F     FAX1           2 14.8   123   235    2950 
  U_FFT2/add_206_18_g1343/Q  -       A->Q   R     INX1           2 13.6    94    79    3029 
  U_FFT2/add_206_18_g1341/Q  -       A->Q   F     ON21X1         1 18.1   158   104    3133 
  U_FFT2/add_206_18_g1340/CO -       CI->CO F     FAX2           2 15.4    88   232    3366 
  U_FFT2/add_206_18_g1427/Q  -       A->Q   F     EN2X1          1  7.1   116   156    3521 
  U_FFT2/g20983/Q            -       A->Q   R     AN22X1         1  6.3   291   149    3670 
  U_FFT2/g20175/Q            -       A->Q   F     NA2X1          1  6.0   138    65    3735 
  U_FFT2/s3i_reg[18]/D       -       -      F     SDFRQX2        1    -     -     0    3735 
#-------------------------------------------------------------------------------------------



Path 45: MET (2250 ps) Setup Check with Pin U_FFT2/UMI_DO_reg[19]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_FFT2/UMI_dx5_reg[2]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT2/UMI_DO_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     259                  
       Uncertainty:-     400                  
     Required Time:=    6011                  
      Launch Clock:-       0                  
         Data Path:-    3761                  
             Slack:=    2250                  

#--------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                     (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------
  U_FFT2/UMI_dx5_reg[2]/C                       -       -      R     (arrival)  15992    -     0     -       0 
  U_FFT2/UMI_dx5_reg[2]/Q                       -       C->Q   R     SDFRQX2        5 33.1   176   320     320 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1738/S  -       CI->S  R     FAX1           1 16.4   171   374     693 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1720/S  -       CI->S  F     FAX1           2 12.2   117   310    1003 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1681/Q  -       A->Q   R     ON21X1         1  6.3   157   118    1121 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1680/Q  -       A->Q   F     NA2X1          2 24.6   168   121    1242 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1835/CO -       A->CO  F     FAX4           1 16.4    83   286    1528 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1675/CO -       CI->CO F     FAX1           2 11.5   109   224    1751 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1673/Q  -       A->Q   R     AN21X1         2 14.9   243   169    1921 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1671/Q  -       A->Q   F     NO2X1          1  8.8    90    69    1990 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1669/Q  -       A->Q   R     NO2X2          2 13.3   120    84    2074 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1667/Q  -       A->Q   F     NO2X1          1  8.8    81    60    2133 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1665/Q  -       A->Q   R     NO2X2          2 10.9   113    76    2209 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1662/Q  -       A->Q   F     NO2X1          1  8.8    78    59    2268 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1660/Q  -       A->Q   R     NO2X2          2 10.9   109    75    2343 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1654/Q  -       A->Q   F     NO2X1          1  8.8    78    59    2402 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1652/Q  -       A->Q   R     NO2X2          2 12.3   115    79    2480 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1650/Q  -       A->Q   F     ON21X1         2 13.2   127    91    2572 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1649/Q  -       A->Q   R     NA2X2          1  8.7    87    72    2643 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1647/Q  -       A->Q   F     NA2X2          3 16.2    85    57    2700 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1644/Q  -       A->Q   R     NA3X1          1  8.7   166    99    2799 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1642/Q  -       A->Q   F     NA2X2          2 13.2    81    57    2857 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1640/Q  -       A->Q   R     NA2X2          1  8.7    87    62    2918 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1638/Q  -       A->Q   F     NA2X2          2 13.2    78    52    2970 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1637/Q  -       A->Q   R     NA2X2          1  8.7    87    61    3030 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1635/Q  -       A->Q   F     NA2X2          2 13.2    78    52    3082 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1634/Q  -       A->Q   R     NA2X2          1  8.7    87    61    3142 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1632/Q  -       A->Q   F     NA2X2          2 13.2    78    52    3194 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1631/Q  -       A->Q   R     NA2X2          1  8.7   116    61    3255 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1629/Q  -       A->Q   F     NA2X2          2 10.8    72    50    3305 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1627/Q  -       A->Q   R     NA2X1          1  8.7   148    81    3386 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g1623/Q  -       A->Q   F     NA2X2          1  9.5    68    49    3435 
  U_FFT2/UMI_csa_tree_add_82_30_groupi/g2/Q     -       A->Q   F     EN2X1          1  7.1   126   151    3586 
  U_FFT2/g22774/Q                               -       IN0->Q F     MU2X2          1  6.0    57   175    3761 
  U_FFT2/UMI_DO_reg[19]/D                       -       -      F     SDFRQX4        1    -     -     0    3761 
#--------------------------------------------------------------------------------------------------------------



Path 46: MET (2250 ps) Setup Check with Pin U_FFT2/UMI_dx5_reg[20]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_FFT2/s4i_reg[3]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT2/UMI_dx5_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     278                  
       Uncertainty:-     400                  
     Required Time:=    5992                  
      Launch Clock:-       0                  
         Data Path:-    3742                  
             Slack:=    2250                  

#----------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  U_FFT2/s4i_reg[3]/C           -       -      R     (arrival)  15992    -     0     -       0 
  U_FFT2/s4i_reg[3]/Q           -       C->Q   F     SDFRQX2        8 33.3   140   294     294 
  U_FFT2/UMI_add_75_13_g1358/Q  -       B->Q   F     OR2X1          1  7.0    72   188     482 
  U_FFT2/UMI_add_75_13_g1337/Q  -       B->Q   R     NA2X1          2 10.9   137   101     584 
  U_FFT2/UMI_add_75_13_g1335/Q  -       A->Q   F     NO2X1          1  6.2    70    52     636 
  U_FFT2/UMI_add_75_13_g1333/Q  -       A->Q   R     NO2X1          2 12.3   184   116     751 
  U_FFT2/UMI_add_75_13_g1331/Q  -       A->Q   F     ON21X1         2 11.5   119    91     842 
  U_FFT2/UMI_add_75_13_g1329/Q  -       A->Q   R     AN21X1         2 12.3   215   156     998 
  U_FFT2/UMI_add_75_13_g1327/Q  -       A->Q   F     ON21X1         3 13.8   131   101    1099 
  U_FFT2/UMI_add_75_13_g1324/Q  -       A->Q   R     NA3X1          1  6.3   146   100    1199 
  U_FFT2/UMI_add_75_13_g1323/Q  -       A->Q   F     NA2X1          1 16.4   125    93    1292 
  U_FFT2/UMI_add_75_13_g1321/CO -       CI->CO F     FAX1           2 10.4   103   228    1520 
  U_FFT2/g22985/Q               -       C->Q   F     OA21X2         1  6.2    60   111    1631 
  U_FFT2/UMI_add_75_13_g1317/Q  -       A->Q   R     NO2X1          2 12.3   184   113    1745 
  U_FFT2/UMI_add_75_13_g1315/Q  -       A->Q   F     ON21X1         2 10.6   114    88    1832 
  U_FFT2/g22984/Q               -       C->Q   R     ON21X1         1  6.3   161    87    1919 
  U_FFT2/UMI_add_75_13_g1312/Q  -       A->Q   F     NA2X1          1 16.4   128    95    2014 
  U_FFT2/UMI_add_75_13_g1311/CO -       CI->CO F     FAX1           1  8.8    94   222    2236 
  U_FFT2/UMI_add_75_13_g1310/Q  -       A->Q   R     INX1           2 12.3    84    70    2306 
  U_FFT2/UMI_add_75_13_g1308/Q  -       A->Q   F     ON21X1         2 24.6   188   123    2428 
  U_FFT2/g22824/CO              -       A->CO  F     FAX4           1 16.4    83   290    2718 
  U_FFT2/UMI_add_75_13_g1304/CO -       CI->CO F     FAX1           1  8.8    94   212    2930 
  U_FFT2/UMI_add_75_13_g1303/Q  -       A->Q   R     INX1           2 12.1    84    69    2999 
  U_FFT2/UMI_add_75_13_g1301/Q  -       A->Q   F     ON21X1         1 16.4   152    97    3096 
  U_FFT2/UMI_add_75_13_g1300/CO -       CI->CO F     FAX1           2 14.8   124   251    3347 
  U_FFT2/UMI_add_75_13_g1299/Q  -       A->Q   R     INX1           2 13.6    94    79    3426 
  U_FFT2/UMI_add_75_13_g1298/Q  -       IN0->Q F     MU2IX1         1  5.4    97    77    3503 
  U_FFT2/g21104/Q               -       IN1->Q F     MU2X0          1  6.0   160   239    3742 
  U_FFT2/UMI_dx5_reg[20]/D      -       -      F     SDFRQX4        1    -     -     0    3742 
#----------------------------------------------------------------------------------------------



Path 47: MET (2253 ps) Setup Check with Pin U_FFT2/s6i_reg[19]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_FFT2/s5d1i_reg[1]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT2/s6i_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     291                  
       Uncertainty:-     400                  
     Required Time:=    5979                  
      Launch Clock:-       0                  
         Data Path:-    3726                  
             Slack:=    2253                  

#-----------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  U_FFT2/s5d1i_reg[1]/C     -       -     R     (arrival)  15992    -     0     -       0 
  U_FFT2/s5d1i_reg[1]/Q     -       C->Q  F     SDFRQX2        8 38.7   151   305     305 
  U_FFT2/add_335_17_g1432/Q -       B->Q  F     AND2X1         1  7.3    63   161     466 
  U_FFT2/add_335_17_g1408/Q -       B->Q  R     NO2X1          2 10.9   170   119     585 
  U_FFT2/add_335_17_g1406/Q -       A->Q  F     NO2X1          1  6.2    70    54     639 
  U_FFT2/add_335_17_g1404/Q -       A->Q  R     NO2X1          2 10.9   170   108     747 
  U_FFT2/add_335_17_g1402/Q -       A->Q  F     NO2X1          1  6.2    70    54     801 
  U_FFT2/add_335_17_g1400/Q -       A->Q  R     NO2X1          2 10.9   170   108     908 
  U_FFT2/add_335_17_g1398/Q -       A->Q  F     NO2X1          1  6.2    70    54     962 
  U_FFT2/add_335_17_g1396/Q -       A->Q  R     NO2X1          2 10.9   170   108    1070 
  U_FFT2/add_335_17_g1394/Q -       A->Q  F     NO2X1          1  6.2    70    54    1124 
  U_FFT2/add_335_17_g1392/Q -       A->Q  R     NO2X1          2 10.9   170   108    1232 
  U_FFT2/add_335_17_g1390/Q -       A->Q  F     NO2X1          1  6.2    70    54    1286 
  U_FFT2/add_335_17_g1388/Q -       A->Q  R     NO2X1          2 10.9   170   108    1394 
  U_FFT2/add_335_17_g1386/Q -       A->Q  F     NO2X1          1  6.2    70    54    1448 
  U_FFT2/add_335_17_g1384/Q -       A->Q  R     NO2X1          2 10.9   170   108    1556 
  U_FFT2/add_335_17_g1382/Q -       A->Q  F     NO2X1          1  6.2    70    54    1610 
  U_FFT2/add_335_17_g1380/Q -       A->Q  R     NO2X1          2 10.9   170   108    1718 
  U_FFT2/add_335_17_g1378/Q -       A->Q  F     NO2X1          1  6.2    70    54    1772 
  U_FFT2/add_335_17_g1376/Q -       A->Q  R     NO2X1          2 10.5   166   106    1877 
  U_FFT2/add_335_17_g1374/Q -       A->Q  F     NO2X1          1  6.2    78    54    1931 
  U_FFT2/add_335_17_g1372/Q -       A->Q  R     NO2X1          2 10.5   166   107    2038 
  U_FFT2/add_335_17_g1370/Q -       A->Q  F     NO2X1          1  6.2    78    54    2092 
  U_FFT2/add_335_17_g1368/Q -       A->Q  R     NO2X1          3 15.2   214   133    2225 
  U_FFT2/g22962/Q           -       A->Q  F     NO3X1          1  6.2   110    65    2290 
  U_FFT2/add_335_17_g1363/Q -       A->Q  R     NO2X1          1  6.6   146    93    2383 
  U_FFT2/g22961/Q           -       A->Q  R     OA21X2         1  6.2    61   131    2514 
  U_FFT2/add_335_17_g1355/Q -       A->Q  F     NO2X1          1  8.8    87    50    2564 
  U_FFT2/add_335_17_g1354/Q -       A->Q  R     NO2X2          2 10.7   108    76    2640 
  U_FFT2/add_335_17_g1352/Q -       A->Q  F     NO2X1          1  8.8    90    59    2699 
  U_FFT2/add_335_17_g1350/Q -       A->Q  R     NO2X2          2 10.7   108    77    2776 
  U_FFT2/add_335_17_g1348/Q -       A->Q  F     NO2X1          1  8.8    90    59    2835 
  U_FFT2/add_335_17_g1346/Q -       A->Q  R     NO2X2          2 10.7   108    77    2912 
  U_FFT2/add_335_17_g1345/Q -       A->Q  F     NO2X1          1  8.8    91    59    2971 
  U_FFT2/add_335_17_g1343/Q -       A->Q  R     NO2X2          2 14.4   126    88    3058 
  U_FFT2/add_335_17_g1482/Q -       A->Q  F     EN2X1          1  4.6    94   156    3214 
  U_FFT2/g21031/Q           -       C->Q  F     AO22X0         1  6.3   162   267    3481 
  U_FFT2/g20442/Q           -       E->Q  R     AN221X1        1  6.4   298   160    3641 
  U_FFT2/g20035/Q           -       A->Q  F     NA3X1          1  6.0   172    85    3726 
  U_FFT2/s6i_reg[19]/D      -       -     F     SDFRQX2        1    -     -     0    3726 
#-----------------------------------------------------------------------------------------



Path 48: MET (2253 ps) Setup Check with Pin U_FFT2/s6r_reg[19]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_FFT2/s5r_reg[1]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT2/s6r_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     291                  
       Uncertainty:-     400                  
     Required Time:=    5979                  
      Launch Clock:-       0                  
         Data Path:-    3726                  
             Slack:=    2253                  

#-------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U_FFT2/s5r_reg[1]/C        -       -      R     (arrival)  15992    -     0     -       0 
  U_FFT2/s5r_reg[1]/Q        -       C->Q   R     SDFRQX2       11 53.4   253   366     366 
  U_FFT2/sub_328_18_g1581/Q  -       A->Q   F     INX1           1  6.2    77    57     423 
  U_FFT2/sub_328_18_g1563/Q  -       A->Q   R     NO2X1          2 10.7   173   108     531 
  U_FFT2/sub_328_18_g1517/Q  -       B->Q   F     NO2X1          2 13.1   102    87     618 
  U_FFT2/sub_328_18_g1515/Q  -       A->Q   R     NO2X2          1  8.8   102    74     692 
  U_FFT2/sub_328_18_g1513/Q  -       A->Q   F     NO2X2          2 13.1    83    49     741 
  U_FFT2/sub_328_18_g1511/Q  -       A->Q   R     NO2X2          1  8.8   102    70     811 
  U_FFT2/sub_328_18_g1509/Q  -       A->Q   F     NO2X2          1 18.1    96    57     868 
  U_FFT2/sub_328_18_g1507/CO -       CI->CO F     FAX2           1 13.2    81   211    1079 
  U_FFT2/sub_328_18_g1506/Q  -       A->Q   R     INX2           2 11.6    51    43    1122 
  U_FFT2/sub_328_18_g1503/Q  -       A->Q   F     AN21X1         2 11.9   160    88    1210 
  U_FFT2/sub_328_18_g1500/Q  -       A->Q   R     ON21X1         2 15.0   247   177    1387 
  U_FFT2/sub_328_18_g1496/Q  -       A->Q   F     AN21X1         2 10.5   156   114    1501 
  U_FFT2/sub_328_18_g1494/Q  -       A->Q   F     OR2X2          2 11.8    57   146    1647 
  U_FFT2/g3/Q                -       B->Q   R     AN21X1         1 14.5   238   172    1820 
  U_FFT2/g22777/Q            -       B->Q   F     NO2I1X4        2 13.3    63    42    1861 
  U_FFT2/sub_328_18_g1488/Q  -       A->Q   R     NO2X2          1  8.8   102    66    1927 
  U_FFT2/sub_328_18_g1486/Q  -       A->Q   F     NO2X2          2 13.3    86    49    1976 
  U_FFT2/sub_328_18_g1484/Q  -       A->Q   R     NO2X2          1  8.8   102    71    2047 
  U_FFT2/sub_328_18_g1482/Q  -       A->Q   F     NO2X2          2 13.3    86    49    2096 
  U_FFT2/sub_328_18_g1480/Q  -       A->Q   R     NO2X2          1  8.8   102    71    2167 
  U_FFT2/sub_328_18_g1478/Q  -       A->Q   F     NO2X2          2 19.0    97    58    2225 
  U_FFT2/sub_328_18_g1476/Q  -       A->Q   R     NO2X4          1  8.8    85    61    2286 
  U_FFT2/sub_328_18_g1474/Q  -       A->Q   F     NO2X2          2 19.0    98    54    2340 
  U_FFT2/sub_328_18_g1472/Q  -       A->Q   R     NO2X4          1 14.5    98    69    2409 
  U_FFT2/sub_328_18_g1470/Q  -       A->Q   F     NO2X4          2 19.0    92    43    2452 
  U_FFT2/sub_328_18_g1468/Q  -       A->Q   R     NO2X4          1 14.5    98    68    2520 
  U_FFT2/sub_328_18_g1466/Q  -       A->Q   F     NO2X4          2 19.0    92    43    2563 
  U_FFT2/sub_328_18_g1464/Q  -       A->Q   R     NO2X4          1 14.5    98    68    2631 
  U_FFT2/sub_328_18_g1462/Q  -       A->Q   F     NO2X4          2 13.3    85    38    2669 
  U_FFT2/sub_328_18_g1460/Q  -       A->Q   R     NO2X2          1  8.8   102    71    2739 
  U_FFT2/sub_328_18_g1458/Q  -       A->Q   F     NO2X2          1 18.1    96    57    2796 
  U_FFT2/sub_328_18_g1456/CO -       CI->CO F     FAX2           2 14.0    83   213    3009 
  U_FFT2/g22776/Q            -       A->Q   F     EN2X1          1  4.6    94   145    3154 
  U_FFT2/g21060/Q            -       A->Q   F     AO22X0         1  6.3   154   327    3482 
  U_FFT2/g20460/Q            -       E->Q   R     AN221X1        1  6.4   315   158    3640 
  U_FFT2/g20048/Q            -       A->Q   F     NA3X1          1  6.0   172    86    3726 
  U_FFT2/s6r_reg[19]/D       -       -      F     SDFRQX2        1    -     -     0    3726 
#-------------------------------------------------------------------------------------------



Path 49: MET (2253 ps) Setup Check with Pin U_MPU_drr_reg[8]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[9]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3728                  
             Slack:=    2253                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[9]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[9]/Q                -       C->Q   R     SDFRQX4       40 262.7   524   502     502 
  U_MPU_mul_107_19/g20800/Q         -       A->Q   F     INX2           4  26.4   147    98     600 
  U_MPU_mul_107_19/g20978/Q         -       A->Q   F     AO22X4         2  15.8    66   217     817 
  U_MPU_mul_107_19/g20346/Q         -       B->Q   F     AND2X4         5  30.1    56   124     941 
  U_MPU_mul_107_19/g20321/Q         -       A->Q   R     INX2          13  68.5   178   112    1053 
  U_MPU_mul_107_19/g20231/Q         -       A->Q   F     ON22X1         1  19.5   192   135    1188 
  U_MPU_mul_107_19/cdnfadd_019_0/CO (p)     B->CO  F     FAX4           1  18.3    85   293    1481 
  U_MPU_mul_107_19/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   417    1898 
  U_MPU_mul_107_19/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2345 
  U_MPU_mul_107_19/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  18.9    82   431    2776 
  U_MPU_mul_107_19/g2/Q             -       A->Q   R     OR2X2          3  25.6   128   133    2910 
  U_MPU_mul_107_19/g19928/Q         -       B->Q   F     NA2X2          1   8.7    60    48    2958 
  U_MPU_mul_107_19/g19918/Q         -       A->Q   R     NA2X2          1  17.2   116    75    3032 
  U_MPU_mul_107_19/g19914/Q         -       B->Q   F     NA2X4          1  17.2    57    47    3080 
  U_MPU_mul_107_19/g19910/Q         -       B->Q   R     NA2X4          4  27.1   102    78    3157 
  U_MPU_mul_107_19/g19907/Q         -       A->Q   F     NA2X2          2  11.6    82    51    3208 
  U_MPU_mul_107_19/g19899/Q         -       A->Q   R     NA2X1          1   6.2   109    73    3281 
  U_MPU_mul_107_19/g20881/Q         -       A->Q   F     EN2X0          1   5.3   128   202    3483 
  g7322/Q                           -       IN0->Q F     MU2X0          1   6.0   159   244    3728 
  U_MPU_drr_reg[8]/D                -       -      F     SDFRQX2        1     -     -     0    3728 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 50: MET (2254 ps) Setup Check with Pin U_MPU_dir_reg[10]/C->D
           View: nominal_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     289                  
       Uncertainty:-     400                  
     Required Time:=    5981                  
      Launch Clock:-       0                  
         Data Path:-    3727                  
             Slack:=    2254                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q   R     SDFRQX2        4  86.1   377   438     438 
  U_MPU_mul_108_17/g20831/Q         -       A->Q   F     INX8          24 167.6   157   124     562 
  U_MPU_mul_108_17/g20821/Q         -       A->Q   R     INX4           6  41.7    81    70     632 
  U_MPU_mul_108_17/g20627/Q         -       B->Q   F     NO2X2          1  14.5    62    57     689 
  U_MPU_mul_108_17/g20609/Q         -       A->Q   R     NO2X4         11  72.3   237   142     830 
  U_MPU_mul_108_17/g20346/Q         -       A->Q   R     AND2X4         5  30.1    86   128     958 
  U_MPU_mul_108_17/g20321/Q         -       A->Q   F     INX2          13  68.5   149   110    1068 
  U_MPU_mul_108_17/g20231/Q         -       A->Q   R     ON22X1         1  19.5   359   181    1248 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.3    79   226    1474 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  20.2    85   416    1890 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  19.5    83   448    2338 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  18.9    82   431    2769 
  U_MPU_mul_108_17/g2/Q             -       A->Q   R     OR2X2          3  25.6   128   133    2902 
  U_MPU_mul_108_17/g19928/Q         -       B->Q   F     NA2X2          1   8.7    60    48    2950 
  U_MPU_mul_108_17/g19918/Q         -       A->Q   R     NA2X2          1  17.2   116    75    3025 
  U_MPU_mul_108_17/g19914/Q         -       B->Q   F     NA2X4          1  17.2    58    47    3072 
  U_MPU_mul_108_17/g19910/Q         -       B->Q   R     NA2X4          4  27.1   102    78    3150 
  U_MPU_mul_108_17/g19906/Q         -       A->Q   F     NA2X2          1  16.6    85    60    3210 
  U_MPU_mul_108_17/g20949/Q         -       B->Q   R     NA2I1X4        4  21.7    91    76    3286 
  U_MPU_mul_108_17/g20884/Q         -       A->Q   F     EN2X0          1   5.3   128   197    3482 
  g7460/Q                           -       IN0->Q F     MU2X0          1   6.0   159   244    3727 
  U_MPU_dir_reg[10]/D               -       -      F     SDFRQX2        1     -     -     0    3727 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized

