
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-5.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2727448 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6429021 heartbeat IPC: 2.70155 cumulative IPC: 3.11089 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10314836 heartbeat IPC: 2.57346 cumulative IPC: 2.90843 (Simulation time: 0 hr 3 min 28 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 14198210 heartbeat IPC: 2.57508 cumulative IPC: 2.81726 (Simulation time: 0 hr 4 min 46 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 14198210 (Simulation time: 0 hr 4 min 46 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 78569353 heartbeat IPC: 0.155349 cumulative IPC: 0.155349 (Simulation time: 0 hr 12 min 59 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 142586555 heartbeat IPC: 0.156208 cumulative IPC: 0.155777 (Simulation time: 0 hr 17 min 36 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 206831419 heartbeat IPC: 0.155654 cumulative IPC: 0.155736 (Simulation time: 0 hr 21 min 22 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 271077333 heartbeat IPC: 0.155652 cumulative IPC: 0.155715 (Simulation time: 0 hr 25 min 7 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 335367606 heartbeat IPC: 0.155545 cumulative IPC: 0.155681 (Simulation time: 0 hr 28 min 52 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 399652562 heartbeat IPC: 0.155557 cumulative IPC: 0.15566 (Simulation time: 0 hr 32 min 37 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 464102895 heartbeat IPC: 0.155158 cumulative IPC: 0.155589 (Simulation time: 0 hr 36 min 39 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 528489832 heartbeat IPC: 0.155311 cumulative IPC: 0.155554 (Simulation time: 0 hr 40 min 32 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 592988498 heartbeat IPC: 0.155042 cumulative IPC: 0.155497 (Simulation time: 0 hr 44 min 18 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 657323512 heartbeat IPC: 0.155436 cumulative IPC: 0.155491 (Simulation time: 0 hr 48 min 11 sec) 
Finished CPU 0 instructions: 100000000 cycles: 643125302 cumulative IPC: 0.155491 (Simulation time: 0 hr 48 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155491 instructions: 100000000 cycles: 643125302
cpu0_DTLB TOTAL     ACCESS:   39593862  HIT:   27449949  MISS:   12143913
cpu0_DTLB LOAD      ACCESS:   38399372  HIT:   26265575  MISS:   12133797
cpu0_DTLB RFO       ACCESS:    1194490  HIT:    1184374  MISS:      10116
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31576 cycles
cpu0_DTLB MSHR FULL EVENTS: 2 MSHR MERGE EVENTS: 112927
cpu0_ITLB TOTAL     ACCESS:    2716004  HIT:    2716004  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2716004  HIT:    2716004  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12143913  HIT:   12124688  MISS:      19225
cpu0_STLB LOAD      ACCESS:   12133797  HIT:   12114572  MISS:      19225
cpu0_STLB RFO       ACCESS:      10116  HIT:      10116  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.455 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   35969326  HIT:   17788614  MISS:   18180712
cpu0_L1D LOAD      ACCESS:   34754283  HIT:   16591317  MISS:   18162966
cpu0_L1D RFO       ACCESS:    1195818  HIT:    1195818  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19225  HIT:       1479  MISS:      17746
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.9161 cycles
cpu0_L1D MSHR FULL EVENTS: 15 MSHR MERGE EVENTS: 3366185
cpu0_L2C TOTAL     ACCESS:   18225303  HIT:    8585766  MISS:    9639530
cpu0_L2C LOAD      ACCESS:   18162965  HIT:    8523900  MISS:    9639065
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      44592  HIT:      44585  MISS:          7
cpu0_L2C TRANSLATION ACCESS:      17746  HIT:      17281  MISS:        465
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 32.905 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19279056  HIT:    8401455  MISS:    1238074
LLC LOAD      ACCESS:    9639054  HIT:    8400984  MISS:    1238070
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9639537  HIT:         10  MISS:    9639527
LLC TRANSLATION ACCESS:        465  HIT:        461  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 93.688 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     853626  ROW_BUFFER_MISS:     384448
 DBUS AVG_CONGESTED_CYCLE:    3.17999
 WQ ROW_BUFFER_HIT:       5865  ROW_BUFFER_MISS:      31147  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5506% MPKI: 8.49362 Average ROB Occupancy at Mispredict: 345.831
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.49362
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

