Analysis & Synthesis report for VGA
Thu Dec 04 00:33:08 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |playGame|fsm:fsmMod|presentState
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0|altsyncram_vmi1:auto_generated
 17. Source assignments for draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0|altsyncram_tl61:auto_generated
 18. Parameter Settings for User Entity Instance: arrowKeys:arrowMod
 19. Parameter Settings for User Entity Instance: draw:drawMod
 20. Parameter Settings for User Entity Instance: ssegment:segMod2
 21. Parameter Settings for User Entity Instance: ssegment:segMod3
 22. Parameter Settings for User Entity Instance: draw:dw
 23. Parameter Settings for Inferred Entity Instance: draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0
 24. Parameter Settings for Inferred Entity Instance: draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "draw:dw"
 27. Port Connectivity Checks: "ssegment:segMod3"
 28. Port Connectivity Checks: "ssegment:segMod2"
 29. Port Connectivity Checks: "draw:drawMod|cards6x6:cd6x6"
 30. Port Connectivity Checks: "draw:drawMod|dualPortMem:dpm"
 31. Port Connectivity Checks: "draw:drawMod"
 32. Port Connectivity Checks: "compareCards:compMod|mem64:mr64"
 33. Port Connectivity Checks: "compareCards:compMod"
 34. Port Connectivity Checks: "arrowKeys:arrowMod"
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 04 00:33:08 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; VGA                                        ;
; Top-level Entity Name              ; playGame                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 486                                        ;
;     Total combinational functions  ; 448                                        ;
;     Dedicated logic registers      ; 243                                        ;
; Total registers                    ; 243                                        ;
; Total pins                         ; 92                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 442,368                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F29C7       ;                    ;
; Top-level entity name                                                      ; playGame           ; VGA                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                         ; Library ;
+------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; arrowKeys.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/arrowKeys.sv                             ;         ;
; draw.sv                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/draw.sv                                  ;         ;
; mem64.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/mem64.sv                                 ;         ;
; compareCards.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/compareCards.sv                          ;         ;
; playGame.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/playGame.sv                              ;         ;
; synch.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/synch.v                                  ;         ;
; ssegment.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/ssegment.v                               ;         ;
; gridLED.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/gridLED.sv                               ;         ;
; puzzle1.txt                              ; yes             ; Auto-Found File                                       ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/puzzle1.txt                              ;         ;
; fsm.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/fsm.sv                                   ;         ;
; dualportmem.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/dualportmem.sv                           ;         ;
; box.txt                                  ; yes             ; Auto-Found File                                       ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/box.txt                                  ;         ;
; cards6x6.sv                              ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/cards6x6.sv                              ;         ;
; cards6x6.txt                             ; yes             ; Auto-Found File                                       ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/cards6x6.txt                             ;         ;
; clockdiv.sv                              ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/clockdiv.sv                              ;         ;
; hvsync_generator.v                       ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/hvsync_generator.v                       ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; aglobal131.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                        ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_vmi1.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/db/altsyncram_vmi1.tdf                   ;         ;
; db/vga.ram0_dualportmem_2281280c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/db/vga.ram0_dualportmem_2281280c.hdl.mif ;         ;
; db/decode_bua.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/db/decode_bua.tdf                        ;         ;
; db/mux_oob.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/db/mux_oob.tdf                           ;         ;
; db/altsyncram_tl61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/db/altsyncram_tl61.tdf                   ;         ;
; db/vga.ram0_cards6x6_8fa761c7.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/db/vga.ram0_cards6x6_8fa761c7.hdl.mif    ;         ;
; db/decode_c8a.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/db/decode_c8a.tdf                        ;         ;
; db/mux_umb.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/db/mux_umb.tdf                           ;         ;
+------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 486         ;
;                                             ;             ;
; Total combinational functions               ; 448         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 226         ;
;     -- 3 input functions                    ; 40          ;
;     -- <=2 input functions                  ; 182         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 294         ;
;     -- arithmetic mode                      ; 154         ;
;                                             ;             ;
; Total registers                             ; 243         ;
;     -- Dedicated logic registers            ; 243         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 92          ;
; Total memory bits                           ; 442368      ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 272         ;
; Total fan-out                               ; 3637        ;
; Average fan-out                             ; 3.91        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |playGame                                    ; 448 (13)          ; 243 (3)      ; 442368      ; 0            ; 0       ; 0         ; 92   ; 0            ; |playGame                                                                                                ; work         ;
;    |arrowKeys:arrowMod|                      ; 57 (57)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|arrowKeys:arrowMod                                                                             ; work         ;
;    |clockdiv:cd|                             ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|clockdiv:cd                                                                                    ; work         ;
;    |compareCards:compMod|                    ; 83 (63)           ; 68 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|compareCards:compMod                                                                           ; work         ;
;       |mem64:mr64|                           ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|compareCards:compMod|mem64:mr64                                                                ; work         ;
;    |draw:drawMod|                            ; 75 (75)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:drawMod                                                                                   ; work         ;
;    |draw:dw|                                 ; 75 (22)           ; 6 (1)        ; 442368      ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw                                                                                        ; work         ;
;       |cards6x6:cd6x6|                       ; 3 (0)             ; 1 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|cards6x6:cd6x6                                                                         ; work         ;
;          |altsyncram:ram_rtl_0|              ; 3 (0)             ; 1 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0                                                    ; work         ;
;             |altsyncram_tl61:auto_generated| ; 3 (0)             ; 1 (1)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0|altsyncram_tl61:auto_generated                     ; work         ;
;                |mux_umb:mux2|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0|altsyncram_tl61:auto_generated|mux_umb:mux2        ; work         ;
;       |dualPortMem:dpm|                      ; 50 (0)            ; 4 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|dualPortMem:dpm                                                                        ; work         ;
;          |altsyncram:ram_rtl_0|              ; 50 (0)            ; 4 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0                                                   ; work         ;
;             |altsyncram_vmi1:auto_generated| ; 50 (0)            ; 4 (4)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0|altsyncram_vmi1:auto_generated                    ; work         ;
;                |decode_bua:decode2|          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0|altsyncram_vmi1:auto_generated|decode_bua:decode2 ; work         ;
;                |mux_oob:mux3|                ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0|altsyncram_vmi1:auto_generated|mux_oob:mux3       ; work         ;
;    |fsm:fsmMod|                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|fsm:fsmMod                                                                                     ; work         ;
;    |gridLED:ledMod|                          ; 62 (62)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|gridLED:ledMod                                                                                 ; work         ;
;    |hvsync_generator:syncgen|                ; 31 (31)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|hvsync_generator:syncgen                                                                       ; work         ;
;    |synch:syncMod|                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |playGame|synch:syncMod                                                                                  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0|altsyncram_tl61:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 16384        ; 3            ; --           ; --           ; 49152  ; db/VGA.ram0_cards6x6_8fa761c7.hdl.mif    ;
; draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0|altsyncram_vmi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 3            ; 131072       ; 3            ; 393216 ; db/VGA.ram0_dualPortMem_2281280c.hdl.mif ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |playGame|fsm:fsmMod|presentState                                                            ;
+-----------------------+-----------------------+----------------------+-------------------+-------------------+
; Name                  ; presentState.gameover ; presentState.rungame ; presentState.menu ; presentState.idle ;
+-----------------------+-----------------------+----------------------+-------------------+-------------------+
; presentState.idle     ; 0                     ; 0                    ; 0                 ; 0                 ;
; presentState.menu     ; 0                     ; 0                    ; 1                 ; 1                 ;
; presentState.rungame  ; 0                     ; 1                    ; 0                 ; 1                 ;
; presentState.gameover ; 1                     ; 0                    ; 0                 ; 1                 ;
+-----------------------+-----------------------+----------------------+-------------------+-------------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------------+---------------------------------------------+
; Register name                                ; Reason for Removal                          ;
+----------------------------------------------+---------------------------------------------+
; arrowKeys:arrowMod|currentMem[0]             ; Merged with gridLED:ledMod|cardmem1[0]      ;
; arrowKeys:arrowMod|currentMem[1]             ; Merged with gridLED:ledMod|cardmem1[1]      ;
; arrowKeys:arrowMod|currentMem[2]             ; Merged with gridLED:ledMod|cardmem1[2]      ;
; arrowKeys:arrowMod|currentMem[3]             ; Merged with gridLED:ledMod|cardmem1[3]      ;
; arrowKeys:arrowMod|currentMem[4]             ; Merged with gridLED:ledMod|cardmem1[4]      ;
; arrowKeys:arrowMod|currentMem[5]             ; Merged with gridLED:ledMod|cardmem1[5]      ;
; draw:dw|dpm_en                               ; Merged with draw:drawMod|dpm_en             ;
; draw:dw|dpm_addr_A[0]                        ; Merged with draw:drawMod|dpm_addr_A[0]      ;
; draw:dw|dpm_addr_A[1]                        ; Merged with draw:drawMod|dpm_addr_A[1]      ;
; draw:dw|dpm_addr_A[2]                        ; Merged with draw:drawMod|dpm_addr_A[2]      ;
; draw:dw|dpm_addr_A[3]                        ; Merged with draw:drawMod|dpm_addr_A[3]      ;
; draw:dw|dpm_addr_A[4]                        ; Merged with draw:drawMod|dpm_addr_A[4]      ;
; draw:dw|dpm_addr_A[5]                        ; Merged with draw:drawMod|dpm_addr_A[5]      ;
; draw:dw|dpm_addr_A[6]                        ; Merged with draw:drawMod|dpm_addr_A[6]      ;
; draw:dw|dpm_addr_A[7]                        ; Merged with draw:drawMod|dpm_addr_A[7]      ;
; draw:dw|dpm_addr_A[8]                        ; Merged with draw:drawMod|dpm_addr_A[8]      ;
; draw:dw|dpm_addr_A[9]                        ; Merged with draw:drawMod|dpm_addr_A[9]      ;
; draw:dw|dpm_addr_A[10]                       ; Merged with draw:drawMod|dpm_addr_A[10]     ;
; draw:dw|dpm_addr_A[11]                       ; Merged with draw:drawMod|dpm_addr_A[11]     ;
; draw:dw|dpm_addr_A[12]                       ; Merged with draw:drawMod|dpm_addr_A[12]     ;
; draw:dw|dpm_addr_A[13]                       ; Merged with draw:drawMod|dpm_addr_A[13]     ;
; draw:dw|dpm_addr_A[14]                       ; Merged with draw:drawMod|dpm_addr_A[14]     ;
; draw:dw|dpm_addr_A[15]                       ; Merged with draw:drawMod|dpm_addr_A[15]     ;
; draw:dw|dpm_addr_A[16]                       ; Merged with draw:drawMod|dpm_addr_A[16]     ;
; draw:dw|mem_col[7]                           ; Merged with draw:drawMod|mem_col[7]         ;
; draw:dw|mem_col[6]                           ; Merged with draw:drawMod|mem_col[6]         ;
; draw:dw|mem_col[5]                           ; Merged with draw:drawMod|mem_col[5]         ;
; draw:dw|mem_col[4]                           ; Merged with draw:drawMod|mem_col[4]         ;
; draw:dw|mem_col[3]                           ; Merged with draw:drawMod|mem_col[3]         ;
; draw:dw|mem_col[2]                           ; Merged with draw:drawMod|mem_col[2]         ;
; draw:dw|mem_col[1]                           ; Merged with draw:drawMod|mem_col[1]         ;
; draw:dw|mem_col[0]                           ; Merged with draw:drawMod|mem_col[0]         ;
; draw:dw|mem_row[7]                           ; Merged with draw:drawMod|mem_row[7]         ;
; draw:dw|mem_row[6]                           ; Merged with draw:drawMod|mem_row[6]         ;
; draw:dw|mem_row[5]                           ; Merged with draw:drawMod|mem_row[5]         ;
; draw:dw|mem_row[4]                           ; Merged with draw:drawMod|mem_row[4]         ;
; draw:dw|mem_row[3]                           ; Merged with draw:drawMod|mem_row[3]         ;
; draw:dw|mem_row[2]                           ; Merged with draw:drawMod|mem_row[2]         ;
; draw:dw|mem_row[1]                           ; Merged with draw:drawMod|mem_row[1]         ;
; draw:dw|mem_row[0]                           ; Merged with draw:drawMod|mem_row[0]         ;
; draw:dw|cd6x6_addr_B[0]                      ; Merged with draw:drawMod|cd6x6_addr_B[0]    ;
; draw:dw|cd6x6_addr_B[1]                      ; Merged with draw:drawMod|cd6x6_addr_B[1]    ;
; draw:dw|cd6x6_addr_B[2]                      ; Merged with draw:drawMod|cd6x6_addr_B[2]    ;
; draw:dw|cd6x6_addr_B[3]                      ; Merged with draw:drawMod|cd6x6_addr_B[3]    ;
; draw:dw|cd6x6_addr_B[4]                      ; Merged with draw:drawMod|cd6x6_addr_B[4]    ;
; draw:dw|cd6x6_addr_B[5]                      ; Merged with draw:drawMod|cd6x6_addr_B[5]    ;
; draw:dw|cd6x6_addr_B[6]                      ; Merged with draw:drawMod|cd6x6_addr_B[6]    ;
; draw:dw|cd6x6_addr_B[7]                      ; Merged with draw:drawMod|cd6x6_addr_B[7]    ;
; draw:dw|cd6x6_addr_B[8]                      ; Merged with draw:drawMod|cd6x6_addr_B[8]    ;
; draw:dw|cd6x6_addr_B[9]                      ; Merged with draw:drawMod|cd6x6_addr_B[9]    ;
; draw:dw|cd6x6_addr_B[10]                     ; Merged with draw:drawMod|cd6x6_addr_B[10]   ;
; draw:dw|cd6x6_addr_B[11]                     ; Merged with draw:drawMod|cd6x6_addr_B[11]   ;
; draw:dw|cd6x6_addr_B[12]                     ; Merged with draw:drawMod|cd6x6_addr_B[12]   ;
; draw:dw|cd6x6_addr_B[13]                     ; Merged with draw:drawMod|cd6x6_addr_B[13]   ;
; draw:drawMod|dpm_re                          ; Stuck at GND due to stuck port data_in      ;
; draw:drawMod|dualPortMem:dpm|dataOut_B[0..2] ; Stuck at GND due to stuck port clock_enable ;
; gridLED:ledMod|foundLocs[0..35]              ; Stuck at VCC due to stuck port data_in      ;
; compareCards:compMod|card1Loc[0..5]          ; Lost fanout                                 ;
; compareCards:compMod|card2Loc[0..5]          ; Lost fanout                                 ;
; fsm:fsmMod|presentState~2                    ; Lost fanout                                 ;
; fsm:fsmMod|presentState~3                    ; Lost fanout                                 ;
; fsm:fsmMod|presentState~4                    ; Lost fanout                                 ;
; Total Number of Removed Registers = 109      ;                                             ;
+----------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                              ;
+------------------------------+---------------------------+---------------------------------------------------------------------+
; gridLED:ledMod|foundLocs[35] ; Stuck at VCC              ; compareCards:compMod|card1Loc[5], compareCards:compMod|card1Loc[4], ;
;                              ; due to stuck port data_in ; compareCards:compMod|card1Loc[3], compareCards:compMod|card1Loc[2], ;
;                              ;                           ; compareCards:compMod|card1Loc[1], compareCards:compMod|card2Loc[5], ;
;                              ;                           ; compareCards:compMod|card2Loc[4], compareCards:compMod|card2Loc[3], ;
;                              ;                           ; compareCards:compMod|card2Loc[2]                                    ;
; draw:drawMod|dpm_re          ; Stuck at GND              ; draw:drawMod|dualPortMem:dpm|dataOut_B[0],                          ;
;                              ; due to stuck port data_in ; draw:drawMod|dualPortMem:dpm|dataOut_B[1],                          ;
;                              ;                           ; draw:drawMod|dualPortMem:dpm|dataOut_B[2]                           ;
+------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 243   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 87    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; draw:drawMod|dpm_en                    ; 6       ;
; synch:syncMod|int_a                    ; 1       ;
; compareCards:compMod|foundPair         ; 3       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+-----------------------------------------+-----------------------------------+------+
; Register Name                           ; Megafunction                      ; Type ;
+-----------------------------------------+-----------------------------------+------+
; draw:dw|dualPortMem:dpm|dataOut_B[0..2] ; draw:dw|dualPortMem:dpm|ram_rtl_0 ; RAM  ;
; draw:dw|cards6x6:cd6x6|dataOut_B[0..2]  ; draw:dw|cards6x6:cd6x6|ram_rtl_0  ; RAM  ;
+-----------------------------------------+-----------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |playGame|draw:drawMod|mem_row[7]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |playGame|draw:drawMod|mem_col[7]      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |playGame|draw:drawMod|cd6x6_addr_B[6] ;
; 21:1               ; 5 bits    ; 70 LEs        ; 20 LEs               ; 50 LEs                 ; No         ; |playGame|arrowKeys:arrowMod|mem6x6[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0|altsyncram_vmi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0|altsyncram_tl61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrowKeys:arrowMod ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; MAXCOL         ; 6     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:drawMod ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; MAX_COL        ; 256   ; Signed Integer                   ;
; GAP            ; 5     ; Signed Integer                   ;
; C_LENGTH       ; 16    ; Signed Integer                   ;
; C_HEIGHT       ; 20    ; Signed Integer                   ;
; START_POS_X    ; 68    ; Signed Integer                   ;
; START_POS_Y    ; 45    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssegment:segMod2 ;
+----------------+---------+------------------------------------+
; Parameter Name ; Value   ; Type                               ;
+----------------+---------+------------------------------------+
; s0             ; 0000001 ; Unsigned Binary                    ;
; s1             ; 1001111 ; Unsigned Binary                    ;
; s2             ; 0010010 ; Unsigned Binary                    ;
; s3             ; 0000110 ; Unsigned Binary                    ;
; s4             ; 1001100 ; Unsigned Binary                    ;
; s5             ; 0100100 ; Unsigned Binary                    ;
; s6             ; 0100000 ; Unsigned Binary                    ;
; s7             ; 0001111 ; Unsigned Binary                    ;
; s8             ; 0000000 ; Unsigned Binary                    ;
; s9             ; 0000100 ; Unsigned Binary                    ;
+----------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssegment:segMod3 ;
+----------------+---------+------------------------------------+
; Parameter Name ; Value   ; Type                               ;
+----------------+---------+------------------------------------+
; s0             ; 0000001 ; Unsigned Binary                    ;
; s1             ; 1001111 ; Unsigned Binary                    ;
; s2             ; 0010010 ; Unsigned Binary                    ;
; s3             ; 0000110 ; Unsigned Binary                    ;
; s4             ; 1001100 ; Unsigned Binary                    ;
; s5             ; 0100100 ; Unsigned Binary                    ;
; s6             ; 0100000 ; Unsigned Binary                    ;
; s7             ; 0001111 ; Unsigned Binary                    ;
; s8             ; 0000000 ; Unsigned Binary                    ;
; s9             ; 0000100 ; Unsigned Binary                    ;
+----------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:dw ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; MAX_COL        ; 256   ; Signed Integer              ;
; GAP            ; 5     ; Signed Integer              ;
; C_LENGTH       ; 16    ; Signed Integer              ;
; C_HEIGHT       ; 20    ; Signed Integer              ;
; START_POS_X    ; 68    ; Signed Integer              ;
; START_POS_Y    ; 45    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0  ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped        ;
; WIDTH_A                            ; 3                                        ; Untyped        ;
; WIDTHAD_A                          ; 17                                       ; Untyped        ;
; NUMWORDS_A                         ; 131072                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 3                                        ; Untyped        ;
; WIDTHAD_B                          ; 17                                       ; Untyped        ;
; NUMWORDS_B                         ; 131072                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; INIT_FILE                          ; db/VGA.ram0_dualPortMem_2281280c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_vmi1                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------+-----------------+
; Parameter Name                     ; Value                                 ; Type            ;
+------------------------------------+---------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped         ;
; OPERATION_MODE                     ; ROM                                   ; Untyped         ;
; WIDTH_A                            ; 3                                     ; Untyped         ;
; WIDTHAD_A                          ; 14                                    ; Untyped         ;
; NUMWORDS_A                         ; 16384                                 ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped         ;
; WIDTH_B                            ; 1                                     ; Untyped         ;
; WIDTHAD_B                          ; 1                                     ; Untyped         ;
; NUMWORDS_B                         ; 1                                     ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped         ;
; BYTE_SIZE                          ; 8                                     ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped         ;
; INIT_FILE                          ; db/VGA.ram0_cards6x6_8fa761c7.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_tl61                       ; Untyped         ;
+------------------------------------+---------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 3                                            ;
;     -- NUMWORDS_A                         ; 131072                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 3                                            ;
;     -- NUMWORDS_B                         ; 131072                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 3                                            ;
;     -- NUMWORDS_A                         ; 16384                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:dw"                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; horReg     ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "horReg[10..10]" will be connected to GND. ;
; verReg     ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "verReg[9..9]" will be connected to GND.    ;
; clock2     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; A          ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; keys       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; inputState ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ssegment:segMod3"                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "data_in[5..5]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ssegment:segMod2"                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "data_in[5..5]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:drawMod|cards6x6:cd6x6"                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WE_B      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dataIn_A  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dataIn_B  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dataOut_A ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:drawMod|dualPortMem:dpm"                                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WE_B      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dataIn_B  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dataOut_A ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:drawMod"                                                                                                                                           ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inputState ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "inputState[3..3]" will be connected to GND. ;
; clock2     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; horReg     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; verReg     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "compareCards:compMod|mem64:mr64"                                                                                                              ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WE     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RE     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wAddr  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dataIn ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "compareCards:compMod"                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data1      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; data2      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cardOneTwo ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pairsFound ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arrowKeys:arrowMod"                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 04 00:33:04 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file arrowkeys.sv
    Info (12023): Found entity 1: arrowKeys
Info (12021): Found 1 design units, including 1 entities, in source file draw.sv
    Info (12023): Found entity 1: draw
Info (12021): Found 1 design units, including 1 entities, in source file mem64.sv
    Info (12023): Found entity 1: mem64
Info (12021): Found 1 design units, including 1 entities, in source file comparecards.sv
    Info (12023): Found entity 1: compareCards
Info (12021): Found 1 design units, including 1 entities, in source file testcompare.sv
    Info (12023): Found entity 1: testCompare
Info (12021): Found 1 design units, including 1 entities, in source file playgametest.sv
    Info (12023): Found entity 1: playGameTets
Info (12021): Found 1 design units, including 1 entities, in source file playgame.sv
    Info (12023): Found entity 1: playGame
Info (12021): Found 1 design units, including 1 entities, in source file synch.v
    Info (12023): Found entity 1: synch
Info (12021): Found 1 design units, including 1 entities, in source file ssegment.v
    Info (12023): Found entity 1: ssegment
Info (12021): Found 1 design units, including 1 entities, in source file ledmem.v
    Info (12023): Found entity 1: LEDmem
Info (12021): Found 1 design units, including 1 entities, in source file gridled.sv
    Info (12023): Found entity 1: gridLED
Info (12021): Found 1 design units, including 1 entities, in source file testgrid.sv
    Info (12023): Found entity 1: testGrid
Warning (10236): Verilog HDL Implicit Net warning at playGame.sv(65): created implicit net for "horMax"
Warning (10236): Verilog HDL Implicit Net warning at playGame.sv(66): created implicit net for "verMax"
Warning (10236): Verilog HDL Implicit Net warning at playGame.sv(68): created implicit net for "clockOut"
Info (12127): Elaborating entity "playGame" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at playGame.sv(65): object "horMax" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at playGame.sv(66): object "verMax" assigned a value but never read
Warning (10858): Verilog HDL warning at playGame.sv(49): object horReg used but never assigned
Warning (10858): Verilog HDL warning at playGame.sv(50): object verReg used but never assigned
Warning (10036): Verilog HDL or VHDL warning at playGame.sv(61): object "border" assigned a value but never read
Warning (10034): Output port "seg1" at playGame.sv(14) has no driver
Warning (10034): Output port "seg2" at playGame.sv(14) has no driver
Info (12128): Elaborating entity "synch" for hierarchy "synch:syncMod"
Warning (12125): Using design file fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fsm
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:fsmMod"
Info (12128): Elaborating entity "arrowKeys" for hierarchy "arrowKeys:arrowMod"
Warning (10230): Verilog HDL assignment warning at arrowKeys.sv(61): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at arrowKeys.sv(68): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at arrowKeys.sv(75): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at arrowKeys.sv(82): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at arrowKeys.sv(55): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at arrowKeys.sv(102): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at arrowKeys.sv(106): truncated value with size 32 to match size of target (2)
Info (10264): Verilog HDL Case Statement information at arrowKeys.sv(99): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "compareCards" for hierarchy "compareCards:compMod"
Info (12128): Elaborating entity "mem64" for hierarchy "compareCards:compMod|mem64:mr64"
Info (12128): Elaborating entity "draw" for hierarchy "draw:drawMod"
Warning (10036): Verilog HDL or VHDL warning at draw.sv(24): object "update" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at draw.sv(30): object "counter" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at draw.sv(36): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at draw.sv(69): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at draw.sv(71): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at draw.sv(99): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at draw.sv(107): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at draw.sv(132): truncated value with size 32 to match size of target (17)
Warning (12125): Using design file dualportmem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dualPortMem
Info (12128): Elaborating entity "dualPortMem" for hierarchy "draw:drawMod|dualPortMem:dpm"
Warning (10850): Verilog HDL warning at dualportmem.sv(20): number of words (783) in memory file does not match the number of elements in the address range [0:131071]
Warning (12125): Using design file cards6x6.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cards6x6
Info (12128): Elaborating entity "cards6x6" for hierarchy "draw:drawMod|cards6x6:cd6x6"
Warning (10850): Verilog HDL warning at cards6x6.sv(20): number of words (14985) in memory file does not match the number of elements in the address range [0:16383]
Info (12128): Elaborating entity "gridLED" for hierarchy "gridLED:ledMod"
Warning (10855): Verilog HDL warning at gridLED.sv(19): initial value for variable LEDs should be constant
Warning (10855): Verilog HDL warning at gridLED.sv(19): initial value for variable foundLocs should be constant
Info (12128): Elaborating entity "ssegment" for hierarchy "ssegment:segMod2"
Warning (12125): Using design file clockdiv.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clockdiv
Info (12128): Elaborating entity "clockdiv" for hierarchy "clockdiv:cd"
Warning (12125): Using design file hvsync_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hvsync_generator
Info (12128): Elaborating entity "hvsync_generator" for hierarchy "hvsync_generator:syncgen"
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(17): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(20): truncated value with size 32 to match size of target (9)
Warning (276027): Inferred dual-clock RAM node "draw:dw|dualPortMem:dpm|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "draw:dw|cards6x6:cd6x6|ram" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "compareCards:compMod|mem64:mr64|ram" is uninferred due to inappropriate RAM size
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "draw:dw|dualPortMem:dpm|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 131072
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 131072
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VGA.ram0_dualPortMem_2281280c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "draw:dw|cards6x6:cd6x6|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VGA.ram0_cards6x6_8fa761c7.hdl.mif
Info (12130): Elaborated megafunction instantiation "draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "draw:dw|dualPortMem:dpm|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "131072"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "131072"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VGA.ram0_dualPortMem_2281280c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmi1.tdf
    Info (12023): Found entity 1: altsyncram_vmi1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf
    Info (12023): Found entity 1: decode_bua
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob
Info (12130): Elaborated megafunction instantiation "draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "draw:dw|cards6x6:cd6x6|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VGA.ram0_cards6x6_8fa761c7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tl61.tdf
    Info (12023): Found entity 1: altsyncram_tl61
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_umb.tdf
    Info (12023): Found entity 1: mux_umb
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rgb[0]" is stuck at GND
    Warning (13410): Pin "rgb[1]" is stuck at GND
    Warning (13410): Pin "rgb[2]" is stuck at GND
    Warning (13410): Pin "seg1[0]" is stuck at GND
    Warning (13410): Pin "seg1[1]" is stuck at GND
    Warning (13410): Pin "seg1[2]" is stuck at GND
    Warning (13410): Pin "seg1[3]" is stuck at GND
    Warning (13410): Pin "seg1[4]" is stuck at GND
    Warning (13410): Pin "seg1[5]" is stuck at GND
    Warning (13410): Pin "seg1[6]" is stuck at GND
    Warning (13410): Pin "seg2[0]" is stuck at GND
    Warning (13410): Pin "seg2[1]" is stuck at GND
    Warning (13410): Pin "seg2[2]" is stuck at GND
    Warning (13410): Pin "seg2[3]" is stuck at GND
    Warning (13410): Pin "seg2[4]" is stuck at GND
    Warning (13410): Pin "seg2[5]" is stuck at GND
    Warning (13410): Pin "seg2[6]" is stuck at GND
    Warning (13410): Pin "seg3[0]" is stuck at VCC
    Warning (13410): Pin "seg3[1]" is stuck at GND
    Warning (13410): Pin "seg3[2]" is stuck at GND
    Warning (13410): Pin "seg3[3]" is stuck at GND
    Warning (13410): Pin "seg3[4]" is stuck at GND
    Warning (13410): Pin "seg3[5]" is stuck at GND
    Warning (13410): Pin "seg3[6]" is stuck at GND
    Warning (13410): Pin "seg4[0]" is stuck at VCC
    Warning (13410): Pin "seg4[1]" is stuck at GND
    Warning (13410): Pin "seg4[2]" is stuck at GND
    Warning (13410): Pin "seg4[3]" is stuck at GND
    Warning (13410): Pin "seg4[4]" is stuck at GND
    Warning (13410): Pin "seg4[5]" is stuck at GND
    Warning (13410): Pin "seg4[6]" is stuck at GND
    Warning (13410): Pin "seg5[0]" is stuck at VCC
    Warning (13410): Pin "seg5[1]" is stuck at GND
    Warning (13410): Pin "seg5[2]" is stuck at GND
    Warning (13410): Pin "seg5[3]" is stuck at GND
    Warning (13410): Pin "seg5[4]" is stuck at GND
    Warning (13410): Pin "seg5[5]" is stuck at GND
    Warning (13410): Pin "seg5[6]" is stuck at GND
    Warning (13410): Pin "seg6[0]" is stuck at VCC
    Warning (13410): Pin "seg6[1]" is stuck at GND
    Warning (13410): Pin "seg6[2]" is stuck at GND
    Warning (13410): Pin "seg6[3]" is stuck at GND
    Warning (13410): Pin "seg6[4]" is stuck at GND
    Warning (13410): Pin "seg6[5]" is stuck at GND
    Warning (13410): Pin "seg6[6]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/output_files/VGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 639 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 86 output pins
    Info (21061): Implemented 493 logic cells
    Info (21064): Implemented 54 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 528 megabytes
    Info: Processing ended: Thu Dec 04 00:33:08 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joey/Desktop/174Project/ECPE-174-Group-Project/VGA files/Proj File/output_files/VGA.map.smsg.


