; andff.cpc - Setup Data for Simulation


[NameRules]
Language=Verilog
LeadingInstancePrefix=No
InstanceSeparator=.
BusParentheses=[:]

[Controls]
Mode=Typical

[Times]
Stop Time=10,000 ns
Step Time=1 ns

[BreakPoints]

[Monitors]

[Output]
Interval=Periodic
Step=1

[OutputNets]
