	.file	"kf32a9k1xxx_adc.c"
	.stabs	"/cygdrive/c/kf32_workspace_copy/KF32A156_DEMO_PMSM_FOC_V1_1/Debug/",100,0,2,.Ltext0
	.stabs	"../src/kf32a9k1xxx_adc.c",100,0,2,.Ltext0
	.text
.Ltext0:
	.stabs	"gcc2_compiled.",60,0,0,0
	.stabs	"int:t(0,1)=r(0,1);-2147483648;2147483647;",128,0,0,0
	.stabs	"char:t(0,2)=@s8;r(0,2);0;255;",128,0,0,0
	.stabs	"long int:t(0,3)=r(0,3);-2147483648;2147483647;",128,0,0,0
	.stabs	"unsigned int:t(0,4)=r(0,4);0;037777777777;",128,0,0,0
	.stabs	"long unsigned int:t(0,5)=r(0,5);0;037777777777;",128,0,0,0
	.stabs	"long long int:t(0,6)=@s64;r(0,6);01000000000000000000000;0777777777777777777777;",128,0,0,0
	.stabs	"long long unsigned int:t(0,7)=@s64;r(0,7);0;01777777777777777777777;",128,0,0,0
	.stabs	"short int:t(0,8)=@s16;r(0,8);-32768;32767;",128,0,0,0
	.stabs	"short unsigned int:t(0,9)=@s16;r(0,9);0;65535;",128,0,0,0
	.stabs	"signed char:t(0,10)=@s8;r(0,10);-128;127;",128,0,0,0
	.stabs	"unsigned char:t(0,11)=@s8;r(0,11);0;255;",128,0,0,0
	.stabs	"float:t(0,12)=r(0,1);4;0;",128,0,0,0
	.stabs	"double:t(0,13)=r(0,1);8;0;",128,0,0,0
	.stabs	"long double:t(0,14)=r(0,1);8;0;",128,0,0,0
	.stabs	"void:t(0,15)=(0,15)",128,0,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/kf32a9k1xxx_adc.h",130,0,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/KF32A9K1XXX.h",130,0,0,0
	.stabs	"C:/Program Files (x86)/ChipON IDE/KungFu32/ChiponCC32/include/Sys/stdint.h",130,0,0,0
	.stabs	"C:/Program Files (x86)/ChipON IDE/KungFu32/ChiponCC32/include/Sys/stddef.h",130,0,0,0
	.stabs	"ptrdiff_t:t(4,1)=(0,1)",128,0,24,0
	.stabs	"size_t:t(4,2)=(0,4)",128,0,30,0
	.stabs	"wchar_t:t(4,3)=(0,9)",128,0,35,0
	.stabn	162,0,0,0
	.stabs	"int8_t:t(3,1)=(0,10)",128,0,21,0
	.stabs	"uint8_t:t(3,2)=(0,11)",128,0,22,0
	.stabs	"int16_t:t(3,3)=(0,8)",128,0,23,0
	.stabs	"uint16_t:t(3,4)=(0,9)",128,0,24,0
	.stabs	"int32_t:t(3,5)=(0,1)",128,0,25,0
	.stabs	"uint32_t:t(3,6)=(0,4)",128,0,26,0
	.stabs	"int64_t:t(3,7)=(0,6)",128,0,27,0
	.stabs	"uint64_t:t(3,8)=(0,7)",128,0,28,0
	.stabs	"int_least8_t:t(3,9)=(0,10)",128,0,31,0
	.stabs	"uint_least8_t:t(3,10)=(0,11)",128,0,32,0
	.stabs	"int_least16_t:t(3,11)=(0,8)",128,0,33,0
	.stabs	"uint_least16_t:t(3,12)=(0,9)",128,0,34,0
	.stabs	"int_least32_t:t(3,13)=(0,1)",128,0,35,0
	.stabs	"uint_least32_t:t(3,14)=(0,4)",128,0,36,0
	.stabs	"int_least64_t:t(3,15)=(0,6)",128,0,37,0
	.stabs	"uint_least64_t:t(3,16)=(0,7)",128,0,38,0
	.stabs	"int_fast8_t:t(3,17)=(0,2)",128,0,44,0
	.stabs	"uint_fast8_t:t(3,18)=(0,11)",128,0,45,0
	.stabs	"int_fast16_t:t(3,19)=(0,8)",128,0,46,0
	.stabs	"uint_fast16_t:t(3,20)=(0,9)",128,0,47,0
	.stabs	"int_fast32_t:t(3,21)=(0,1)",128,0,48,0
	.stabs	"uint_fast32_t:t(3,22)=(0,4)",128,0,49,0
	.stabs	"int_fast64_t:t(3,23)=(0,6)",128,0,50,0
	.stabs	"uint_fast64_t:t(3,24)=(0,7)",128,0,51,0
	.stabs	"intptr_t:t(3,25)=(0,1)",128,0,60,0
	.stabs	"uintptr_t:t(3,26)=(0,4)",128,0,69,0
	.stabs	"intmax_t:t(3,27)=(0,6)",128,0,74,0
	.stabs	"uintmax_t:t(3,28)=(0,7)",128,0,75,0
	.stabn	162,0,0,0
	.stabs	" :T(2,1)=eFALSE:0,TRUE:1,;",128,0,0,0
	.stabs	"FunctionalState:t(2,2)=(2,1)",128,0,30,0
	.stabs	" :T(2,3)=eRESET:0,SET:1,;",128,0,0,0
	.stabs	"FlagStatus:t(2,4)=(2,3)",128,0,38,0
	.stabs	"INTStatus:t(2,5)=(2,3)",128,0,38,0
	.stabs	" :T(2,6)=eFAILURE:0,SUCCESS:1,;",128,0,0,0
	.stabs	"RetStatus:t(2,7)=(2,6)",128,0,45,0
	.stabs	" :T(2,8)=eDISABLE:0,ENABLE:1,;",128,0,0,0
	.stabs	"AbleStatus:t(2,9)=(2,8)",128,0,52,0
	.stabs	" :T(2,10)=eDIR_DOWN:0,DIR_UP:1,;",128,0,0,0
	.stabs	"DIRStatus:t(2,11)=(2,10)",128,0,61,0
	.stabs	" :T(2,12)=eINT_Initial_SP:0,INT_Reset:1,INT_NMI:2,INT_HardFault:3,INT_Reserved4:4,INT_StackFault:5,INT_AriFault:6,INT_Reserved7:7,INT_Reserved8:8,INT_Reserved9:9,INT_Reserved10:10,INT_SVCAll:11,INT_Reserved12:12,INT_Reserved13:13,INT_SoftSV:14,INT_SysTick:15,INT_WWDT:16,INT_EINT16:17,INT_EINT0:18,INT_EINT1:19,INT_EINT2:20,INT_EINT3:21,INT_EINT4:22,INT_EINT9TO5:23,INT_EINT15TO10:24,INT_T1:25,INT_T3:26,INT_T5:27,INT_T6:28,INT_QEI0:29,INT_QEI1:30,INT_T7:29,INT_T8:30,INT_ECFGL:31,INT_CAN4:32,INT_T14:33,INT_RNG:34,INT_FDC2:35,INT_EXIC:36,INT_ADC0:37,INT_ADC1:38,INT_CFGL:39,INT_T11:40,INT_T0:41,INT_DMA0:42,INT_CMP:43,INT_USART0:44,INT_USART1:45,INT_SPI0:46,INT_SPI1:47,INT_DMA1:48,INT_EINT19TO17:49,INT_CANFD6:50,INT_CANFD7:51,INT_FDC0:52,INT_FDC1:53,INT_EINT31TO20:54,INT_ECC:55,INT_OSC:56,INT_CLK:56,INT_I2C0:57,INT_I2C1:58,INT_I2C2:59,INT_T12:60,INT_T2:61,INT_T4:62,INT_T13:63,INT_USART2:64,INT_T16:65,INT_USART4:66,INT_SPI2:67,INT_SPI3:68,INT_ADC2:69,INT_T18:70,INT_T19:71,INT_HRCAP0:72,INT_WKP0:73,INT_WKP1:73,INT_WKP2:73,INT_WKP3:73,INT_WKP4:73,INT_HRCAP1:74,INT_T21:75,INT_I2C3:76,INT_USART5:77,INT_HRCAP2:78,INT_USART7:79,;",128,0,0,0
	.stabs	"InterruptIndex:t(2,13)=(2,12)",128,0,159,0
	.stabs	"GPIO_MenMap:T(2,14)=s56PIR:(2,15)=k(2,16)=B(3,6),0,32;POR:(2,16),32,32;PUR:(2,16),64,32;PDR:(2,16),96,32;PODR:(2,16),128,32;PMOD:(2,16),160,32;OMOD:(2,16),192,32;LOCK:(2,16),224,32;RMP:(2,17)=ar(2,18)=r(2,18);0;037777777777;;0;1;(2,16),256,64;RESERVED:(2,19)=ar(2,18);0;2;(2,16),320,96;RMP_MSB:(2,16),416,32;;",128,0,0,0
	.stabs	"GPIO_SFRmap:t(2,20)=(2,14)",128,0,185,0
	.stabs	"OSC_MemMap:T(2,21)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;INT:(2,16),64,32;CTL2:(2,16),96,32;HFOSCCAL0:(2,16),128,32;HFOSCCAL1:(2,16),160,32;;",128,0,0,0
	.stabs	"OSC_SFRmap:t(2,22)=(2,21)",128,0,891,0
	.stabs	"PLL_MenMap:T(2,23)=s4CTL:(2,16),0,32;;",128,0,0,0
	.stabs	"PLL_SFRmap:t(2,24)=(2,23)",128,0,897,0
	.stabs	"INT_MemMap:T(2,25)=s160CTL0:(2,16),0,32;EIE0:(2,16),32,32;RESERVED1:(3,6),64,32;EIE1:(2,16),96,32;RESERVED2:(3,6),128,32;EIE2:(2,16),160,32;RESERVED3:(3,6),192,32;EIF0:(2,16),224,32;RESERVED4:(3,6),256,32;EIF1:(2,16),288,32;RESERVED5:(3,6),320,32;EIF2:(2,16),352,32;RESERVED6:(3,6),384,32;IP0:(2,16),416,32;IP1:(2,16),448,32;IP2:(2,16),480,32;IP3:(2,16),512,32;IP4:(2,16),544,32;IP5:(2,16),576,32;IP6:(2,16),608,32;IP7:(2,16),640,32;IP8:(2,16),672,32;IP9:(2,16),704,32;IP10:(2,16),736,32;IP11:(2,16),768,32;IP12:(2,16),800,32;IP13:(2,16),832,32;IP14:(2,16),864,32;IP15:(2,16),896,32;IP16:(2,16),928,32;IP17:(2,16),960,32;IP18:(2,16),992,32;EINTMASK:(2,16),1024,32;EINTRISE:(2,16),1056,32;EINTFALL:(2,16),1088,32;EINTF:(2,16),1120,32;RESERVED7:(3,6),1152,32;EINTSS0:(2,16),1184,32;EINTSS1:(2,16),1216,32;CTL1:(2,16),1248,32;;",128,0,0,0
	.stabs	"INT_SFRmap:t(2,26)=(2,25)",128,0,1277,0
	.stabs	"SYSCTL_MemMap:T(2,27)=s36PSW:(2,16),0,32;MCTL:(2,16),32,32;ARCTL:(2,16),64,32;VECTOFF:(2,16),96,32;RESEVRVE1:(3,6),128,32;RAMSPA:(2,16),160,32;MEMCTL:(2,16),192,32;MSPSPA:(2,16),224,32;PSPSPA:(2,16),256,32;;",128,0,0,0
	.stabs	"SYSCTL_SFRmap:t(2,28)=(2,27)",128,0,2684,0
	.stabs	"DMA_MenMap:T(2,29)=s200:(2,30)=u28:(2,31)=s28CTLR1:(2,16),0,32;CTLR2:(2,16),32,32;CTLR3:(2,16),64,32;CTLR4:(2,16),96,32;CTLR5:(2,16),128,32;CTLR6:(2,16),160,32;CTLR7:(2,16),192,32;;,0,224;CTLR:(2,32)=ar(2,18);0;6;(2,16),0,224;;,0,224;RESERVED1:(3,6),224,32;:(2,33)=u28:(2,34)=s28PADDR1:(2,16),0,32;PADDR2:(2,16),32,32;PADDR3:(2,16),64,32;PADDR4:(2,16),96,32;PADDR5:(2,16),128,32;PADDR6:(2,16),160,32;PADDR7:(2,16),192,32;;,0,224;PADDR:(2,32),0,224;;,256,224;RESERVED2:(3,6),480,32;:(2,35)=u28:(2,36)=s28MADDR1:(2,16),0,32;MADDR2:(2,16),32,32;MADDR3:(2,16),64,32;MADDR4:(2,16),96,32;MADDR5:(2,16),128,32;MADDR6:(2,16),160,32;MADDR7:(2,16),192,32;;,0,224;MADDR:(2,32),0,224;;,512,224;RESERVED3:(3,6),736,32;:(2,37)=u28:(2,38)=s28CPAR1:(2,15),0,32;CPAR2:(2,15),32,32;CPAR3:(2,15),64,32;CPAR4:(2,15),96,32;CPAR5:(2,15),128,32;CPAR6:(2,15),160,32;CPAR7:(2,15),192,32;;,0,224;CPAR:(2,39)=ar(2,18);0;6;(2,15),0,224;;,768,224;RESERVED4:(3,6),992,32;:(2,40)=u28:(2,41)=s28CMAR1:(2,15),0,32;CMAR2:(2,15),32,32;CMAR3:(2,15),64,32;CMAR4:(2,15),96,32;CMAR5:(2,15),128,32;CMAR6:(2,15),160,32;CMAR7:(2,15),192,32;;,0,224;CMAR:(2,39),0,224;;,1024,224;RESERVED5:(3,6),1248,32;:(2,42)=u28:(2,43)=s28NCT1:(2,15),0,32;NCT2:(2,15),32,32;NCT3:(2,15),64,32;NCT4:(2,15),96,32;NCT5:(2,15),128,32;NCT6:(2,15),160,32;NCT7:(2,15),192,32;;,0,224;NCT:(2,39),0,224;;,1280,224;RESERVED6:(3,6),1504,32;LIFR:(2,16),1536,32;LIER:(2,16),1568,32;;",128,0,0,0
	.stabs	"DMA_SFRmap:t(2,44)=(2,29)",128,0,2916,0
	.stabs	"SYSTICK_MemMap:T(2,45)=s16CTL:(2,16),0,32;RELOAD:(2,16),32,32;CV:(2,16),64,32;CALI:(2,16),96,32;;",128,0,0,0
	.stabs	"SYSTICK_SFRmap:t(2,46)=(2,45)",128,0,3492,0
	.stabs	"BTIM_MemMap:T(2,47)=s32CNT:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;PRSC:(2,16),96,32;PPX:(2,16),128,32;DIER:(2,16),160,32;SR:(2,15),192,32;SRIC:(2,16),224,32;;",128,0,0,0
	.stabs	"BTIM_SFRmap:t(2,48)=(2,47)",128,0,3554,0
	.stabs	"GPTIM_MemMap:T(2,49)=s96CNT:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;PRSC:(2,16),96,32;PPX:(2,16),128,32;UDTIM:(2,16),160,32;RESERVED1:(2,50)=ar(2,18);0;1;(3,6),192,64;CCPXC1:(2,15),256,32;CCPXC2:(2,15),288,32;CCPXC3:(2,15),320,32;CCPXC4:(2,15),352,32;CCPXSRIC:(2,16),384,32;CCPXDF:(2,15),416,32;RESERVED2:(2,50),448,64;CCPXCTL1:(2,16),512,32;CCPXR1:(2,16),544,32;CCPXR2:(2,16),576,32;CCPXR3:(2,16),608,32;CCPXR4:(2,16),640,32;CCPXCTL2:(2,16),672,32;CCPXCTL3:(2,16),704,32;CCPXEGIF:(2,16),736,32;;",128,0,0,0
	.stabs	"GPTIM_SFRmap:t(2,51)=(2,49)",128,0,3744,0
	.stabs	"CCP_SFRmap:t(2,52)=(2,49)",128,0,3744,0
	.stabs	"ATIM_MemMap:T(2,53)=s240TXCNT:(2,16),0,32;TZCNT:(2,16),32,32;TXPPX:(2,16),64,32;TZPPZ:(2,16),96,32;TXPRSC:(2,16),128,32;TZPRSC:(2,16),160,32;TXCCR0:(2,16),192,32;TXCCR1:(2,16),224,32;TZCCR0:(2,16),256,32;TXCTL:(2,16),288,32;TZCTL:(2,16),320,32;PXPDCTL:(2,16),352,32;PXASCTL:(2,16),384,32;TXCCTCTL:(2,16),416,32;TZCCTCTL:(2,16),448,32;RESERVED0:(3,6),480,32;COMH1:(2,16),512,32;COML1:(2,16),544,32;FAUCTL1:(2,16),576,32;DITCTL:(2,16),608,32;COMH2:(2,16),640,32;COML2:(2,16),672,32;FAUCTL2:(2,16),704,32;CCRCTL:(2,16),736,32;COMH3:(2,16),768,32;COML3:(2,16),800,32;FAUCTL3:(2,16),832,32;RESERVED1:(3,6),864,32;COMH4:(2,16),896,32;COML4:(2,16),928,32;FAUCTL4:(2,16),960,32;RESERVED2:(3,6),992,32;ECCPXCTL1:(2,16),1024,32;ECCPXR1:(2,16),1056,32;ECCPXR2:(2,16),1088,32;ECCPXR3:(2,16),1120,32;ECCPXR4:(2,16),1152,32;PXUDCTL:(2,16),1184,32;ECCPXCTL2:(2,16),1216,32;PXDTCTL:(2,16),1248,32;PWMXOC:(2,16),1280,32;PXATRCTL:(2,16),1312,32;PXASCTL0:(2,16),1344,32;PXASCTL1:(2,16),1376,32;ZPDCTL0:(2,16),1408,32;ZPDCTL1:(2,16),1440,32;ZPDPORT:(2,16),1472,32;ECCPXIE:(2,16),1504,32;ECCPXEGIF:(2,16),1536,32;TXUDTIM:(2,16),1568,32;TZUDTIM:(2,16),1600,32;ECCPXDF:(2,15),1632,32;ECCPXC1:(2,15),1664,32;ECCPXC2:(2,15),1696,32;ECCPXC3:(2,15),1728,32;ECCPXC4:(2,15),1760,32;RESERVED3:(3,6),1792,32;ECCPXDE:(2,16),1824,32;ECCPXSRIC:(2,16),1856,32;ECCPXCTL3:(2,16),1888,32;;",128,0,0,0
	.stabs	"ATIM_SFRmap:t(2,54)=(2,53)",128,0,4259,0
	.stabs	"ECCP_SFRmap:t(2,55)=(2,53)",128,0,4259,0
	.stabs	"EPWM_MemMap:T(2,56)=s104CNT:(2,16),0,32;PHS:(2,16),32,32;PPX:(2,16),64,32;PRSC:(2,16),96,32;CTL:(2,16),128,32;RA:(2,16),160,32;RB:(2,16),192,32;CTLA:(2,16),224,32;CTLB:(2,16),256,32;DBCTL:(2,16),288,32;DBT:(2,16),320,32;PCCTL:(2,16),352,32;PXASCTL:(2,16),384,32;ETCTL:(2,16),416,32;IE:(2,16),448,32;IF:(2,15),480,32;IC:(2,16),512,32;DE:(2,16),544,32;DF:(2,15),576,32;RESERVED0:(3,6),608,32;HRPWMCTL:(2,16),640,32;HRCMP:(2,16),672,32;CAP:(2,15),704,32;RC:(2,16),736,32;RD:(2,16),768,32;UDCTL:(2,16),800,32;;",128,0,0,0
	.stabs	"EPWM_SFRmap:t(2,57)=(2,56)",128,0,5100,0
	.stabs	"HRCAP_MenMap:T(2,58)=s52CTL:(2,16),0,32;COUNTER:(2,15),32,32;RISE:(2,59)=ar(2,18);0;1;(2,15),64,64;FALL:(2,59),128,64;HRRISE:(2,59),192,64;HRFALL:(2,59),256,64;SR:(2,15),320,32;SRIC:(2,16),352,32;IFRC:(2,16),384,32;;",128,0,0,0
	.stabs	"HRCAP_SFRmap:t(2,60)=(2,58)",128,0,5741,0
	.stabs	"QEI_MenMap:T(2,61)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;CNT:(2,16),64,32;PPX:(2,16),96,32;PRSC:(2,16),128,32;DIER:(2,16),160,32;;",128,0,0,0
	.stabs	"QEI_SFRmap:t(2,62)=(2,61)",128,0,5898,0
	.stabs	"ADC_MemMap:T(2,63)=s92CTL0:(2,16),0,32;CTL1:(2,16),32,32;SCANSQ0:(2,16),64,32;SCANSQ1:(2,16),96,32;SCANSQ2:(2,16),128,32;HSCANSQ:(2,16),160,32;WDH:(2,16),192,32;WDL:(2,16),224,32;DATA:(2,15),256,32;HPDATA0:(2,15),288,32;HPDATA1:(2,15),320,32;HPDATA2:(2,15),352,32;HPDATA3:(2,15),384,32;HPDOFF0:(2,16),416,32;HPDOFF1:(2,16),448,32;HPDOFF2:(2,16),480,32;HPDOFF3:(2,16),512,32;SCANSQ3:(2,16),544,32;RESERVED:(2,50),576,64;STATE:(2,16),640,32;DELAY:(2,16),672,32;SCANCTL:(2,16),704,32;;",128,0,0,0
	.stabs	"ADC_SFRmap:t(2,64)=(2,63)",128,0,6032,0
	.stabs	"DAC_MemMap:T(2,65)=s24CTL:(2,16),0,32;DAHD:(2,16),32,32;DATA:(2,15),64,32;CTL1:(2,16),96,32;RESERVED:(3,6),128,32;CAL:(2,16),160,32;;",128,0,0,0
	.stabs	"DAC_SFRmap:t(2,66)=(2,65)",128,0,6722,0
	.stabs	"CMP_MemMap:T(2,67)=s40CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;CTL4:(2,16),128,32;CTL5:(2,16),160,32;TRIM0:(2,16),192,32;TRIM1:(2,16),224,32;TRIM2:(2,16),256,32;TRIM3:(2,16),288,32;;",128,0,0,0
	.stabs	"CMP_SFRmap:t(2,68)=(2,67)",128,0,6893,0
	.stabs	"OP_MemMap:T(2,69)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;TRIM0:(2,16),64,32;TRIM1:(2,16),96,32;TRIM2:(2,16),128,32;TRIM3:(2,16),160,32;;",128,0,0,0
	.stabs	"OP_SFRmap:t(2,70)=(2,69)",128,0,7328,0
	.stabs	"USART_MemMap:T(2,71)=s28CTLR:(2,16),0,32;BRGR:(2,16),32,32;STR:(2,16),64,32;:(2,72)=u4TBUFR:(2,16),0,32;RBUFR:(2,15),0,32;;,96,32;U7816R:(2,16),128,32;IER:(2,16),160,32;ADM:(2,16),192,32;;",128,0,0,0
	.stabs	"USART_SFRmap:t(2,73)=(2,71)",128,0,7628,0
	.stabs	"SPI_MemMap:T(2,74)=s16BRGR:(2,16),0,32;CTLR:(2,16),32,32;BUFR:(2,16),64,32;STR:(2,16),96,32;;",128,0,0,0
	.stabs	"SPI_SFRmap:t(2,75)=(2,74)",128,0,7962,0
	.stabs	"I2C_MemMap:T(2,76)=s36CTLR:(2,16),0,32;SR:(2,16),32,32;BUFR:(2,16),64,32;ADDR0:(2,16),96,32;BRGR:(2,16),128,32;ADDR1:(2,16),160,32;ADDR2:(2,16),192,32;ADDR3:(2,16),224,32;IER:(2,16),256,32;;",128,0,0,0
	.stabs	"I2C_SFRmap:t(2,77)=(2,76)",128,0,8119,0
	.stabs	"CAN_MemMap:T(2,78)=s64CTLR:(2,16),0,32;BRGR:(2,16),32,32;RCR:(2,15),64,32;EROR:(2,16),96,32;ACRR:(2,16),128,32;MSKR:(2,16),160,32;IER:(2,16),192,32;IFR:(2,16),224,32;INFR:(2,16),256,32;TX0R:(2,16),288,32;TX1R:(2,16),320,32;TX2R:(2,16),352,32;RXDATA0:(2,15),384,32;RXDATA1:(2,15),416,32;RXDATA2:(2,15),448,32;RXDATA3:(2,15),480,32;;",128,0,0,0
	.stabs	"CAN_SFRmap:t(2,79)=(2,78)",128,0,8379,0
	.stabs	"CANFD_MenMap:T(2,80)=s124CTLR0:(2,16),0,32;BRGR:(2,16),32,32;RCR:(2,15),64,32;EROR:(2,16),96,32;RESERVED1:(3,6),128,32;MSKR:(2,16),160,32;IER:(2,16),192,32;IFR:(2,16),224,32;RXDATA:(2,81)=ar(2,18);0;17;(2,15),256,576;TIMER:(2,16),832,32;CRC:(2,15),864,32;RESERVED2:(3,6),896,32;CTLR1:(2,16),928,32;AMSTA:(2,15),960,32;;",128,0,0,0
	.stabs	"CANFD_SFRMap:t(2,82)=(2,80)",128,0,9486,0
	.stabs	"EXIC_MemMap:T(2,83)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;STATE:(2,16),64,32;RESERVED1:(3,6),96,32;WRITEBUF:(2,16),128,32;READBUF:(2,16),160,32;;",128,0,0,0
	.stabs	"EXIC_SFRmap:t(2,84)=(2,83)",128,0,10001,0
	.stabs	"RTC_MemMap:T(2,85)=s44CR:(2,16),0,32;ALRA:(2,16),32,32;TMR:(2,16),64,32;DTR:(2,16),96,32;ALRB:(2,16),128,32;TMER:(2,16),160,32;TCR:(2,16),192,32;IER:(2,16),224,32;IFR:(2,16),256,32;TMBR:(2,16),288,32;DTBR:(2,16),320,32;;",128,0,0,0
	.stabs	"RTC_SFRmap:t(2,86)=(2,85)",128,0,10099,0
	.stabs	"IWDT_MemMap:T(2,87)=s8CTL:(2,16),0,32;FD:(2,16),32,32;;",128,0,0,0
	.stabs	"IWDT_SFRmap:t(2,88)=(2,87)",128,0,10626,0
	.stabs	"WWDT_MemMap:T(2,89)=s12CTL:(2,16),0,32;CNT:(2,16),32,32;CTL1:(2,16),64,32;;",128,0,0,0
	.stabs	"WWDT_SFRmap:t(2,90)=(2,89)",128,0,10676,0
	.stabs	"EWDT_MenMap:T(2,91)=s8CTL:(2,16),0,32;CNT:(2,16),32,32;;",128,0,0,0
	.stabs	"EWDT_SFRmap:t(2,92)=(2,91)",128,0,10754,0
	.stabs	"CFGL_MemMap:T(2,93)=s12CTL0:(2,16),0,32;CTL1:(2,16),32,32;IFR:(2,16),64,32;;",128,0,0,0
	.stabs	"CFGL_SFRmap:t(2,94)=(2,93)",128,0,10841,0
	.stabs	"ECFGL_MenMap:T(2,95)=s96:(2,96)=u64:(2,97)=s64ECFGL0_CTL:(2,16),0,32;ECFGL1_CTL:(2,16),32,32;ECFGL2_CTL:(2,16),64,32;ECFGL3_CTL:(2,16),96,32;ECFGL4_CTL:(2,16),128,32;ECFGL5_CTL:(2,16),160,32;ECFGL6_CTL:(2,16),192,32;ECFGL7_CTL:(2,16),224,32;ECFGL8_CTL:(2,16),256,32;ECFGL9_CTL:(2,16),288,32;ECFGL10_CTL:(2,16),320,32;ECFGL11_CTL:(2,16),352,32;ECFGL12_CTL:(2,16),384,32;ECFGL13_CTL:(2,16),416,32;ECFGL14_CTL:(2,16),448,32;ECFGL15_CTL:(2,16),480,32;;,0,512;ECFGL_CTL:(2,98)=ar(2,18);0;15;(2,16),0,512;;,0,512;SOFTSEL:(2,16),512,32;FCLK:(2,16),544,32;IC:(2,16),576,32;IF:(2,16),608,32;RFCTL:(2,16),640,32;FFCTL:(2,16),672,32;ADC:(2,16),704,32;OUT:(2,15),736,32;;",128,0,0,0
	.stabs	"ECFGL_SFRmap:t(2,99)=(2,95)",128,0,11056,0
	.stabs	"RST_MemMap:T(2,100)=s16CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;;",128,0,0,0
	.stabs	"RST_SFRmap:t(2,101)=(2,100)",128,0,11376,0
	.stabs	"PCLK_MemMap:T(2,102)=s16CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;;",128,0,0,0
	.stabs	"PCLK_SFRmap:t(2,103)=(2,102)",128,0,11558,0
	.stabs	"PM_MemMap:T(2,104)=s36CTL0:(2,16),0,32;CTL1:(2,16),32,32;STA0:(2,15),64,32;STA1:(2,15),96,32;STAC:(2,16),128,32;CTL2:(2,16),160,32;CAL0:(2,16),192,32;CAL1:(2,16),224,32;CAL2:(2,16),256,32;;",128,0,0,0
	.stabs	"PM_SFRmap:t(2,105)=(2,104)",128,0,11744,0
	.stabs	"BKP_MemMap:T(2,106)=s96CTL:(2,16),0,32;INT:(2,16),32,32;RESERVED:(2,107)=ar(2,18);0;13;(3,6),64,448;DATA:(2,108)=ar(2,18);0;7;(2,16),512,256;;",128,0,0,0
	.stabs	"BKP_SFRmap:t(2,109)=(2,106)",128,0,12216,0
	.stabs	"FLASH_MemMap:T(2,110)=s80ISPCON0:(2,16),0,32;ISPCON1:(2,16),32,32;ISPCMD:(2,16),64,32;ISPTRG:(2,16),96,32;RESERVED1:(3,6),128,32;CFG:(2,16),160,32;RESERVED2:(3,6),192,32;ISPADDR:(2,16),224,32;STATE:(2,16),256,32;RESERVED3:(3,6),288,32;NVMUNLOCK:(2,16),320,32;PROUNLOCK:(2,16),352,32;CFGUNLOCK:(2,16),384,32;RESERVED4:(3,6),416,32;CSSTART:(2,16),448,32;CSSTOP:(2,16),480,32;CSRES:(2,111)=ar(2,18);0;3;(2,16),512,128;;",128,0,0,0
	.stabs	"FLASH_SFRmap:t(2,112)=(2,110)",128,0,12315,0
	.stabs	"CRC_MemMap:T(2,113)=s32CTL:(2,16),0,32;DATA:(2,16),32,32;RSLT:(2,15),64,32;INIT:(2,16),96,32;PLN:(2,16),128,32;RXOR:(2,16),160,32;IDATA:(2,16),192,32;TEMP:(2,15),224,32;;",128,0,0,0
	.stabs	"CRC_SFRmap:t(2,114)=(2,113)",128,0,12508,0
	.stabs	"AES_MenMap:T(2,115)=s48CTL:(2,16),0,32;INT:(2,16),32,32;RESERVED1:(3,6),64,32;RESERVED2:(3,6),96,32;INPUT0:(2,16),128,32;INPUT1:(2,16),160,32;INPUT2:(2,16),192,32;INPUT3:(2,16),224,32;OUTPUT0:(2,15),256,32;OUTPUT1:(2,15),288,32;OUTPUT2:(2,15),320,32;OUTPUT3:(2,15),352,32;;",128,0,0,0
	.stabs	"AES_SFRmap:t(2,116)=(2,115)",128,0,12573,0
	.stabs	"RNG_MenMap:T(2,117)=s16CTL:(2,16),0,32;STATE:(2,16),32,32;SEED:(2,15),64,32;DR:(2,15),96,32;;",128,0,0,0
	.stabs	"RNG_SFRmap:t(2,118)=(2,117)",128,0,12673,0
	.stabs	"FlexMUX_MenMap:T(2,119)=s8SOU:(2,16),0,32;TAR:(2,16),32,32;;",128,0,0,0
	.stabs	"FlexMUX_SFRmap:t(2,120)=(2,119)",128,0,12774,0
	.stabs	"FDC_MenMap:T(2,121)=s128CTL:(2,16),0,32;MOD:(2,16),32,32;CNT:(2,15),64,32;IDLY:(2,16),96,32;CH0CTL:(2,16),128,32;CH1CTL:(2,16),160,32;CH2CTL:(2,16),192,32;CH3CTL:(2,16),224,32;RESERVED:(2,122)=ar(2,18);0;3;(3,6),256,128;CH0DLY0:(2,16),384,32;CH0DLY1:(2,16),416,32;CH0DLY2:(2,16),448,32;RESERVED5:(3,6),480,32;CH1DLY0:(2,16),512,32;CH1DLY1:(2,16),544,32;CH1DLY2:(2,16),576,32;RESERVED6:(3,6),608,32;CH2DLY0:(2,16),640,32;CH2DLY1:(2,16),672,32;CH2DLY2:(2,16),704,32;RESERVED7:(3,6),736,32;CH3DLY0:(2,16),768,32;CH3DLY1:(2,16),800,32;CH3DLY2:(2,16),832,32;RESERVED8:(3,6),864,32;PO0DLY:(2,16),896,32;PO1DLY:(2,16),928,32;PO2DLY:(2,16),960,32;PO3DLY:(2,16),992,32;;",128,0,0,0
	.stabs	"FDC_SFRmap:t(2,123)=(2,121)",128,0,12956,0
	.stabs	"FlexRM_MenMap:T(2,124)=s24CTL:(2,16),0,32;GPSR0:(2,16),32,32;GPSR1:(2,16),64,32;GCSR0:(2,16),96,32;GCSR1:(2,16),128,32;GCSR2:(2,16),160,32;;",128,0,0,0
	.stabs	"FlexRM_SFRmap:t(2,125)=(2,124)",128,0,13434,0
	.stabs	"CACHE_MenMap:T(2,126)=s4CTLR:(2,16),0,32;;",128,0,0,0
	.stabs	"CACHE_SFRmap:t(2,127)=(2,126)",128,0,13852,0
	.stabn	162,0,0,0
	.stabs	"ADC_InitTypeDef:t(1,1)=(1,2)=s48m_Clock:(3,6),0,32;m_ClockDiv:(3,6),32,32;m_ScanMode:(2,2),64,32;m_ContinuousMode:(3,6),96,32;m_DataAlign:(3,6),128,32;m_ExternalTrig_EN:(2,2),160,32;m_ExternalTrig:(3,6),192,32;m_HPExternalTrig_EN:(2,2),224,32;m_HPExternalTrig:(3,6),256,32;m_VoltageRef:(3,6),288,32;m_NumOfConv:(3,6),320,32;m_NumOfHPConv:(3,6),352,32;;",128,0,43,0
	.stabs	"ADC0_DELAY_InitTypeDef:t(1,3)=(1,4)=s8m_FastDelay:(3,6),0,32;m_SlowDelay:(3,6),32,32;;",128,0,54,0
	.stabs	"ADC_WD_InitTypeDef:t(1,5)=(1,6)=s24m_WDSingleCH:(3,6),0,32;m_HPChannelWDEN:(2,2),32,32;m_ChannelWDEN:(2,2),64,32;m_WDChannel:(3,6),96,32;m_Threshold_H:(3,6),128,32;m_Threshold_L:(3,6),160,32;;",128,0,73,0
	.stabn	162,0,0,0
	.section .text$SFR_Config
	.type	.text$SFR_Config$scode_local_1, @function
	.text$SFR_Config$scode_loacal_1:
	.align	1
	.stabs	"SFR_Config:f(3,6)",36,0,13915,SFR_Config
	.stabs	"SfrMem:p(3,6)",160,0,13915,0
	.stabs	"SfrMask:p(3,6)",160,0,13915,4
	.stabs	"WriteVal:p(3,6)",160,0,13915,8
	.type	SFR_Config, @function
SFR_Config:
	.stabd	46,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/KF32A9K1XXX.h",132,0,0,.Ltext1
.Ltext1:
	.stabn	68,0,13916,.LM0-.LFBB1
.LM0:
.LFBB1:
	SUB	sp,#12
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	ST.w	[sp+#2],r2
	.stabn	68,0,13917,.LM1-.LFBB1
.LM1:
	LD.w	r5,[sp]
	LD.w	r4,[sp+#1]
	ANL	r4,r5,r4
	LD.w	r5,[sp+#2]
	ORL	r5,r4,r5
	.stabn	68,0,13918,.LM2-.LFBB1
.LM2:
	MOV	r0,r5
	ADD	sp,#12
	JMP	lr
	.size	SFR_Config, .-SFR_Config
.Lscope1:
	.stabs	"",36,0,0,.Lscope1-.LFBB1
	.stabd	78,0,0
	.section .text$ADC_Reset
	.type	.text$ADC_Reset$scode_local_2, @function
	.text$ADC_Reset$scode_loacal_2:
	.align	1
	.stabs	"ADC_Reset:F(0,15)",36,0,54,ADC_Reset
	.stabs	"ADCx:p(0,16)=*(2,64)",160,0,54,0
	.export	ADC_Reset
	.type	ADC_Reset, @function
ADC_Reset:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext2
.Ltext2:
	.stabn	68,0,55,.LM3-.LFBB2
.LM3:
.LFBB2:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,57,.LM4-.LFBB2
.LM4:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L4
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L4
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L5
.L4:
	MOV	r5,#1
	JMP	.L6
.L5:
	MOV	r5,#0
.L6:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,59,.LM5-.LFBB2
.LM5:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JNZ	.L7
	.stabn	68,0,61,.LM6-.LFBB2
.LM6:
	MOV	r0,#1
	LSL	r0,#11
	MOV	r1,#1
	LD	r5,#RST_CTL1_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,62,.LM7-.LFBB2
.LM7:
	MOV	r0,#1
	LSL	r0,#11
	MOV	r1,#0
	LD	r5,#RST_CTL1_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,63,.LM8-.LFBB2
.LM8:
	MOV	r0,#1
	LSL	r0,#11
	MOV	r1,#1
	LD	r5,#PCLK_CTL1_Peripheral_Clock_Enable
	LJMP	r5
	JMP	.L3
.L7:
	.stabn	68,0,65,.LM9-.LFBB2
.LM9:
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JNZ	.L9
	.stabn	68,0,67,.LM10-.LFBB2
.LM10:
	MOV	r0,#1
	LSL	r0,#12
	MOV	r1,#1
	LD	r5,#RST_CTL1_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,68,.LM11-.LFBB2
.LM11:
	MOV	r0,#1
	LSL	r0,#12
	MOV	r1,#0
	LD	r5,#RST_CTL1_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,69,.LM12-.LFBB2
.LM12:
	MOV	r0,#1
	LSL	r0,#12
	MOV	r1,#1
	LD	r5,#PCLK_CTL1_Peripheral_Clock_Enable
	LJMP	r5
	JMP	.L3
.L9:
	.stabn	68,0,71,.LM13-.LFBB2
.LM13:
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L3
	.stabn	68,0,73,.LM14-.LFBB2
.LM14:
	MOV	r0,#1
	LSL	r0,#13
	MOV	r1,#1
	LD	r5,#RST_CTL1_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,74,.LM15-.LFBB2
.LM15:
	MOV	r0,#1
	LSL	r0,#13
	MOV	r1,#0
	LD	r5,#RST_CTL1_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,75,.LM16-.LFBB2
.LM16:
	MOV	r0,#1
	LSL	r0,#13
	MOV	r1,#1
	LD	r5,#PCLK_CTL1_Peripheral_Clock_Enable
	LJMP	r5
.L3:
	.stabn	68,0,81,.LM17-.LFBB2
.LM17:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	ADC_Reset, .-ADC_Reset
.Lscope2:
	.stabs	"",36,0,0,.Lscope2-.LFBB2
	.stabd	78,0,0
	.section .text$ADC_Configuration
	.type	.text$ADC_Configuration$scode_local_3, @function
	.text$ADC_Configuration$scode_loacal_3:
	.align	1
	.stabs	"ADC_Configuration:F(0,15)",36,0,90,ADC_Configuration
	.stabs	"ADCx:p(0,16)",160,0,90,4
	.stabs	"adcInitStruct:p(0,17)=*(1,1)",160,0,90,8
	.export	ADC_Configuration
	.type	ADC_Configuration, @function
ADC_Configuration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext3
.Ltext3:
	.stabn	68,0,91,.LM18-.LFBB3
.LM18:
.LFBB3:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	.stabn	68,0,92,.LM19-.LFBB3
.LM19:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,95,.LM20-.LFBB3
.LM20:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L11
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L11
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L12
.L11:
	MOV	r5,#1
	JMP	.L13
.L12:
	MOV	r5,#0
.L13:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,96,.LM21-.LFBB3
.LM21:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	CMP	r5,#0
	JZ	.L14
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	CMP	r5,#2
	JZ	.L14
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	CMP	r5,#4
	JNZ	.L15
.L14:
	MOV	r5,#1
	JMP	.L16
.L15:
	MOV	r5,#0
.L16:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,97,.LM22-.LFBB3
.LM22:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#1]
	CMP	r5,#0
	JZ	.L17
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#1]
	MOV	r5,#255
	ADD	r5,r5,#1
	CMP	r4,r5
	JZ	.L17
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#1]
	MOV	r5,#1
	LSL	r5,#9
	CMP	r4,r5
	JZ	.L17
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#1]
	LD	r5,#768
	CMP	r4,r5
	JZ	.L17
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#1]
	MOV	r5,#1
	LSL	r5,#10
	CMP	r4,r5
	JZ	.L17
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#1]
	LD	r5,#1280
	CMP	r4,r5
	JNZ	.L18
.L17:
	MOV	r5,#1
	JMP	.L19
.L18:
	MOV	r5,#0
.L19:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,98,.LM23-.LFBB3
.LM23:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	CMP	r5,#0
	JZ	.L20
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	CMP	r5,#1
	JNZ	.L21
.L20:
	MOV	r5,#1
	JMP	.L22
.L21:
	MOV	r5,#0
.L22:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,99,.LM24-.LFBB3
.LM24:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#18
	CMP	r4,r5
	JZ	.L23
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	CMP	r5,#0
	JNZ	.L24
.L23:
	MOV	r5,#1
	JMP	.L25
.L24:
	MOV	r5,#0
.L25:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,100,.LM25-.LFBB3
.LM25:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#5]
	CMP	r5,#0
	JZ	.L26
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#5]
	CMP	r5,#1
	JNZ	.L27
.L26:
	MOV	r5,#1
	JMP	.L28
.L27:
	MOV	r5,#0
.L28:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,101,.LM26-.LFBB3
.LM26:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#6]
	LSR	r5,#4
	CMP	r5,#71
	JHI	.L29
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#6]
	LSL	r5,#28
	CMP	r5,#0
	JNZ	.L29
	MOV	r5,#1
	JMP	.L30
.L29:
	MOV	r5,#0
.L30:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,102,.LM27-.LFBB3
.LM27:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#7]
	CMP	r5,#0
	JZ	.L31
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#7]
	CMP	r5,#1
	JNZ	.L32
.L31:
	MOV	r5,#1
	JMP	.L33
.L32:
	MOV	r5,#0
.L33:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,103,.LM28-.LFBB3
.LM28:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#8]
	LSR	r5,#20
	CMP	r5,#71
	JHI	.L34
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#8]
	LSL	r5,#12
	CMP	r5,#0
	JNZ	.L34
	MOV	r5,#1
	JMP	.L35
.L34:
	MOV	r5,#0
.L35:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,104,.LM29-.LFBB3
.LM29:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#4]
	CMP	r5,#8
	JZ	.L36
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#4]
	CMP	r5,#0
	JNZ	.L37
.L36:
	MOV	r5,#1
	JMP	.L38
.L37:
	MOV	r5,#0
.L38:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,105,.LM30-.LFBB3
.LM30:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#9]
	MOV	r5,#1
	LSL	r5,#19
	CMP	r4,r5
	JZ	.L39
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#9]
	MOV	r5,#1
	LSL	r5,#18
	CMP	r4,r5
	JZ	.L39
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#9]
	MOV	r5,#1
	LSL	r5,#17
	CMP	r4,r5
	JNZ	.L40
.L39:
	MOV	r5,#1
	JMP	.L41
.L40:
	MOV	r5,#0
.L41:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,106,.LM31-.LFBB3
.LM31:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#10]
	CMP	r5,#0
	JZ	.L42
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#10]
	CMP	r5,#16
	JHI	.L42
	MOV	r5,#1
	JMP	.L43
.L42:
	MOV	r5,#0
.L43:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,107,.LM32-.LFBB3
.LM32:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#11]
	CMP	r5,#0
	JZ	.L44
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#11]
	CMP	r5,#4
	JHI	.L44
	MOV	r5,#1
	JMP	.L45
.L44:
	MOV	r5,#0
.L45:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,115,.LM33-.LFBB3
.LM33:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	.stabn	68,0,116,.LM34-.LFBB3
.LM34:
	LD.w	r4,[sp+#2]
	LD.w	r4,[r4+#1]
	.stabn	68,0,115,.LM35-.LFBB3
.LM35:
	ORL	r4,r5,r4
	.stabn	68,0,117,.LM36-.LFBB3
.LM36:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	LSL	r5,#17
	.stabn	68,0,116,.LM37-.LFBB3
.LM37:
	ORL	r4,r4,r5
	.stabn	68,0,118,.LM38-.LFBB3
.LM38:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	.stabn	68,0,117,.LM39-.LFBB3
.LM39:
	ORL	r4,r4,r5
	.stabn	68,0,119,.LM40-.LFBB3
.LM40:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#4]
	.stabn	68,0,115,.LM41-.LFBB3
.LM41:
	ORL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,121,.LM42-.LFBB3
.LM42:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-395023
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	LD.w	r4,[sp+#1]
	ST.w	[r4],r5
	.stabn	68,0,129,.LM43-.LFBB3
.LM43:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#5]
	MOV	r3,#11
	LSL	r4,r5,r3
	.stabn	68,0,130,.LM44-.LFBB3
.LM44:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#7]
	LSL	r5,#27
	.stabn	68,0,129,.LM45-.LFBB3
.LM45:
	ORL	r4,r4,r5
	.stabn	68,0,131,.LM46-.LFBB3
.LM46:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#6]
	.stabn	68,0,130,.LM47-.LFBB3
.LM47:
	ORL	r4,r4,r5
	.stabn	68,0,132,.LM48-.LFBB3
.LM48:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#8]
	.stabn	68,0,131,.LM49-.LFBB3
.LM49:
	ORL	r4,r4,r5
	.stabn	68,0,133,.LM50-.LFBB3
.LM50:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#9]
	.stabn	68,0,129,.LM51-.LFBB3
.LM51:
	ORL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,134,.LM52-.LFBB3
.LM52:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	LD	r1,#-268308465
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#1],r4
	.stabn	68,0,138,.LM53-.LFBB3
.LM53:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#10]
	SUB	r5,r5,#1
	ST.w	[sp],r5
	.stabn	68,0,139,.LM54-.LFBB3
.LM54:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#22]
	MOV	r0,r5
	MOV	r1,#15
	NOT	r1,r1
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#22],r4
	.stabn	68,0,145,.LM55-.LFBB3
.LM55:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#11]
	SUB	r5,r5,#1
	LSL	r5,#4
	ST.w	[sp],r5
	.stabn	68,0,146,.LM56-.LFBB3
.LM56:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#22]
	MOV	r0,r5
	MOV	r1,#48
	NOT	r1,r1
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#22],r4
	.stabn	68,0,149,.LM57-.LFBB3
.LM57:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_Configuration, .-ADC_Configuration
	.stabs	"tmpreg:(3,6)",128,0,92,0
	.stabn	192,0,0,.LFBB3-.LFBB3
	.stabn	224,0,0,.Lscope3-.LFBB3
.Lscope3:
	.stabs	"",36,0,0,.Lscope3-.LFBB3
	.stabd	78,0,0
	.section .text$ADC_Struct_Init
	.type	.text$ADC_Struct_Init$scode_local_4, @function
	.text$ADC_Struct_Init$scode_loacal_4:
	.align	1
	.stabs	"ADC_Struct_Init:F(0,15)",36,0,157,ADC_Struct_Init
	.stabs	"adcInitStruct:p(0,17)",160,0,157,0
	.export	ADC_Struct_Init
	.type	ADC_Struct_Init, @function
ADC_Struct_Init:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext4
.Ltext4:
	.stabn	68,0,158,.LM58-.LFBB4
.LM58:
.LFBB4:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,160,.LM59-.LFBB4
.LM59:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5],r4
	.stabn	68,0,163,.LM60-.LFBB4
.LM60:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#1],r4
	.stabn	68,0,166,.LM61-.LFBB4
.LM61:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#2],r4
	.stabn	68,0,169,.LM62-.LFBB4
.LM62:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#3],r4
	.stabn	68,0,172,.LM63-.LFBB4
.LM63:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#4],r4
	.stabn	68,0,175,.LM64-.LFBB4
.LM64:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#5],r4
	.stabn	68,0,178,.LM65-.LFBB4
.LM65:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#6],r4
	.stabn	68,0,181,.LM66-.LFBB4
.LM66:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#7],r4
	.stabn	68,0,184,.LM67-.LFBB4
.LM67:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#8],r4
	.stabn	68,0,187,.LM68-.LFBB4
.LM68:
	LD.w	r4,[sp]
	MOV	r5,#1
	LSL	r5,#17
	ST.w	[r4+#9],r5
	.stabn	68,0,190,.LM69-.LFBB4
.LM69:
	LD.w	r5,[sp]
	MOV	r4,#1
	ST.w	[r5+#10],r4
	.stabn	68,0,193,.LM70-.LFBB4
.LM70:
	LD.w	r5,[sp]
	MOV	r4,#1
	ST.w	[r5+#11],r4
	.stabn	68,0,194,.LM71-.LFBB4
.LM71:
	ADD	sp,#4
	JMP	lr
	.size	ADC_Struct_Init, .-ADC_Struct_Init
.Lscope4:
	.stabs	"",36,0,0,.Lscope4-.LFBB4
	.stabd	78,0,0
	.section .text$ADC_Delay_Configuration
	.type	.text$ADC_Delay_Configuration$scode_local_5, @function
	.text$ADC_Delay_Configuration$scode_loacal_5:
	.align	1
	.stabs	"ADC_Delay_Configuration:F(0,15)",36,0,202,ADC_Delay_Configuration
	.stabs	"adc0Delay:p(0,18)=*(1,3)",160,0,202,4
	.export	ADC_Delay_Configuration
	.type	ADC_Delay_Configuration, @function
ADC_Delay_Configuration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext5
.Ltext5:
	.stabn	68,0,203,.LM72-.LFBB5
.LM72:
.LFBB5:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,204,.LM73-.LFBB5
.LM73:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,207,.LM74-.LFBB5
.LM74:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	SUB	r4,r5,#1
	MOV	r5,#1
	CMP	r4,#63
	JLS	.L48
	MOV	r5,#0
.L48:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,208,.LM75-.LFBB5
.LM75:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#1]
	SUB	r4,r5,#1
	MOV	r5,#1
	CMP	r4,#63
	JLS	.L49
	MOV	r5,#0
.L49:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,212,.LM76-.LFBB5
.LM76:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	SUB	r5,r5,#1
	ST.w	[sp],r5
	.stabn	68,0,213,.LM77-.LFBB5
.LM77:
	LD	r6,#1073743232
	LD	r5,#1073743232
	LD.w	r5,[r5+#21]
	MOV	r0,r5
	MOV	r1,#63
	NOT	r1,r1
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#21],r5
	.stabn	68,0,216,.LM78-.LFBB5
.LM78:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	ADC_Delay_Configuration, .-ADC_Delay_Configuration
	.stabs	"tmpreg:(3,6)",128,0,204,0
	.stabn	192,0,0,.LFBB5-.LFBB5
	.stabn	224,0,0,.Lscope5-.LFBB5
.Lscope5:
	.stabs	"",36,0,0,.Lscope5-.LFBB5
	.stabd	78,0,0
	.section .text$ADC_Delay_Struct_Init
	.type	.text$ADC_Delay_Struct_Init$scode_local_6, @function
	.text$ADC_Delay_Struct_Init$scode_loacal_6:
	.align	1
	.stabs	"ADC_Delay_Struct_Init:F(0,15)",36,0,224,ADC_Delay_Struct_Init
	.stabs	"adc0Delay:p(0,18)",160,0,224,0
	.export	ADC_Delay_Struct_Init
	.type	ADC_Delay_Struct_Init, @function
ADC_Delay_Struct_Init:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext6
.Ltext6:
	.stabn	68,0,225,.LM79-.LFBB6
.LM79:
.LFBB6:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,227,.LM80-.LFBB6
.LM80:
	LD.w	r5,[sp]
	MOV	r4,#6
	ST.w	[r5],r4
	.stabn	68,0,230,.LM81-.LFBB6
.LM81:
	LD.w	r5,[sp]
	MOV	r4,#13
	ST.w	[r5+#1],r4
	.stabn	68,0,231,.LM82-.LFBB6
.LM82:
	ADD	sp,#4
	JMP	lr
	.size	ADC_Delay_Struct_Init, .-ADC_Delay_Struct_Init
.Lscope6:
	.stabs	"",36,0,0,.Lscope6-.LFBB6
	.stabd	78,0,0
	.section .text$ADC_Cmd
	.type	.text$ADC_Cmd$scode_local_7, @function
	.text$ADC_Cmd$scode_loacal_7:
	.align	1
	.stabs	"ADC_Cmd:F(0,15)",36,0,240,ADC_Cmd
	.stabs	"ADCx:p(0,16)",160,0,240,0
	.stabs	"NewState:p(2,2)",160,0,240,4
	.export	ADC_Cmd
	.type	ADC_Cmd, @function
ADC_Cmd:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext7
.Ltext7:
	.stabn	68,0,241,.LM83-.LFBB7
.LM83:
.LFBB7:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,243,.LM84-.LFBB7
.LM84:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L52
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L52
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L53
.L52:
	MOV	r5,#1
	JMP	.L54
.L53:
	MOV	r5,#0
.L54:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,244,.LM85-.LFBB7
.LM85:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L55
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L56
.L55:
	MOV	r5,#1
	JMP	.L57
.L56:
	MOV	r5,#0
.L57:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,246,.LM86-.LFBB7
.LM86:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L58
	.stabn	68,0,249,.LM87-.LFBB7
.LM87:
	LD.w	r5,[sp]
// inline asm begin
	// 249 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #0
// inline asm end
	JMP	.L51
.L58:
	.stabn	68,0,254,.LM88-.LFBB7
.LM88:
	LD.w	r5,[sp]
// inline asm begin
	// 254 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #0
// inline asm end
.L51:
	.stabn	68,0,256,.LM89-.LFBB7
.LM89:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Cmd, .-ADC_Cmd
.Lscope7:
	.stabs	"",36,0,0,.Lscope7-.LFBB7
	.stabd	78,0,0
	.section .text$ADC_Analog_Watchdog_Configuration
	.type	.text$ADC_Analog_Watchdog_Configuration$scode_local_8, @function
	.text$ADC_Analog_Watchdog_Configuration$scode_loacal_8:
	.align	1
	.stabs	"ADC_Analog_Watchdog_Configuration:F(0,15)",36,0,272,ADC_Analog_Watchdog_Configuration
	.stabs	"ADCx:p(0,16)",160,0,272,4
	.stabs	"adcAnalogWatchdog:p(0,19)=*(1,5)",160,0,273,8
	.export	ADC_Analog_Watchdog_Configuration
	.type	ADC_Analog_Watchdog_Configuration, @function
ADC_Analog_Watchdog_Configuration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext8
.Ltext8:
	.stabn	68,0,274,.LM90-.LFBB8
.LM90:
.LFBB8:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	.stabn	68,0,275,.LM91-.LFBB8
.LM91:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,278,.LM92-.LFBB8
.LM92:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L61
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L61
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L62
.L61:
	MOV	r5,#1
	JMP	.L63
.L62:
	MOV	r5,#0
.L63:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,279,.LM93-.LFBB8
.LM93:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5]
	MOV	r5,#1
	LSL	r5,#31
	CMP	r4,r5
	JZ	.L64
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	CMP	r5,#0
	JNZ	.L65
.L64:
	MOV	r5,#1
	JMP	.L66
.L65:
	MOV	r5,#0
.L66:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,280,.LM94-.LFBB8
.LM94:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#1]
	CMP	r5,#0
	JZ	.L67
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#1]
	CMP	r5,#1
	JNZ	.L68
.L67:
	MOV	r5,#1
	JMP	.L69
.L68:
	MOV	r5,#0
.L69:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,281,.LM95-.LFBB8
.LM95:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	CMP	r5,#0
	JZ	.L70
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	CMP	r5,#1
	JNZ	.L71
.L70:
	MOV	r5,#1
	JMP	.L72
.L71:
	MOV	r5,#0
.L72:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,282,.LM96-.LFBB8
.LM96:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	CMP	r5,#0
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#16
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#17
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#196608
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#18
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#327680
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#393216
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#458752
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#19
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#589824
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#655360
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#720896
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#786432
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#851968
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#917504
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#983040
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#20
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1114112
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1179648
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1245184
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1310720
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1376256
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1441792
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1507328
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1572864
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1638400
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1703936
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1769472
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1835008
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1900544
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#1966080
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2031616
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#21
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2162688
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2228224
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2293760
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2359296
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2424832
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2490368
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2555904
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2621440
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2686976
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2752512
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2818048
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2883584
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#2949120
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3014656
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3080192
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3145728
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3211264
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3276800
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3342336
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3407872
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3473408
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3538944
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3604480
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3670016
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3735552
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3801088
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3866624
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3932160
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#3997696
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4063232
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4128768
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	MOV	r5,#1
	LSL	r5,#22
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4259840
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4325376
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4390912
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4456448
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4521984
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4587520
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4653056
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4718592
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4784128
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4849664
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4915200
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#4980736
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5046272
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5111808
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5177344
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5242880
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5308416
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5373952
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5439488
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5505024
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5570560
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5636096
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5701632
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5767168
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5832704
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5898240
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#5963776
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6029312
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6094848
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6160384
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6225920
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6291456
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6356992
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6422528
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6488064
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6553600
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6619136
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6684672
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6750208
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6815744
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6881280
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#6946816
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7012352
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7077888
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7143424
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7208960
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7274496
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7340032
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7405568
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7471104
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7536640
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7602176
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7667712
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7733248
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7798784
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7864320
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7929856
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#7995392
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#8060928
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#8126464
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#8192000
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#8257536
	CMP	r4,r5
	JZ	.L73
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD	r5,#8323072
	CMP	r4,r5
	JNZ	.L74
.L73:
	MOV	r5,#1
	JMP	.L75
.L74:
	MOV	r5,#0
.L75:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,283,.LM97-.LFBB8
.LM97:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#4]
	MOV	r3,#12
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L76
	MOV	r5,#0
.L76:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,284,.LM98-.LFBB8
.LM98:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#5]
	MOV	r3,#12
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L77
	MOV	r5,#0
.L77:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,290,.LM99-.LFBB8
.LM99:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	.stabn	68,0,291,.LM100-.LFBB8
.LM100:
	LD.w	r4,[sp+#2]
	LD.w	r4,[r4+#1]
	LSL	r4,#30
	.stabn	68,0,290,.LM101-.LFBB8
.LM101:
	ORL	r4,r5,r4
	.stabn	68,0,292,.LM102-.LFBB8
.LM102:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	LSL	r5,#29
	.stabn	68,0,290,.LM103-.LFBB8
.LM103:
	ORL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,293,.LM104-.LFBB8
.LM104:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#536870911
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	LD.w	r4,[sp+#1]
	ST.w	[r4],r5
	.stabn	68,0,299,.LM105-.LFBB8
.LM105:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	ST.w	[sp],r5
	.stabn	68,0,300,.LM106-.LFBB8
.LM106:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#17]
	MOV	r0,r5
	LD	r1,#-8323073
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#17],r4
	.stabn	68,0,306,.LM107-.LFBB8
.LM107:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#4]
	ST.w	[sp],r5
	.stabn	68,0,307,.LM108-.LFBB8
.LM108:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#6]
	MOV	r0,r5
	LD	r1,#-4096
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#6],r4
	.stabn	68,0,313,.LM109-.LFBB8
.LM109:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#5]
	ST.w	[sp],r5
	.stabn	68,0,314,.LM110-.LFBB8
.LM110:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#7]
	MOV	r0,r5
	LD	r1,#-4096
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#7],r4
	.stabn	68,0,317,.LM111-.LFBB8
.LM111:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_Analog_Watchdog_Configuration, .-ADC_Analog_Watchdog_Configuration
	.stabs	"tmpreg:(3,6)",128,0,275,0
	.stabn	192,0,0,.LFBB8-.LFBB8
	.stabn	224,0,0,.Lscope8-.LFBB8
.Lscope8:
	.stabs	"",36,0,0,.Lscope8-.LFBB8
	.stabd	78,0,0
	.section .text$ADC_Analog_Watchdog_Struct_Init
	.type	.text$ADC_Analog_Watchdog_Struct_Init$scode_local_9, @function
	.text$ADC_Analog_Watchdog_Struct_Init$scode_loacal_9:
	.align	1
	.stabs	"ADC_Analog_Watchdog_Struct_Init:F(0,15)",36,0,325,ADC_Analog_Watchdog_Struct_Init
	.stabs	"adcAnalogWatchdog:p(0,19)",160,0,325,0
	.export	ADC_Analog_Watchdog_Struct_Init
	.type	ADC_Analog_Watchdog_Struct_Init, @function
ADC_Analog_Watchdog_Struct_Init:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext9
.Ltext9:
	.stabn	68,0,326,.LM112-.LFBB9
.LM112:
.LFBB9:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,328,.LM113-.LFBB9
.LM113:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5],r4
	.stabn	68,0,331,.LM114-.LFBB9
.LM114:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#1],r4
	.stabn	68,0,334,.LM115-.LFBB9
.LM115:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#2],r4
	.stabn	68,0,337,.LM116-.LFBB9
.LM116:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#3],r4
	.stabn	68,0,340,.LM117-.LFBB9
.LM117:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#4],r4
	.stabn	68,0,343,.LM118-.LFBB9
.LM118:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#5],r4
	.stabn	68,0,344,.LM119-.LFBB9
.LM119:
	ADD	sp,#4
	JMP	lr
	.size	ADC_Analog_Watchdog_Struct_Init, .-ADC_Analog_Watchdog_Struct_Init
.Lscope9:
	.stabs	"",36,0,0,.Lscope9-.LFBB9
	.stabd	78,0,0
	.section .text$ADC_Watchdog_Single_Channel_Enable
	.type	.text$ADC_Watchdog_Single_Channel_Enable$scode_local_10, @function
	.text$ADC_Watchdog_Single_Channel_Enable$scode_loacal_10:
	.align	1
	.stabs	"ADC_Watchdog_Single_Channel_Enable:F(0,15)",36,0,360,ADC_Watchdog_Single_Channel_Enable
	.stabs	"ADCx:p(0,16)",160,0,360,0
	.stabs	"NewState:p(2,2)",160,0,360,4
	.export	ADC_Watchdog_Single_Channel_Enable
	.type	ADC_Watchdog_Single_Channel_Enable, @function
ADC_Watchdog_Single_Channel_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext10
.Ltext10:
	.stabn	68,0,361,.LM120-.LFBB10
.LM120:
.LFBB10:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,363,.LM121-.LFBB10
.LM121:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L80
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L80
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L81
.L80:
	MOV	r5,#1
	JMP	.L82
.L81:
	MOV	r5,#0
.L82:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,364,.LM122-.LFBB10
.LM122:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L83
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L84
.L83:
	MOV	r5,#1
	JMP	.L85
.L84:
	MOV	r5,#0
.L85:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,367,.LM123-.LFBB10
.LM123:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L86
	.stabn	68,0,370,.LM124-.LFBB10
.LM124:
	LD.w	r5,[sp]
// inline asm begin
	// 370 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #31
// inline asm end
	JMP	.L79
.L86:
	.stabn	68,0,375,.LM125-.LFBB10
.LM125:
	LD.w	r5,[sp]
// inline asm begin
	// 375 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #31
// inline asm end
.L79:
	.stabn	68,0,377,.LM126-.LFBB10
.LM126:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Watchdog_Single_Channel_Enable, .-ADC_Watchdog_Single_Channel_Enable
.Lscope10:
	.stabs	"",36,0,0,.Lscope10-.LFBB10
	.stabd	78,0,0
	.section .text$ADC_Scan_Mode_Enable
	.type	.text$ADC_Scan_Mode_Enable$scode_local_11, @function
	.text$ADC_Scan_Mode_Enable$scode_loacal_11:
	.align	1
	.stabs	"ADC_Scan_Mode_Enable:F(0,15)",36,0,386,ADC_Scan_Mode_Enable
	.stabs	"ADCx:p(0,16)",160,0,386,0
	.stabs	"NewState:p(2,2)",160,0,386,4
	.export	ADC_Scan_Mode_Enable
	.type	ADC_Scan_Mode_Enable, @function
ADC_Scan_Mode_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext11
.Ltext11:
	.stabn	68,0,387,.LM127-.LFBB11
.LM127:
.LFBB11:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,389,.LM128-.LFBB11
.LM128:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L89
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L89
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L90
.L89:
	MOV	r5,#1
	JMP	.L91
.L90:
	MOV	r5,#0
.L91:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,390,.LM129-.LFBB11
.LM129:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L92
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L93
.L92:
	MOV	r5,#1
	JMP	.L94
.L93:
	MOV	r5,#0
.L94:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,393,.LM130-.LFBB11
.LM130:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L95
	.stabn	68,0,396,.LM131-.LFBB11
.LM131:
	LD.w	r5,[sp]
// inline asm begin
	// 396 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #17
// inline asm end
	JMP	.L88
.L95:
	.stabn	68,0,401,.LM132-.LFBB11
.LM132:
	LD.w	r5,[sp]
// inline asm begin
	// 401 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #17
// inline asm end
.L88:
	.stabn	68,0,403,.LM133-.LFBB11
.LM133:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Scan_Mode_Enable, .-ADC_Scan_Mode_Enable
.Lscope11:
	.stabs	"",36,0,0,.Lscope11-.LFBB11
	.stabd	78,0,0
	.section .text$ADC_Bosssel_Comparator_Calibration
	.type	.text$ADC_Bosssel_Comparator_Calibration$scode_local_12, @function
	.text$ADC_Bosssel_Comparator_Calibration$scode_loacal_12:
	.align	1
	.stabs	"ADC_Bosssel_Comparator_Calibration:F(0,15)",36,0,412,ADC_Bosssel_Comparator_Calibration
	.stabs	"ADCx:p(0,16)",160,0,412,0
	.stabs	"NewState:p(2,2)",160,0,412,4
	.export	ADC_Bosssel_Comparator_Calibration
	.type	ADC_Bosssel_Comparator_Calibration, @function
ADC_Bosssel_Comparator_Calibration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext12
.Ltext12:
	.stabn	68,0,413,.LM134-.LFBB12
.LM134:
.LFBB12:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,415,.LM135-.LFBB12
.LM135:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L98
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L98
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L99
.L98:
	MOV	r5,#1
	JMP	.L100
.L99:
	MOV	r5,#0
.L100:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,416,.LM136-.LFBB12
.LM136:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L101
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L102
.L101:
	MOV	r5,#1
	JMP	.L103
.L102:
	MOV	r5,#0
.L103:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,419,.LM137-.LFBB12
.LM137:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L104
	.stabn	68,0,422,.LM138-.LFBB12
.LM138:
	LD.w	r5,[sp]
// inline asm begin
	// 422 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #16
// inline asm end
	JMP	.L97
.L104:
	.stabn	68,0,427,.LM139-.LFBB12
.LM139:
	LD.w	r5,[sp]
// inline asm begin
	// 427 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #16
// inline asm end
.L97:
	.stabn	68,0,429,.LM140-.LFBB12
.LM140:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Bosssel_Comparator_Calibration, .-ADC_Bosssel_Comparator_Calibration
.Lscope12:
	.stabs	"",36,0,0,.Lscope12-.LFBB12
	.stabd	78,0,0
	.section .text$ADC_Bosssel_Calibration
	.type	.text$ADC_Bosssel_Calibration$scode_local_13, @function
	.text$ADC_Bosssel_Calibration$scode_loacal_13:
	.align	1
	.stabs	"ADC_Bosssel_Calibration:F(0,15)",36,0,438,ADC_Bosssel_Calibration
	.stabs	"ADCx:p(0,16)",160,0,438,0
	.stabs	"NewState:p(2,2)",160,0,438,4
	.export	ADC_Bosssel_Calibration
	.type	ADC_Bosssel_Calibration, @function
ADC_Bosssel_Calibration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext13
.Ltext13:
	.stabn	68,0,439,.LM141-.LFBB13
.LM141:
.LFBB13:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,441,.LM142-.LFBB13
.LM142:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L107
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L107
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L108
.L107:
	MOV	r5,#1
	JMP	.L109
.L108:
	MOV	r5,#0
.L109:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,442,.LM143-.LFBB13
.LM143:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L110
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L111
.L110:
	MOV	r5,#1
	JMP	.L112
.L111:
	MOV	r5,#0
.L112:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,445,.LM144-.LFBB13
.LM144:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L113
	.stabn	68,0,448,.LM145-.LFBB13
.LM145:
	LD.w	r5,[sp]
// inline asm begin
	// 448 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #15
// inline asm end
	JMP	.L106
.L113:
	.stabn	68,0,453,.LM146-.LFBB13
.LM146:
	LD.w	r5,[sp]
// inline asm begin
	// 453 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #15
// inline asm end
.L106:
	.stabn	68,0,455,.LM147-.LFBB13
.LM147:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Bosssel_Calibration, .-ADC_Bosssel_Calibration
.Lscope13:
	.stabs	"",36,0,0,.Lscope13-.LFBB13
	.stabd	78,0,0
	.section .text$ADC_Trim_Current_Intensity_Bias
	.type	.text$ADC_Trim_Current_Intensity_Bias$scode_local_14, @function
	.text$ADC_Trim_Current_Intensity_Bias$scode_loacal_14:
	.align	1
	.stabs	"ADC_Trim_Current_Intensity_Bias:F(0,15)",36,0,464,ADC_Trim_Current_Intensity_Bias
	.stabs	"ADCx:p(0,16)",160,0,464,0
	.stabs	"NewState:p(2,2)",160,0,464,4
	.export	ADC_Trim_Current_Intensity_Bias
	.type	ADC_Trim_Current_Intensity_Bias, @function
ADC_Trim_Current_Intensity_Bias:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext14
.Ltext14:
	.stabn	68,0,465,.LM148-.LFBB14
.LM148:
.LFBB14:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,467,.LM149-.LFBB14
.LM149:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L116
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L116
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L117
.L116:
	MOV	r5,#1
	JMP	.L118
.L117:
	MOV	r5,#0
.L118:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,468,.LM150-.LFBB14
.LM150:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L119
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L120
.L119:
	MOV	r5,#1
	JMP	.L121
.L120:
	MOV	r5,#0
.L121:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,471,.LM151-.LFBB14
.LM151:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L122
	.stabn	68,0,474,.LM152-.LFBB14
.LM152:
	LD.w	r5,[sp]
// inline asm begin
	// 474 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #14
// inline asm end
	JMP	.L115
.L122:
	.stabn	68,0,479,.LM153-.LFBB14
.LM153:
	LD.w	r5,[sp]
// inline asm begin
	// 479 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #14
// inline asm end
.L115:
	.stabn	68,0,481,.LM154-.LFBB14
.LM154:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Trim_Current_Intensity_Bias, .-ADC_Trim_Current_Intensity_Bias
.Lscope14:
	.stabs	"",36,0,0,.Lscope14-.LFBB14
	.stabd	78,0,0
	.section .text$ADC_Analog_Clock_Config
	.type	.text$ADC_Analog_Clock_Config$scode_local_15, @function
	.text$ADC_Analog_Clock_Config$scode_loacal_15:
	.align	1
	.stabs	"ADC_Analog_Clock_Config:F(0,15)",36,0,496,ADC_Analog_Clock_Config
	.stabs	"ADCx:p(0,16)",160,0,496,0
	.stabs	"ClockSelect:p(3,6)",160,0,496,4
	.export	ADC_Analog_Clock_Config
	.type	ADC_Analog_Clock_Config, @function
ADC_Analog_Clock_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext15
.Ltext15:
	.stabn	68,0,497,.LM155-.LFBB15
.LM155:
.LFBB15:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,499,.LM156-.LFBB15
.LM156:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L125
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L125
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L126
.L125:
	MOV	r5,#1
	JMP	.L127
.L126:
	MOV	r5,#0
.L127:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,500,.LM157-.LFBB15
.LM157:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L128
	LD.w	r4,[sp+#1]
	MOV	r5,#255
	ADD	r5,r5,#1
	CMP	r4,r5
	JZ	.L128
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#9
	CMP	r4,r5
	JZ	.L128
	LD.w	r4,[sp+#1]
	LD	r5,#768
	CMP	r4,r5
	JZ	.L128
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#10
	CMP	r4,r5
	JZ	.L128
	LD.w	r4,[sp+#1]
	LD	r5,#1280
	CMP	r4,r5
	JNZ	.L129
.L128:
	MOV	r5,#1
	JMP	.L130
.L129:
	MOV	r5,#0
.L130:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,503,.LM158-.LFBB15
.LM158:
	LD.w	r5,[sp]
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-1793
	LD.w	r2,[sp+#1]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5],r4
	.stabn	68,0,506,.LM159-.LFBB15
.LM159:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Analog_Clock_Config, .-ADC_Analog_Clock_Config
.Lscope15:
	.stabs	"",36,0,0,.Lscope15-.LFBB15
	.stabd	78,0,0
	.section .text$ADC_Data_Align_Config
	.type	.text$ADC_Data_Align_Config$scode_local_16, @function
	.text$ADC_Data_Align_Config$scode_loacal_16:
	.align	1
	.stabs	"ADC_Data_Align_Config:F(0,15)",36,0,517,ADC_Data_Align_Config
	.stabs	"ADCx:p(0,16)",160,0,517,0
	.stabs	"DataAlign:p(3,6)",160,0,517,4
	.export	ADC_Data_Align_Config
	.type	ADC_Data_Align_Config, @function
ADC_Data_Align_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext16
.Ltext16:
	.stabn	68,0,518,.LM160-.LFBB16
.LM160:
.LFBB16:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,520,.LM161-.LFBB16
.LM161:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L132
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L132
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L133
.L132:
	MOV	r5,#1
	JMP	.L134
.L133:
	MOV	r5,#0
.L134:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,521,.LM162-.LFBB16
.LM162:
	LD.w	r5,[sp+#1]
	CMP	r5,#8
	JZ	.L135
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JNZ	.L136
.L135:
	MOV	r5,#1
	JMP	.L137
.L136:
	MOV	r5,#0
.L137:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,524,.LM163-.LFBB16
.LM163:
	LD.w	r5,[sp]
	LD.w	r5,[r5]
	MOV	r0,r5
	MOV	r1,#8
	NOT	r1,r1
	LD.w	r2,[sp+#1]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5],r4
	.stabn	68,0,527,.LM164-.LFBB16
.LM164:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Data_Align_Config, .-ADC_Data_Align_Config
.Lscope16:
	.stabs	"",36,0,0,.Lscope16-.LFBB16
	.stabd	78,0,0
	.section .text$ADC_Clock_Source_Config
	.type	.text$ADC_Clock_Source_Config$scode_local_17, @function
	.text$ADC_Clock_Source_Config$scode_loacal_17:
	.align	1
	.stabs	"ADC_Clock_Source_Config:F(0,15)",36,0,539,ADC_Clock_Source_Config
	.stabs	"ADCx:p(0,16)",160,0,539,0
	.stabs	"ClockSource:p(3,6)",160,0,539,4
	.export	ADC_Clock_Source_Config
	.type	ADC_Clock_Source_Config, @function
ADC_Clock_Source_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext17
.Ltext17:
	.stabn	68,0,540,.LM165-.LFBB17
.LM165:
.LFBB17:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,542,.LM166-.LFBB17
.LM166:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L139
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L139
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L140
.L139:
	MOV	r5,#1
	JMP	.L141
.L140:
	MOV	r5,#0
.L141:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,543,.LM167-.LFBB17
.LM167:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L142
	LD.w	r5,[sp+#1]
	CMP	r5,#2
	JZ	.L142
	LD.w	r5,[sp+#1]
	CMP	r5,#4
	JNZ	.L143
.L142:
	MOV	r5,#1
	JMP	.L144
.L143:
	MOV	r5,#0
.L144:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,546,.LM168-.LFBB17
.LM168:
	LD.w	r5,[sp]
	LD.w	r5,[r5]
	MOV	r0,r5
	MOV	r1,#6
	NOT	r1,r1
	LD.w	r2,[sp+#1]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5],r4
	.stabn	68,0,549,.LM169-.LFBB17
.LM169:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Clock_Source_Config, .-ADC_Clock_Source_Config
.Lscope17:
	.stabs	"",36,0,0,.Lscope17-.LFBB17
	.stabd	78,0,0
	.section .text$ADC_Regular_Channel_DMA_Cmd
	.type	.text$ADC_Regular_Channel_DMA_Cmd$scode_local_18, @function
	.text$ADC_Regular_Channel_DMA_Cmd$scode_loacal_18:
	.align	1
	.stabs	"ADC_Regular_Channel_DMA_Cmd:F(0,15)",36,0,558,ADC_Regular_Channel_DMA_Cmd
	.stabs	"ADCx:p(0,16)",160,0,558,0
	.stabs	"NewState:p(2,2)",160,0,558,4
	.export	ADC_Regular_Channel_DMA_Cmd
	.type	ADC_Regular_Channel_DMA_Cmd, @function
ADC_Regular_Channel_DMA_Cmd:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext18
.Ltext18:
	.stabn	68,0,559,.LM170-.LFBB18
.LM170:
.LFBB18:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,561,.LM171-.LFBB18
.LM171:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L146
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L146
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L147
.L146:
	MOV	r5,#1
	JMP	.L148
.L147:
	MOV	r5,#0
.L148:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,562,.LM172-.LFBB18
.LM172:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L149
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L150
.L149:
	MOV	r5,#1
	JMP	.L151
.L150:
	MOV	r5,#0
.L151:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,564,.LM173-.LFBB18
.LM173:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L152
	.stabn	68,0,567,.LM174-.LFBB18
.LM174:
	LD.w	r5,[sp]
// inline asm begin
	// 567 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #13
// inline asm end
	JMP	.L145
.L152:
	.stabn	68,0,572,.LM175-.LFBB18
.LM175:
	LD.w	r5,[sp]
// inline asm begin
	// 572 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #13
// inline asm end
.L145:
	.stabn	68,0,574,.LM176-.LFBB18
.LM176:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Regular_Channel_DMA_Cmd, .-ADC_Regular_Channel_DMA_Cmd
.Lscope18:
	.stabs	"",36,0,0,.Lscope18-.LFBB18
	.stabd	78,0,0
	.section .text$ADC_High_Priority_Channel_DMA_Cmd
	.type	.text$ADC_High_Priority_Channel_DMA_Cmd$scode_local_19, @function
	.text$ADC_High_Priority_Channel_DMA_Cmd$scode_loacal_19:
	.align	1
	.stabs	"ADC_High_Priority_Channel_DMA_Cmd:F(0,15)",36,0,589,ADC_High_Priority_Channel_DMA_Cmd
	.stabs	"ADCx:p(0,16)",160,0,589,0
	.stabs	"HPChannel:p(3,6)",160,0,590,4
	.stabs	"NewState:p(2,2)",160,0,590,8
	.export	ADC_High_Priority_Channel_DMA_Cmd
	.type	ADC_High_Priority_Channel_DMA_Cmd, @function
ADC_High_Priority_Channel_DMA_Cmd:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext19
.Ltext19:
	.stabn	68,0,591,.LM177-.LFBB19
.LM177:
.LFBB19:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	ST.w	[sp+#2],r2
	.stabn	68,0,593,.LM178-.LFBB19
.LM178:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L155
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L155
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L156
.L155:
	MOV	r5,#1
	JMP	.L157
.L156:
	MOV	r5,#0
.L157:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,594,.LM179-.LFBB19
.LM179:
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#22
	CMP	r4,r5
	JZ	.L158
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#23
	CMP	r4,r5
	JZ	.L158
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#24
	CMP	r4,r5
	JZ	.L158
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#25
	CMP	r4,r5
	JNZ	.L159
.L158:
	MOV	r5,#1
	JMP	.L160
.L159:
	MOV	r5,#0
.L160:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,595,.LM180-.LFBB19
.LM180:
	LD.w	r5,[sp+#2]
	CMP	r5,#0
	JZ	.L161
	LD.w	r5,[sp+#2]
	CMP	r5,#1
	JNZ	.L162
.L161:
	MOV	r5,#1
	JMP	.L163
.L162:
	MOV	r5,#0
.L163:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,598,.LM181-.LFBB19
.LM181:
	LD.w	r5,[sp+#2]
	CMP	r5,#0
	JZ	.L164
	.stabn	68,0,600,.LM182-.LFBB19
.LM182:
	LD.w	r5,[sp]
	LD.w	r5,[r5]
	LD.w	r4,[sp+#1]
	ORL	r4,r5,r4
	LD.w	r5,[sp]
	ST.w	[r5],r4
	JMP	.L154
.L164:
	.stabn	68,0,604,.LM183-.LFBB19
.LM183:
	LD.w	r5,[sp]
	LD.w	r4,[r5]
	LD.w	r5,[sp+#1]
	NOT	r5,r5
	ANL	r4,r4,r5
	LD.w	r5,[sp]
	ST.w	[r5],r4
.L154:
	.stabn	68,0,606,.LM184-.LFBB19
.LM184:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_High_Priority_Channel_DMA_Cmd, .-ADC_High_Priority_Channel_DMA_Cmd
.Lscope19:
	.stabs	"",36,0,0,.Lscope19-.LFBB19
	.stabd	78,0,0
	.section .text$ADC_Double_Mode_Config
	.type	.text$ADC_Double_Mode_Config$scode_local_20, @function
	.text$ADC_Double_Mode_Config$scode_loacal_20:
	.align	1
	.stabs	"ADC_Double_Mode_Config:F(0,15)",36,0,623,ADC_Double_Mode_Config
	.stabs	"WorkMode:p(3,6)",160,0,623,0
	.export	ADC_Double_Mode_Config
	.type	ADC_Double_Mode_Config, @function
ADC_Double_Mode_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext20
.Ltext20:
	.stabn	68,0,624,.LM185-.LFBB20
.LM185:
.LFBB20:
	PUSH	{r6, lr}
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,626,.LM186-.LFBB20
.LM186:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L167
	LD.w	r4,[sp]
	MOV	r5,#1
	LSL	r5,#28
	CMP	r4,r5
	JZ	.L167
	LD.w	r4,[sp]
	MOV	r5,#1
	LSL	r5,#29
	CMP	r4,r5
	JZ	.L167
	LD.w	r5,[sp]
	LD	r4,#805306368
	CMP	r5,r4
	JZ	.L167
	LD.w	r4,[sp]
	MOV	r5,#1
	LSL	r5,#30
	CMP	r4,r5
	JZ	.L167
	LD.w	r5,[sp]
	LD	r4,#1342177280
	CMP	r5,r4
	JZ	.L167
	LD.w	r5,[sp]
	LD	r4,#1610612736
	CMP	r5,r4
	JZ	.L167
	LD.w	r5,[sp]
	LD	r4,#1879048192
	CMP	r5,r4
	JZ	.L167
	LD.w	r4,[sp]
	MOV	r5,#1
	LSL	r5,#31
	CMP	r4,r5
	JNZ	.L168
.L167:
	MOV	r5,#1
	JMP	.L169
.L168:
	MOV	r5,#0
.L169:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,629,.LM187-.LFBB20
.LM187:
	LD	r6,#1073743232
	LD	r5,#1073743232
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	LD	r1,#268435455
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#1],r5
	.stabn	68,0,632,.LM188-.LFBB20
.LM188:
	ADD	sp,#4
	POP	r6
	POP	lr
	JMP	lr
	.size	ADC_Double_Mode_Config, .-ADC_Double_Mode_Config
.Lscope20:
	.stabs	"",36,0,0,.Lscope20-.LFBB20
	.stabd	78,0,0
	.section .text$ADC_Reference_Voltage_Config
	.type	.text$ADC_Reference_Voltage_Config$scode_local_21, @function
	.text$ADC_Reference_Voltage_Config$scode_loacal_21:
	.align	1
	.stabs	"ADC_Reference_Voltage_Config:F(0,15)",36,0,644,ADC_Reference_Voltage_Config
	.stabs	"ADCx:p(0,16)",160,0,644,0
	.stabs	"RefVoltage:p(3,6)",160,0,644,4
	.export	ADC_Reference_Voltage_Config
	.type	ADC_Reference_Voltage_Config, @function
ADC_Reference_Voltage_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext21
.Ltext21:
	.stabn	68,0,645,.LM189-.LFBB21
.LM189:
.LFBB21:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,647,.LM190-.LFBB21
.LM190:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L171
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L171
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L172
.L171:
	MOV	r5,#1
	JMP	.L173
.L172:
	MOV	r5,#0
.L173:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,648,.LM191-.LFBB21
.LM191:
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#19
	CMP	r4,r5
	JZ	.L174
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#18
	CMP	r4,r5
	JZ	.L174
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#17
	CMP	r4,r5
	JNZ	.L175
.L174:
	MOV	r5,#1
	JMP	.L176
.L175:
	MOV	r5,#0
.L176:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,651,.LM192-.LFBB21
.LM192:
	LD.w	r5,[sp]
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	LD	r1,#-917505
	LD.w	r2,[sp+#1]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5+#1],r4
	.stabn	68,0,654,.LM193-.LFBB21
.LM193:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Reference_Voltage_Config, .-ADC_Reference_Voltage_Config
.Lscope21:
	.stabs	"",36,0,0,.Lscope21-.LFBB21
	.stabd	78,0,0
	.section .text$ADC_Analog_Watchdog_Channel_Config
	.type	.text$ADC_Analog_Watchdog_Channel_Config$scode_local_22, @function
	.text$ADC_Analog_Watchdog_Channel_Config$scode_loacal_22:
	.align	1
	.stabs	"ADC_Analog_Watchdog_Channel_Config:F(0,15)",36,0,663,ADC_Analog_Watchdog_Channel_Config
	.stabs	"ADCx:p(0,16)",160,0,663,0
	.stabs	"Channel:p(3,6)",160,0,663,4
	.export	ADC_Analog_Watchdog_Channel_Config
	.type	ADC_Analog_Watchdog_Channel_Config, @function
ADC_Analog_Watchdog_Channel_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext22
.Ltext22:
	.stabn	68,0,664,.LM194-.LFBB22
.LM194:
.LFBB22:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,666,.LM195-.LFBB22
.LM195:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L178
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L178
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L179
.L178:
	MOV	r5,#1
	JMP	.L180
.L179:
	MOV	r5,#0
.L180:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,667,.LM196-.LFBB22
.LM196:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L181
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#16
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#17
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#196608
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#18
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#327680
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#393216
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#458752
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#19
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#589824
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#655360
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#720896
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#786432
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#851968
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#917504
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#983040
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#20
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1114112
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1179648
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1245184
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1310720
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1376256
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1441792
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1507328
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1572864
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1638400
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1703936
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1769472
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1835008
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1900544
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#1966080
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2031616
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#21
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2162688
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2228224
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2293760
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2359296
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2424832
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2490368
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2555904
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2621440
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2686976
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2752512
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2818048
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2883584
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#2949120
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3014656
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3080192
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3145728
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3211264
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3276800
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3342336
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3407872
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3473408
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3538944
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3604480
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3670016
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3735552
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3801088
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3866624
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3932160
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#3997696
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4063232
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4128768
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	MOV	r5,#1
	LSL	r5,#22
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4259840
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4325376
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4390912
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4456448
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4521984
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4587520
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4653056
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4718592
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4784128
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4849664
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4915200
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#4980736
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5046272
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5111808
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5177344
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5242880
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5308416
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5373952
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5439488
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5505024
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5570560
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5636096
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5701632
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5767168
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5832704
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5898240
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#5963776
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6029312
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6094848
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6160384
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6225920
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6291456
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6356992
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6422528
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6488064
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6553600
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6619136
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6684672
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6750208
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6815744
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6881280
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#6946816
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7012352
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7077888
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7143424
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7208960
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7274496
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7340032
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7405568
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7471104
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7536640
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7602176
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7667712
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7733248
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7798784
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7864320
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7929856
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#7995392
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#8060928
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#8126464
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#8192000
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#8257536
	CMP	r4,r5
	JZ	.L181
	LD.w	r4,[sp+#1]
	LD	r5,#8323072
	CMP	r4,r5
	JNZ	.L182
.L181:
	MOV	r5,#1
	JMP	.L183
.L182:
	MOV	r5,#0
.L183:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,670,.LM197-.LFBB22
.LM197:
	LD.w	r5,[sp]
	LD.w	r5,[r5+#22]
	MOV	r0,r5
	LD	r1,#-8323073
	LD.w	r2,[sp+#1]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5+#22],r4
	.stabn	68,0,673,.LM198-.LFBB22
.LM198:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Analog_Watchdog_Channel_Config, .-ADC_Analog_Watchdog_Channel_Config
.Lscope22:
	.stabs	"",36,0,0,.Lscope22-.LFBB22
	.stabd	78,0,0
	.section .text$ADC_Extra_Sampling_Time
	.type	.text$ADC_Extra_Sampling_Time$scode_local_23, @function
	.text$ADC_Extra_Sampling_Time$scode_loacal_23:
	.align	1
	.stabs	"ADC_Extra_Sampling_Time:F(0,15)",36,0,693,ADC_Extra_Sampling_Time
	.stabs	"ADCx:p(0,16)",160,0,693,4
	.stabs	"ExTime:p(3,6)",160,0,693,8
	.export	ADC_Extra_Sampling_Time
	.type	ADC_Extra_Sampling_Time, @function
ADC_Extra_Sampling_Time:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext23
.Ltext23:
	.stabn	68,0,694,.LM199-.LFBB23
.LM199:
.LFBB23:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	.stabn	68,0,695,.LM200-.LFBB23
.LM200:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,698,.LM201-.LFBB23
.LM201:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L185
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L185
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L186
.L185:
	MOV	r5,#1
	JMP	.L187
.L186:
	MOV	r5,#0
.L187:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,699,.LM202-.LFBB23
.LM202:
	MOV	r5,#1
	LD.w	r4,[sp+#2]
	CMP	r4,#10
	JLS	.L188
	MOV	r5,#0
.L188:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,702,.LM203-.LFBB23
.LM203:
	LD.w	r5,[sp+#2]
	LSL	r5,#24
	ST.w	[sp],r5
	.stabn	68,0,703,.LM204-.LFBB23
.LM204:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#22]
	MOV	r0,r5
	LD	r1,#-251658241
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#22],r4
	.stabn	68,0,704,.LM205-.LFBB23
.LM205:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_Extra_Sampling_Time, .-ADC_Extra_Sampling_Time
	.stabs	"tmpreg:(3,6)",128,0,695,0
	.stabn	192,0,0,.LFBB23-.LFBB23
	.stabn	224,0,0,.Lscope23-.LFBB23
.Lscope23:
	.stabs	"",36,0,0,.Lscope23-.LFBB23
	.stabd	78,0,0
	.section .text$ADC_Regular_Channel_Watchdog_Enable
	.type	.text$ADC_Regular_Channel_Watchdog_Enable$scode_local_24, @function
	.text$ADC_Regular_Channel_Watchdog_Enable$scode_loacal_24:
	.align	1
	.stabs	"ADC_Regular_Channel_Watchdog_Enable:F(0,15)",36,0,721,ADC_Regular_Channel_Watchdog_Enable
	.stabs	"ADCx:p(0,16)",160,0,721,0
	.stabs	"NewState:p(2,2)",160,0,721,4
	.export	ADC_Regular_Channel_Watchdog_Enable
	.type	ADC_Regular_Channel_Watchdog_Enable, @function
ADC_Regular_Channel_Watchdog_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext24
.Ltext24:
	.stabn	68,0,722,.LM206-.LFBB24
.LM206:
.LFBB24:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,724,.LM207-.LFBB24
.LM207:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L190
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L190
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L191
.L190:
	MOV	r5,#1
	JMP	.L192
.L191:
	MOV	r5,#0
.L192:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,725,.LM208-.LFBB24
.LM208:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L193
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L194
.L193:
	MOV	r5,#1
	JMP	.L195
.L194:
	MOV	r5,#0
.L195:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,728,.LM209-.LFBB24
.LM209:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L196
	.stabn	68,0,731,.LM210-.LFBB24
.LM210:
	LD.w	r5,[sp]
// inline asm begin
	// 731 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #29
// inline asm end
	JMP	.L189
.L196:
	.stabn	68,0,736,.LM211-.LFBB24
.LM211:
	LD.w	r5,[sp]
// inline asm begin
	// 736 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #29
// inline asm end
.L189:
	.stabn	68,0,738,.LM212-.LFBB24
.LM212:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Regular_Channel_Watchdog_Enable, .-ADC_Regular_Channel_Watchdog_Enable
.Lscope24:
	.stabs	"",36,0,0,.Lscope24-.LFBB24
	.stabd	78,0,0
	.section .text$ADC_External_Trig_Conv_Enable
	.type	.text$ADC_External_Trig_Conv_Enable$scode_local_25, @function
	.text$ADC_External_Trig_Conv_Enable$scode_loacal_25:
	.align	1
	.stabs	"ADC_External_Trig_Conv_Enable:F(0,15)",36,0,747,ADC_External_Trig_Conv_Enable
	.stabs	"ADCx:p(0,16)",160,0,747,0
	.stabs	"NewState:p(2,2)",160,0,747,4
	.export	ADC_External_Trig_Conv_Enable
	.type	ADC_External_Trig_Conv_Enable, @function
ADC_External_Trig_Conv_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext25
.Ltext25:
	.stabn	68,0,748,.LM213-.LFBB25
.LM213:
.LFBB25:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,750,.LM214-.LFBB25
.LM214:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L199
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L199
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L200
.L199:
	MOV	r5,#1
	JMP	.L201
.L200:
	MOV	r5,#0
.L201:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,751,.LM215-.LFBB25
.LM215:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L202
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L203
.L202:
	MOV	r5,#1
	JMP	.L204
.L203:
	MOV	r5,#0
.L204:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,754,.LM216-.LFBB25
.LM216:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L205
	.stabn	68,0,757,.LM217-.LFBB25
.LM217:
	LD.w	r5,[sp]
	ADD	r5,r5,#4
// inline asm begin
	// 757 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #11
// inline asm end
	JMP	.L198
.L205:
	.stabn	68,0,762,.LM218-.LFBB25
.LM218:
	LD.w	r5,[sp]
	ADD	r5,r5,#4
// inline asm begin
	// 762 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #11
// inline asm end
.L198:
	.stabn	68,0,764,.LM219-.LFBB25
.LM219:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_External_Trig_Conv_Enable, .-ADC_External_Trig_Conv_Enable
.Lscope25:
	.stabs	"",36,0,0,.Lscope25-.LFBB25
	.stabd	78,0,0
	.section .text$ADC_External_Trig_Conv_Config
	.type	.text$ADC_External_Trig_Conv_Config$scode_local_26, @function
	.text$ADC_External_Trig_Conv_Config$scode_loacal_26:
	.align	1
	.stabs	"ADC_External_Trig_Conv_Config:F(0,15)",36,0,835,ADC_External_Trig_Conv_Config
	.stabs	"ADCx:p(0,16)",160,0,835,0
	.stabs	"ExternalTrigEvent:p(3,6)",160,0,836,4
	.export	ADC_External_Trig_Conv_Config
	.type	ADC_External_Trig_Conv_Config, @function
ADC_External_Trig_Conv_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext26
.Ltext26:
	.stabn	68,0,837,.LM220-.LFBB26
.LM220:
.LFBB26:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,839,.LM221-.LFBB26
.LM221:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L208
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L208
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L209
.L208:
	MOV	r5,#1
	JMP	.L210
.L209:
	MOV	r5,#0
.L210:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,840,.LM222-.LFBB26
.LM222:
	LD.w	r5,[sp+#1]
	LSR	r5,#4
	CMP	r5,#71
	JHI	.L211
	LD.w	r5,[sp+#1]
	LSL	r5,#28
	CMP	r5,#0
	JNZ	.L211
	MOV	r5,#1
	JMP	.L212
.L211:
	MOV	r5,#0
.L212:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,843,.LM223-.LFBB26
.LM223:
	LD.w	r5,[sp]
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	LD	r1,#-2033
	LD.w	r2,[sp+#1]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5+#1],r4
	.stabn	68,0,846,.LM224-.LFBB26
.LM224:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_External_Trig_Conv_Config, .-ADC_External_Trig_Conv_Config
.Lscope26:
	.stabs	"",36,0,0,.Lscope26-.LFBB26
	.stabd	78,0,0
	.section .text$ADC_Regular_Channel_Config
	.type	.text$ADC_Regular_Channel_Config$scode_local_27, @function
	.text$ADC_Regular_Channel_Config$scode_loacal_27:
	.align	1
	.stabs	"ADC_Regular_Channel_Config:F(0,15)",36,0,857,ADC_Regular_Channel_Config
	.stabs	"ADCx:p(0,16)",160,0,857,8
	.stabs	"Channel:p(3,6)",160,0,857,12
	.stabs	"Rank:p(3,6)",160,0,857,16
	.export	ADC_Regular_Channel_Config
	.type	ADC_Regular_Channel_Config, @function
ADC_Regular_Channel_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext27
.Ltext27:
	.stabn	68,0,858,.LM225-.LFBB27
.LM225:
.LFBB27:
	PUSH	lr
	SUB	sp,#20
	ST.w	[sp+#2],r0
	ST.w	[sp+#3],r1
	ST.w	[sp+#4],r2
	.stabn	68,0,859,.LM226-.LFBB27
.LM226:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,860,.LM227-.LFBB27
.LM227:
	MOV	r5,#0
	ST.w	[sp+#1],r5
	.stabn	68,0,863,.LM228-.LFBB27
.LM228:
	LD.w	r4,[sp+#2]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L214
	LD.w	r4,[sp+#2]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L214
	LD.w	r4,[sp+#2]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L215
.L214:
	MOV	r5,#1
	JMP	.L216
.L215:
	MOV	r5,#0
.L216:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,864,.LM229-.LFBB27
.LM229:
	LD.w	r5,[sp+#3]
	CMP	r5,#0
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#1
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#2
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#3
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#4
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#5
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#6
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#7
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#8
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#9
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#10
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#11
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#12
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#13
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#14
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#15
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#16
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#17
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#18
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#19
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#20
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#21
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#22
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#23
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#24
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#25
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#26
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#27
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#28
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#29
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#30
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#31
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#32
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#33
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#34
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#35
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#36
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#37
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#38
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#39
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#40
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#41
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#42
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#43
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#44
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#45
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#46
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#47
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#48
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#49
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#50
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#51
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#52
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#53
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#54
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#55
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#56
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#57
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#58
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#59
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#60
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#61
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#62
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#63
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#64
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#65
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#66
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#67
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#68
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#69
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#70
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#71
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#72
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#73
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#74
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#75
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#76
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#77
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#78
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#79
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#80
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#81
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#82
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#83
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#84
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#85
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#86
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#87
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#88
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#89
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#90
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#91
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#92
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#93
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#94
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#95
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#96
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#97
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#98
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#99
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#100
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#101
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#102
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#103
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#104
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#105
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#106
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#107
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#108
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#109
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#110
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#111
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#112
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#113
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#114
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#115
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#116
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#117
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#118
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#119
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#120
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#121
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#122
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#123
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#124
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#125
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#126
	JZ	.L217
	LD.w	r5,[sp+#3]
	CMP	r5,#127
	JNZ	.L218
.L217:
	MOV	r5,#1
	JMP	.L219
.L218:
	MOV	r5,#0
.L219:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,865,.LM230-.LFBB27
.LM230:
	LD.w	r5,[sp+#4]
	SUB	r4,r5,#1
	MOV	r5,#1
	CMP	r4,#15
	JLS	.L220
	MOV	r5,#0
.L220:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,868,.LM231-.LFBB27
.LM231:
	LD.w	r5,[sp+#4]
	CMP	r5,#3
	JHI	.L221
	.stabn	68,0,871,.LM232-.LFBB27
.LM232:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#8
	LD.w	r4,[sp+#3]
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,872,.LM233-.LFBB27
.LM233:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#8
	MOV	r4,#255
	LSL	r5,r4,r5
	ST.w	[sp+#1],r5
	.stabn	68,0,873,.LM234-.LFBB27
.LM234:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#2]
	LD.w	r5,[sp+#1]
	NOT	r5,r5
	MOV	r0,r4
	MOV	r1,r5
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#2]
	ST.w	[r5+#2],r4
	JMP	.L213
.L221:
	.stabn	68,0,878,.LM235-.LFBB27
.LM235:
	LD.w	r5,[sp+#4]
	CMP	r5,#7
	JHI	.L223
	.stabn	68,0,881,.LM236-.LFBB27
.LM236:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#32
	LD.w	r4,[sp+#3]
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,882,.LM237-.LFBB27
.LM237:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#32
	MOV	r4,#255
	LSL	r5,r4,r5
	ST.w	[sp+#1],r5
	.stabn	68,0,883,.LM238-.LFBB27
.LM238:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#3]
	LD.w	r5,[sp+#1]
	NOT	r5,r5
	MOV	r0,r4
	MOV	r1,r5
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#2]
	ST.w	[r5+#3],r4
	JMP	.L213
.L223:
	.stabn	68,0,888,.LM239-.LFBB27
.LM239:
	LD.w	r5,[sp+#4]
	CMP	r5,#11
	JHI	.L224
	.stabn	68,0,891,.LM240-.LFBB27
.LM240:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#64
	LD.w	r4,[sp+#3]
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,892,.LM241-.LFBB27
.LM241:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#64
	MOV	r4,#255
	LSL	r5,r4,r5
	ST.w	[sp+#1],r5
	.stabn	68,0,893,.LM242-.LFBB27
.LM242:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#4]
	LD.w	r5,[sp+#1]
	NOT	r5,r5
	MOV	r0,r4
	MOV	r1,r5
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#2]
	ST.w	[r5+#4],r4
	JMP	.L213
.L224:
	.stabn	68,0,901,.LM243-.LFBB27
.LM243:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#96
	LD.w	r4,[sp+#3]
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,902,.LM244-.LFBB27
.LM244:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#96
	MOV	r4,#255
	LSL	r5,r4,r5
	ST.w	[sp+#1],r5
	.stabn	68,0,903,.LM245-.LFBB27
.LM245:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#17]
	LD.w	r5,[sp+#1]
	NOT	r5,r5
	MOV	r0,r4
	MOV	r1,r5
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#2]
	ST.w	[r5+#17],r4
.L213:
	.stabn	68,0,907,.LM246-.LFBB27
.LM246:
	ADD	sp,#20
	POP	lr
	JMP	lr
	.size	ADC_Regular_Channel_Config, .-ADC_Regular_Channel_Config
	.stabs	"tmpreg:(3,6)",128,0,859,0
	.stabs	"tmpmask:(3,6)",128,0,860,4
	.stabn	192,0,0,.LFBB27-.LFBB27
	.stabn	224,0,0,.Lscope27-.LFBB27
.Lscope27:
	.stabs	"",36,0,0,.Lscope27-.LFBB27
	.stabd	78,0,0
	.section .text$ADC_Regular_Sequencer_Length_Config
	.type	.text$ADC_Regular_Sequencer_Length_Config$scode_local_28, @function
	.text$ADC_Regular_Sequencer_Length_Config$scode_loacal_28:
	.align	1
	.stabs	"ADC_Regular_Sequencer_Length_Config:F(0,15)",36,0,916,ADC_Regular_Sequencer_Length_Config
	.stabs	"ADCx:p(0,16)",160,0,916,4
	.stabs	"Length:p(3,6)",160,0,916,8
	.export	ADC_Regular_Sequencer_Length_Config
	.type	ADC_Regular_Sequencer_Length_Config, @function
ADC_Regular_Sequencer_Length_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext28
.Ltext28:
	.stabn	68,0,917,.LM247-.LFBB28
.LM247:
.LFBB28:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	.stabn	68,0,918,.LM248-.LFBB28
.LM248:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,921,.LM249-.LFBB28
.LM249:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L226
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L226
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L227
.L226:
	MOV	r5,#1
	JMP	.L228
.L227:
	MOV	r5,#0
.L228:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,922,.LM250-.LFBB28
.LM250:
	LD.w	r5,[sp+#2]
	CMP	r5,#0
	JZ	.L229
	LD.w	r5,[sp+#2]
	CMP	r5,#16
	JHI	.L229
	MOV	r5,#1
	JMP	.L230
.L229:
	MOV	r5,#0
.L230:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,926,.LM251-.LFBB28
.LM251:
	LD.w	r5,[sp+#2]
	SUB	r5,r5,#1
	ST.w	[sp],r5
	.stabn	68,0,927,.LM252-.LFBB28
.LM252:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#22]
	MOV	r0,r5
	MOV	r1,#15
	NOT	r1,r1
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#22],r4
	.stabn	68,0,930,.LM253-.LFBB28
.LM253:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_Regular_Sequencer_Length_Config, .-ADC_Regular_Sequencer_Length_Config
	.stabs	"tmpreg:(3,6)",128,0,918,0
	.stabn	192,0,0,.LFBB28-.LFBB28
	.stabn	224,0,0,.Lscope28-.LFBB28
.Lscope28:
	.stabs	"",36,0,0,.Lscope28-.LFBB28
	.stabd	78,0,0
	.section .text$ADC_Regular_Channel_TxCCRy_Trig_Enable
	.type	.text$ADC_Regular_Channel_TxCCRy_Trig_Enable$scode_local_29, @function
	.text$ADC_Regular_Channel_TxCCRy_Trig_Enable$scode_loacal_29:
	.align	1
	.stabs	"ADC_Regular_Channel_TxCCRy_Trig_Enable:F(0,15)",36,0,943,ADC_Regular_Channel_TxCCRy_Trig_Enable
	.stabs	"ADCx:p(0,16)",160,0,943,4
	.stabs	"ExternalTrigEvent:p(3,6)",160,0,944,8
	.stabs	"NewState:p(2,2)",160,0,944,12
	.export	ADC_Regular_Channel_TxCCRy_Trig_Enable
	.type	ADC_Regular_Channel_TxCCRy_Trig_Enable, @function
ADC_Regular_Channel_TxCCRy_Trig_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext29
.Ltext29:
	.stabn	68,0,945,.LM254-.LFBB29
.LM254:
.LFBB29:
	PUSH	lr
	SUB	sp,#16
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	ST.w	[sp+#3],r2
	.stabn	68,0,946,.LM255-.LFBB29
.LM255:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,948,.LM256-.LFBB29
.LM256:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L232
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L232
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L233
.L232:
	MOV	r5,#1
	JMP	.L234
.L233:
	MOV	r5,#0
.L234:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,949,.LM257-.LFBB29
.LM257:
	LD.w	r5,[sp+#3]
	CMP	r5,#0
	JZ	.L235
	LD.w	r5,[sp+#3]
	CMP	r5,#1
	JNZ	.L236
.L235:
	MOV	r5,#1
	JMP	.L237
.L236:
	MOV	r5,#0
.L237:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,950,.LM258-.LFBB29
.LM258:
	LD.w	r5,[sp+#2]
	CMP	r5,#18
	JZ	.L238
	LD.w	r5,[sp+#2]
	CMP	r5,#16
	JZ	.L238
	LD.w	r5,[sp+#2]
	CMP	r5,#14
	JNZ	.L239
.L238:
	MOV	r5,#1
	JMP	.L240
.L239:
	MOV	r5,#0
.L240:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,953,.LM259-.LFBB29
.LM259:
	LD.w	r5,[sp+#2]
	ST.w	[sp],r5
	.stabn	68,0,954,.LM260-.LFBB29
.LM260:
	LD.w	r5,[sp]
	MOV	r4,#1
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,956,.LM261-.LFBB29
.LM261:
	LD.w	r5,[sp+#3]
	CMP	r5,#0
	JZ	.L241
	.stabn	68,0,959,.LM262-.LFBB29
.LM262:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	ORL	r4,r4,r5
	LD.w	r5,[sp+#1]
	ST.w	[r5+#20],r4
	JMP	.L231
.L241:
	.stabn	68,0,964,.LM263-.LFBB29
.LM263:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	NOT	r5,r5
	ANL	r4,r4,r5
	LD.w	r5,[sp+#1]
	ST.w	[r5+#20],r4
.L231:
	.stabn	68,0,966,.LM264-.LFBB29
.LM264:
	ADD	sp,#16
	POP	lr
	JMP	lr
	.size	ADC_Regular_Channel_TxCCRy_Trig_Enable, .-ADC_Regular_Channel_TxCCRy_Trig_Enable
	.stabs	"tmpreg:(3,6)",128,0,946,0
	.stabn	192,0,0,.LFBB29-.LFBB29
	.stabn	224,0,0,.Lscope29-.LFBB29
.Lscope29:
	.stabs	"",36,0,0,.Lscope29-.LFBB29
	.stabd	78,0,0
	.section .text$ADC_Software_Start_Conv
	.type	.text$ADC_Software_Start_Conv$scode_local_30, @function
	.text$ADC_Software_Start_Conv$scode_loacal_30:
	.align	1
	.stabs	"ADC_Software_Start_Conv:F(0,15)",36,0,974,ADC_Software_Start_Conv
	.stabs	"ADCx:p(0,16)",160,0,974,0
	.export	ADC_Software_Start_Conv
	.type	ADC_Software_Start_Conv, @function
ADC_Software_Start_Conv:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext30
.Ltext30:
	.stabn	68,0,975,.LM265-.LFBB30
.LM265:
.LFBB30:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,977,.LM266-.LFBB30
.LM266:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L244
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L244
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L245
.L244:
	MOV	r5,#1
	JMP	.L246
.L245:
	MOV	r5,#0
.L246:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,980,.LM267-.LFBB30
.LM267:
	LD.w	r5,[sp]
	ADD	r5,r5,#4
// inline asm begin
	// 980 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #2
	.stabn	68,0,981,.LM268-.LFBB30
.LM268:
// inline asm end
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	ADC_Software_Start_Conv, .-ADC_Software_Start_Conv
.Lscope30:
	.stabs	"",36,0,0,.Lscope30-.LFBB30
	.stabd	78,0,0
	.section .text$ADC_Continuous_Mode_Cmd
	.type	.text$ADC_Continuous_Mode_Cmd$scode_local_31, @function
	.text$ADC_Continuous_Mode_Cmd$scode_loacal_31:
	.align	1
	.stabs	"ADC_Continuous_Mode_Cmd:F(0,15)",36,0,990,ADC_Continuous_Mode_Cmd
	.stabs	"ADCx:p(0,16)",160,0,990,0
	.stabs	"NewState:p(2,2)",160,0,990,4
	.export	ADC_Continuous_Mode_Cmd
	.type	ADC_Continuous_Mode_Cmd, @function
ADC_Continuous_Mode_Cmd:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext31
.Ltext31:
	.stabn	68,0,991,.LM269-.LFBB31
.LM269:
.LFBB31:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,993,.LM270-.LFBB31
.LM270:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L248
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L248
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L249
.L248:
	MOV	r5,#1
	JMP	.L250
.L249:
	MOV	r5,#0
.L250:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,994,.LM271-.LFBB31
.LM271:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L251
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L252
.L251:
	MOV	r5,#1
	JMP	.L253
.L252:
	MOV	r5,#0
.L253:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,996,.LM272-.LFBB31
.LM272:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L254
	.stabn	68,0,999,.LM273-.LFBB31
.LM273:
	LD.w	r5,[sp]
// inline asm begin
	// 999 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #18
// inline asm end
	JMP	.L247
.L254:
	.stabn	68,0,1004,.LM274-.LFBB31
.LM274:
	LD.w	r5,[sp]
// inline asm begin
	// 1004 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #18
// inline asm end
.L247:
	.stabn	68,0,1006,.LM275-.LFBB31
.LM275:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Continuous_Mode_Cmd, .-ADC_Continuous_Mode_Cmd
.Lscope31:
	.stabs	"",36,0,0,.Lscope31-.LFBB31
	.stabd	78,0,0
	.section .text$ADC_Disc_Mode_Channel_Count_Config
	.type	.text$ADC_Disc_Mode_Channel_Count_Config$scode_local_32, @function
	.text$ADC_Disc_Mode_Channel_Count_Config$scode_loacal_32:
	.align	1
	.stabs	"ADC_Disc_Mode_Channel_Count_Config:F(0,15)",36,0,1015,ADC_Disc_Mode_Channel_Count_Config
	.stabs	"ADCx:p(0,16)",160,0,1015,4
	.stabs	"Number:p(3,2)",160,0,1015,8
	.export	ADC_Disc_Mode_Channel_Count_Config
	.type	ADC_Disc_Mode_Channel_Count_Config, @function
ADC_Disc_Mode_Channel_Count_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext32
.Ltext32:
	.stabn	68,0,1016,.LM276-.LFBB32
.LM276:
.LFBB32:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	MOV	r5,r1
	ST.b	[sp+#8],r5
	.stabn	68,0,1017,.LM277-.LFBB32
.LM277:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1020,.LM278-.LFBB32
.LM278:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L257
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L257
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L258
.L257:
	MOV	r5,#1
	JMP	.L259
.L258:
	MOV	r5,#0
.L259:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1021,.LM279-.LFBB32
.LM279:
	LD.b	r5,[sp+#8]
	CMP	r5,#0
	JZ	.L260
	LD.b	r5,[sp+#8]
	CMP	r5,#8
	JHI	.L260
	MOV	r5,#1
	JMP	.L261
.L260:
	MOV	r5,#0
.L261:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1024,.LM280-.LFBB32
.LM280:
	LD.b	r5,[sp+#8]
	SUB	r5,r5,#1
	LSL	r5,#26
	ST.w	[sp],r5
	.stabn	68,0,1025,.LM281-.LFBB32
.LM281:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-469762049
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	LD.w	r4,[sp+#1]
	ST.w	[r4],r5
	.stabn	68,0,1028,.LM282-.LFBB32
.LM282:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_Disc_Mode_Channel_Count_Config, .-ADC_Disc_Mode_Channel_Count_Config
	.stabs	"tmpreg:(3,6)",128,0,1017,0
	.stabn	192,0,0,.LFBB32-.LFBB32
	.stabn	224,0,0,.Lscope32-.LFBB32
.Lscope32:
	.stabs	"",36,0,0,.Lscope32-.LFBB32
	.stabd	78,0,0
	.section .text$ADC_Disc_Mode_Cmd
	.type	.text$ADC_Disc_Mode_Cmd$scode_local_33, @function
	.text$ADC_Disc_Mode_Cmd$scode_loacal_33:
	.align	1
	.stabs	"ADC_Disc_Mode_Cmd:F(0,15)",36,0,1037,ADC_Disc_Mode_Cmd
	.stabs	"ADCx:p(0,16)",160,0,1037,0
	.stabs	"NewState:p(2,2)",160,0,1037,4
	.export	ADC_Disc_Mode_Cmd
	.type	ADC_Disc_Mode_Cmd, @function
ADC_Disc_Mode_Cmd:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext33
.Ltext33:
	.stabn	68,0,1038,.LM283-.LFBB33
.LM283:
.LFBB33:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,1040,.LM284-.LFBB33
.LM284:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L263
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L263
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L264
.L263:
	MOV	r5,#1
	JMP	.L265
.L264:
	MOV	r5,#0
.L265:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1041,.LM285-.LFBB33
.LM285:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L266
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L267
.L266:
	MOV	r5,#1
	JMP	.L268
.L267:
	MOV	r5,#0
.L268:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1043,.LM286-.LFBB33
.LM286:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L269
	.stabn	68,0,1046,.LM287-.LFBB33
.LM287:
	LD.w	r5,[sp]
// inline asm begin
	// 1046 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #20
// inline asm end
	JMP	.L262
.L269:
	.stabn	68,0,1051,.LM288-.LFBB33
.LM288:
	LD.w	r5,[sp]
// inline asm begin
	// 1051 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #20
// inline asm end
.L262:
	.stabn	68,0,1053,.LM289-.LFBB33
.LM289:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Disc_Mode_Cmd, .-ADC_Disc_Mode_Cmd
.Lscope33:
	.stabs	"",36,0,0,.Lscope33-.LFBB33
	.stabd	78,0,0
	.section .text$ADC_Get_Conversion_Value
	.type	.text$ADC_Get_Conversion_Value$scode_local_34, @function
	.text$ADC_Get_Conversion_Value$scode_loacal_34:
	.align	1
	.stabs	"ADC_Get_Conversion_Value:F(3,4)",36,0,1061,ADC_Get_Conversion_Value
	.stabs	"ADCx:p(0,16)",160,0,1061,4
	.export	ADC_Get_Conversion_Value
	.type	ADC_Get_Conversion_Value, @function
ADC_Get_Conversion_Value:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext34
.Ltext34:
	.stabn	68,0,1062,.LM290-.LFBB34
.LM290:
.LFBB34:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,1063,.LM291-.LFBB34
.LM291:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1066,.LM292-.LFBB34
.LM292:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L272
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L272
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L273
.L272:
	MOV	r5,#1
	JMP	.L274
.L273:
	MOV	r5,#0
.L274:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1069,.LM293-.LFBB34
.LM293:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#8]
	ST.w	[sp],r5
	.stabn	68,0,1071,.LM294-.LFBB34
.LM294:
	LD.w	r5,[sp]
	ZXT.h	r5,r5
	.stabn	68,0,1072,.LM295-.LFBB34
.LM295:
	MOV	r0,r5
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_Get_Conversion_Value, .-ADC_Get_Conversion_Value
	.stabs	"tmpreg:(3,6)",128,0,1063,0
	.stabn	192,0,0,.LFBB34-.LFBB34
	.stabn	224,0,0,.Lscope34-.LFBB34
.Lscope34:
	.stabs	"",36,0,0,.Lscope34-.LFBB34
	.stabd	78,0,0
	.section .text$ADC_High_Priority_Watchdog_Enable
	.type	.text$ADC_High_Priority_Watchdog_Enable$scode_local_35, @function
	.text$ADC_High_Priority_Watchdog_Enable$scode_loacal_35:
	.align	1
	.stabs	"ADC_High_Priority_Watchdog_Enable:F(0,15)",36,0,1088,ADC_High_Priority_Watchdog_Enable
	.stabs	"ADCx:p(0,16)",160,0,1088,0
	.stabs	"NewState:p(2,2)",160,0,1088,4
	.export	ADC_High_Priority_Watchdog_Enable
	.type	ADC_High_Priority_Watchdog_Enable, @function
ADC_High_Priority_Watchdog_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext35
.Ltext35:
	.stabn	68,0,1089,.LM296-.LFBB35
.LM296:
.LFBB35:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,1091,.LM297-.LFBB35
.LM297:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L277
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L277
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L278
.L277:
	MOV	r5,#1
	JMP	.L279
.L278:
	MOV	r5,#0
.L279:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1092,.LM298-.LFBB35
.LM298:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L280
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L281
.L280:
	MOV	r5,#1
	JMP	.L282
.L281:
	MOV	r5,#0
.L282:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1095,.LM299-.LFBB35
.LM299:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L283
	.stabn	68,0,1098,.LM300-.LFBB35
.LM300:
	LD.w	r5,[sp]
// inline asm begin
	// 1098 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #30
// inline asm end
	JMP	.L276
.L283:
	.stabn	68,0,1103,.LM301-.LFBB35
.LM301:
	LD.w	r5,[sp]
// inline asm begin
	// 1103 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #30
// inline asm end
.L276:
	.stabn	68,0,1105,.LM302-.LFBB35
.LM302:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_High_Priority_Watchdog_Enable, .-ADC_High_Priority_Watchdog_Enable
.Lscope35:
	.stabs	"",36,0,0,.Lscope35-.LFBB35
	.stabd	78,0,0
	.section .text$ADC_HPExternal_Trig_Conv_Enable
	.type	.text$ADC_HPExternal_Trig_Conv_Enable$scode_local_36, @function
	.text$ADC_HPExternal_Trig_Conv_Enable$scode_loacal_36:
	.align	1
	.stabs	"ADC_HPExternal_Trig_Conv_Enable:F(0,15)",36,0,1114,ADC_HPExternal_Trig_Conv_Enable
	.stabs	"ADCx:p(0,16)",160,0,1114,0
	.stabs	"NewState:p(2,2)",160,0,1114,4
	.export	ADC_HPExternal_Trig_Conv_Enable
	.type	ADC_HPExternal_Trig_Conv_Enable, @function
ADC_HPExternal_Trig_Conv_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext36
.Ltext36:
	.stabn	68,0,1115,.LM303-.LFBB36
.LM303:
.LFBB36:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,1117,.LM304-.LFBB36
.LM304:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L286
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L286
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L287
.L286:
	MOV	r5,#1
	JMP	.L288
.L287:
	MOV	r5,#0
.L288:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1118,.LM305-.LFBB36
.LM305:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L289
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L290
.L289:
	MOV	r5,#1
	JMP	.L291
.L290:
	MOV	r5,#0
.L291:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1121,.LM306-.LFBB36
.LM306:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L292
	.stabn	68,0,1124,.LM307-.LFBB36
.LM307:
	LD.w	r5,[sp]
	ADD	r5,r5,#4
// inline asm begin
	// 1124 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #27
// inline asm end
	JMP	.L285
.L292:
	.stabn	68,0,1129,.LM308-.LFBB36
.LM308:
	LD.w	r5,[sp]
	ADD	r5,r5,#4
// inline asm begin
	// 1129 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #27
// inline asm end
.L285:
	.stabn	68,0,1131,.LM309-.LFBB36
.LM309:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_HPExternal_Trig_Conv_Enable, .-ADC_HPExternal_Trig_Conv_Enable
.Lscope36:
	.stabs	"",36,0,0,.Lscope36-.LFBB36
	.stabd	78,0,0
	.section .text$ADC_High_Priority_Channel_Config
	.type	.text$ADC_High_Priority_Channel_Config$scode_local_37, @function
	.text$ADC_High_Priority_Channel_Config$scode_loacal_37:
	.align	1
	.stabs	"ADC_High_Priority_Channel_Config:F(0,15)",36,0,1142,ADC_High_Priority_Channel_Config
	.stabs	"ADCx:p(0,16)",160,0,1142,8
	.stabs	"Channel:p(3,6)",160,0,1143,12
	.stabs	"Rank:p(3,6)",160,0,1143,16
	.export	ADC_High_Priority_Channel_Config
	.type	ADC_High_Priority_Channel_Config, @function
ADC_High_Priority_Channel_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext37
.Ltext37:
	.stabn	68,0,1144,.LM310-.LFBB37
.LM310:
.LFBB37:
	PUSH	lr
	SUB	sp,#20
	ST.w	[sp+#2],r0
	ST.w	[sp+#3],r1
	ST.w	[sp+#4],r2
	.stabn	68,0,1145,.LM311-.LFBB37
.LM311:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1146,.LM312-.LFBB37
.LM312:
	MOV	r5,#0
	ST.w	[sp+#1],r5
	.stabn	68,0,1149,.LM313-.LFBB37
.LM313:
	LD.w	r4,[sp+#2]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L295
	LD.w	r4,[sp+#2]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L295
	LD.w	r4,[sp+#2]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L296
.L295:
	MOV	r5,#1
	JMP	.L297
.L296:
	MOV	r5,#0
.L297:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1150,.LM314-.LFBB37
.LM314:
	LD.w	r5,[sp+#3]
	CMP	r5,#0
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#1
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#2
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#3
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#4
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#5
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#6
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#7
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#8
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#9
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#10
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#11
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#12
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#13
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#14
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#15
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#16
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#17
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#18
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#19
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#20
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#21
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#22
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#23
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#24
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#25
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#26
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#27
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#28
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#29
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#30
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#31
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#32
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#33
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#34
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#35
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#36
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#37
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#38
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#39
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#40
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#41
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#42
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#43
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#44
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#45
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#46
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#47
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#48
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#49
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#50
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#51
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#52
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#53
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#54
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#55
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#56
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#57
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#58
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#59
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#60
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#61
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#62
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#63
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#64
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#65
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#66
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#67
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#68
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#69
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#70
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#71
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#72
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#73
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#74
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#75
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#76
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#77
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#78
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#79
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#80
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#81
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#82
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#83
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#84
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#85
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#86
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#87
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#88
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#89
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#90
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#91
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#92
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#93
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#94
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#95
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#96
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#97
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#98
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#99
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#100
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#101
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#102
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#103
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#104
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#105
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#106
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#107
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#108
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#109
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#110
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#111
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#112
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#113
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#114
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#115
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#116
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#117
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#118
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#119
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#120
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#121
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#122
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#123
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#124
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#125
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#126
	JZ	.L298
	LD.w	r5,[sp+#3]
	CMP	r5,#127
	JNZ	.L299
.L298:
	MOV	r5,#1
	JMP	.L300
.L299:
	MOV	r5,#0
.L300:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1151,.LM315-.LFBB37
.LM315:
	LD.w	r5,[sp+#4]
	CMP	r5,#0
	JZ	.L301
	LD.w	r5,[sp+#4]
	CMP	r5,#4
	JHI	.L301
	MOV	r5,#1
	JMP	.L302
.L301:
	MOV	r5,#0
.L302:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1156,.LM316-.LFBB37
.LM316:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#8
	LD.w	r4,[sp+#3]
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1157,.LM317-.LFBB37
.LM317:
	LD.w	r5,[sp+#4]
	LSL	r5,#3
	SUB	r5,#8
	MOV	r4,#255
	LSL	r5,r4,r5
	ST.w	[sp+#1],r5
	.stabn	68,0,1158,.LM318-.LFBB37
.LM318:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#5]
	LD.w	r5,[sp+#1]
	NOT	r5,r5
	MOV	r0,r4
	MOV	r1,r5
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#2]
	ST.w	[r5+#5],r4
	.stabn	68,0,1161,.LM319-.LFBB37
.LM319:
	ADD	sp,#20
	POP	lr
	JMP	lr
	.size	ADC_High_Priority_Channel_Config, .-ADC_High_Priority_Channel_Config
	.stabs	"tmpreg:(3,6)",128,0,1145,0
	.stabs	"tmpmask:(3,6)",128,0,1146,4
	.stabn	192,0,0,.LFBB37-.LFBB37
	.stabn	224,0,0,.Lscope37-.LFBB37
.Lscope37:
	.stabs	"",36,0,0,.Lscope37-.LFBB37
	.stabd	78,0,0
	.section .text$ADC_High_Priority_Sequencer_Length_Config
	.type	.text$ADC_High_Priority_Sequencer_Length_Config$scode_local_38, @function
	.text$ADC_High_Priority_Sequencer_Length_Config$scode_loacal_38:
	.align	1
	.stabs	"ADC_High_Priority_Sequencer_Length_Config:F(0,15)",36,0,1170,ADC_High_Priority_Sequencer_Length_Config
	.stabs	"ADCx:p(0,16)",160,0,1170,4
	.stabs	"Length:p(3,6)",160,0,1170,8
	.export	ADC_High_Priority_Sequencer_Length_Config
	.type	ADC_High_Priority_Sequencer_Length_Config, @function
ADC_High_Priority_Sequencer_Length_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext38
.Ltext38:
	.stabn	68,0,1171,.LM320-.LFBB38
.LM320:
.LFBB38:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	.stabn	68,0,1172,.LM321-.LFBB38
.LM321:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1175,.LM322-.LFBB38
.LM322:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L304
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L304
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L305
.L304:
	MOV	r5,#1
	JMP	.L306
.L305:
	MOV	r5,#0
.L306:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1176,.LM323-.LFBB38
.LM323:
	LD.w	r5,[sp+#2]
	CMP	r5,#0
	JZ	.L307
	LD.w	r5,[sp+#2]
	CMP	r5,#4
	JHI	.L307
	MOV	r5,#1
	JMP	.L308
.L307:
	MOV	r5,#0
.L308:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1179,.LM324-.LFBB38
.LM324:
	LD.w	r5,[sp+#2]
	SUB	r5,r5,#1
	LSL	r5,#4
	ST.w	[sp],r5
	.stabn	68,0,1180,.LM325-.LFBB38
.LM325:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#22]
	MOV	r0,r5
	MOV	r1,#48
	NOT	r1,r1
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#22],r4
	.stabn	68,0,1183,.LM326-.LFBB38
.LM326:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_High_Priority_Sequencer_Length_Config, .-ADC_High_Priority_Sequencer_Length_Config
	.stabs	"tmpreg:(3,6)",128,0,1172,0
	.stabn	192,0,0,.LFBB38-.LFBB38
	.stabn	224,0,0,.Lscope38-.LFBB38
.Lscope38:
	.stabs	"",36,0,0,.Lscope38-.LFBB38
	.stabd	78,0,0
	.section .text$ADC_High_Priority_TxCCRy_Trig_Enable
	.type	.text$ADC_High_Priority_TxCCRy_Trig_Enable$scode_local_39, @function
	.text$ADC_High_Priority_TxCCRy_Trig_Enable$scode_loacal_39:
	.align	1
	.stabs	"ADC_High_Priority_TxCCRy_Trig_Enable:F(0,15)",36,0,1196,ADC_High_Priority_TxCCRy_Trig_Enable
	.stabs	"ADCx:p(0,16)",160,0,1196,4
	.stabs	"ExternalTrigEvent:p(3,6)",160,0,1197,8
	.stabs	"NewState:p(2,2)",160,0,1197,12
	.export	ADC_High_Priority_TxCCRy_Trig_Enable
	.type	ADC_High_Priority_TxCCRy_Trig_Enable, @function
ADC_High_Priority_TxCCRy_Trig_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext39
.Ltext39:
	.stabn	68,0,1198,.LM327-.LFBB39
.LM327:
.LFBB39:
	PUSH	lr
	SUB	sp,#16
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	ST.w	[sp+#3],r2
	.stabn	68,0,1199,.LM328-.LFBB39
.LM328:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1201,.LM329-.LFBB39
.LM329:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L310
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L310
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L311
.L310:
	MOV	r5,#1
	JMP	.L312
.L311:
	MOV	r5,#0
.L312:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1202,.LM330-.LFBB39
.LM330:
	LD.w	r5,[sp+#3]
	CMP	r5,#0
	JZ	.L313
	LD.w	r5,[sp+#3]
	CMP	r5,#1
	JNZ	.L314
.L313:
	MOV	r5,#1
	JMP	.L315
.L314:
	MOV	r5,#0
.L315:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1203,.LM331-.LFBB39
.LM331:
	LD.w	r5,[sp+#2]
	CMP	r5,#19
	JZ	.L316
	LD.w	r5,[sp+#2]
	CMP	r5,#17
	JZ	.L316
	LD.w	r5,[sp+#2]
	CMP	r5,#15
	JNZ	.L317
.L316:
	MOV	r5,#1
	JMP	.L318
.L317:
	MOV	r5,#0
.L318:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1206,.LM332-.LFBB39
.LM332:
	LD.w	r5,[sp+#2]
	ST.w	[sp],r5
	.stabn	68,0,1207,.LM333-.LFBB39
.LM333:
	LD.w	r5,[sp]
	MOV	r4,#1
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1209,.LM334-.LFBB39
.LM334:
	LD.w	r5,[sp+#3]
	CMP	r5,#0
	JZ	.L319
	.stabn	68,0,1212,.LM335-.LFBB39
.LM335:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	ORL	r4,r4,r5
	LD.w	r5,[sp+#1]
	ST.w	[r5+#20],r4
	JMP	.L309
.L319:
	.stabn	68,0,1217,.LM336-.LFBB39
.LM336:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	NOT	r5,r5
	ANL	r4,r4,r5
	LD.w	r5,[sp+#1]
	ST.w	[r5+#20],r4
.L309:
	.stabn	68,0,1219,.LM337-.LFBB39
.LM337:
	ADD	sp,#16
	POP	lr
	JMP	lr
	.size	ADC_High_Priority_TxCCRy_Trig_Enable, .-ADC_High_Priority_TxCCRy_Trig_Enable
	.stabs	"tmpreg:(3,6)",128,0,1199,0
	.stabn	192,0,0,.LFBB39-.LFBB39
	.stabn	224,0,0,.Lscope39-.LFBB39
.Lscope39:
	.stabs	"",36,0,0,.Lscope39-.LFBB39
	.stabd	78,0,0
	.section .text$ADC_Set_HPChannel_Conv_Value_Offset
	.type	.text$ADC_Set_HPChannel_Conv_Value_Offset$scode_local_40, @function
	.text$ADC_Set_HPChannel_Conv_Value_Offset$scode_loacal_40:
	.align	1
	.stabs	"ADC_Set_HPChannel_Conv_Value_Offset:F(0,15)",36,0,1233,ADC_Set_HPChannel_Conv_Value_Offset
	.stabs	"ADCx:p(0,16)",160,0,1233,4
	.stabs	"HPDoffChannel:p(3,6)",160,0,1234,8
	.stabs	"Offset:p(3,6)",160,0,1234,12
	.export	ADC_Set_HPChannel_Conv_Value_Offset
	.type	ADC_Set_HPChannel_Conv_Value_Offset, @function
ADC_Set_HPChannel_Conv_Value_Offset:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext40
.Ltext40:
	.stabn	68,0,1235,.LM338-.LFBB40
.LM338:
.LFBB40:
	PUSH	lr
	SUB	sp,#16
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	ST.w	[sp+#3],r2
	.stabn	68,0,1236,.LM339-.LFBB40
.LM339:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1239,.LM340-.LFBB40
.LM340:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L322
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L322
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L323
.L322:
	MOV	r5,#1
	JMP	.L324
.L323:
	MOV	r5,#0
.L324:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1240,.LM341-.LFBB40
.LM341:
	LD.w	r5,[sp+#2]
	CMP	r5,#52
	JZ	.L325
	LD.w	r5,[sp+#2]
	CMP	r5,#56
	JZ	.L325
	LD.w	r5,[sp+#2]
	CMP	r5,#60
	JZ	.L325
	LD.w	r5,[sp+#2]
	CMP	r5,#64
	JNZ	.L326
.L325:
	MOV	r5,#1
	JMP	.L327
.L326:
	MOV	r5,#0
.L327:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1241,.LM342-.LFBB40
.LM342:
	MOV	r5,#1
	LD.w	r3,[sp+#3]
	LD	r4,#4095
	CMP	r3,r4
	JLS	.L328
	MOV	r5,#0
.L328:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1245,.LM343-.LFBB40
.LM343:
	LD.w	r5,[sp+#1]
	ST.w	[sp],r5
	.stabn	68,0,1246,.LM344-.LFBB40
.LM344:
	LD.w	r5,[sp]
	LD.w	r4,[sp+#2]
	ADD	r5,r5,r4
	ST.w	[sp],r5
	.stabn	68,0,1249,.LM345-.LFBB40
.LM345:
	LD.w	r5,[sp]
	LD.w	r4,[sp+#3]
	ST.w	[r5],r4
	.stabn	68,0,1250,.LM346-.LFBB40
.LM346:
	ADD	sp,#16
	POP	lr
	JMP	lr
	.size	ADC_Set_HPChannel_Conv_Value_Offset, .-ADC_Set_HPChannel_Conv_Value_Offset
	.stabs	"tmpreg:(3,6)",128,0,1236,0
	.stabn	192,0,0,.LFBB40-.LFBB40
	.stabn	224,0,0,.Lscope40-.LFBB40
.Lscope40:
	.stabs	"",36,0,0,.Lscope40-.LFBB40
	.stabd	78,0,0
	.section .text$ADC_HPExternal_Trig_Conv_Config
	.type	.text$ADC_HPExternal_Trig_Conv_Config$scode_local_41, @function
	.text$ADC_HPExternal_Trig_Conv_Config$scode_loacal_41:
	.align	1
	.stabs	"ADC_HPExternal_Trig_Conv_Config:F(0,15)",36,0,1324,ADC_HPExternal_Trig_Conv_Config
	.stabs	"ADCx:p(0,16)",160,0,1324,0
	.stabs	"HPExternalTrigEvent:p(3,6)",160,0,1325,4
	.export	ADC_HPExternal_Trig_Conv_Config
	.type	ADC_HPExternal_Trig_Conv_Config, @function
ADC_HPExternal_Trig_Conv_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext41
.Ltext41:
	.stabn	68,0,1326,.LM347-.LFBB41
.LM347:
.LFBB41:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,1328,.LM348-.LFBB41
.LM348:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L330
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L330
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L331
.L330:
	MOV	r5,#1
	JMP	.L332
.L331:
	MOV	r5,#0
.L332:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1329,.LM349-.LFBB41
.LM349:
	LD.w	r5,[sp+#1]
	LSR	r5,#20
	CMP	r5,#71
	JHI	.L333
	LD.w	r5,[sp+#1]
	LSL	r5,#12
	CMP	r5,#0
	JNZ	.L333
	MOV	r5,#1
	JMP	.L334
.L333:
	MOV	r5,#0
.L334:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1332,.LM350-.LFBB41
.LM350:
	LD.w	r5,[sp]
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	LD	r1,#-133169153
	LD.w	r2,[sp+#1]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5+#1],r4
	.stabn	68,0,1335,.LM351-.LFBB41
.LM351:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_HPExternal_Trig_Conv_Config, .-ADC_HPExternal_Trig_Conv_Config
.Lscope41:
	.stabs	"",36,0,0,.Lscope41-.LFBB41
	.stabd	78,0,0
	.section .text$ADC_Software_HPStart_Conv
	.type	.text$ADC_Software_HPStart_Conv$scode_local_42, @function
	.text$ADC_Software_HPStart_Conv$scode_loacal_42:
	.align	1
	.stabs	"ADC_Software_HPStart_Conv:F(0,15)",36,0,1343,ADC_Software_HPStart_Conv
	.stabs	"ADCx:p(0,16)",160,0,1343,0
	.export	ADC_Software_HPStart_Conv
	.type	ADC_Software_HPStart_Conv, @function
ADC_Software_HPStart_Conv:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext42
.Ltext42:
	.stabn	68,0,1344,.LM352-.LFBB42
.LM352:
.LFBB42:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,1346,.LM353-.LFBB42
.LM353:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L336
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L336
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L337
.L336:
	MOV	r5,#1
	JMP	.L338
.L337:
	MOV	r5,#0
.L338:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1349,.LM354-.LFBB42
.LM354:
	LD.w	r5,[sp]
	ADD	r5,r5,#4
// inline asm begin
	// 1349 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #3
	.stabn	68,0,1350,.LM355-.LFBB42
.LM355:
// inline asm end
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	ADC_Software_HPStart_Conv, .-ADC_Software_HPStart_Conv
.Lscope42:
	.stabs	"",36,0,0,.Lscope42-.LFBB42
	.stabd	78,0,0
	.section .text$ADC_HPAuto_Conv_Cmd
	.type	.text$ADC_HPAuto_Conv_Cmd$scode_local_43, @function
	.text$ADC_HPAuto_Conv_Cmd$scode_loacal_43:
	.align	1
	.stabs	"ADC_HPAuto_Conv_Cmd:F(0,15)",36,0,1359,ADC_HPAuto_Conv_Cmd
	.stabs	"ADCx:p(0,16)",160,0,1359,0
	.stabs	"NewState:p(2,2)",160,0,1359,4
	.export	ADC_HPAuto_Conv_Cmd
	.type	ADC_HPAuto_Conv_Cmd, @function
ADC_HPAuto_Conv_Cmd:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext43
.Ltext43:
	.stabn	68,0,1360,.LM356-.LFBB43
.LM356:
.LFBB43:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,1362,.LM357-.LFBB43
.LM357:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L340
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L340
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L341
.L340:
	MOV	r5,#1
	JMP	.L342
.L341:
	MOV	r5,#0
.L342:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1363,.LM358-.LFBB43
.LM358:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L343
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L344
.L343:
	MOV	r5,#1
	JMP	.L345
.L344:
	MOV	r5,#0
.L345:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1365,.LM359-.LFBB43
.LM359:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L346
	.stabn	68,0,1368,.LM360-.LFBB43
.LM360:
	LD.w	r5,[sp]
// inline asm begin
	// 1368 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #19
// inline asm end
	JMP	.L339
.L346:
	.stabn	68,0,1373,.LM361-.LFBB43
.LM361:
	LD.w	r5,[sp]
// inline asm begin
	// 1373 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #19
// inline asm end
.L339:
	.stabn	68,0,1375,.LM362-.LFBB43
.LM362:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_HPAuto_Conv_Cmd, .-ADC_HPAuto_Conv_Cmd
.Lscope43:
	.stabs	"",36,0,0,.Lscope43-.LFBB43
	.stabd	78,0,0
	.section .text$ADC_HPDisc_Mode_Cmd
	.type	.text$ADC_HPDisc_Mode_Cmd$scode_local_44, @function
	.text$ADC_HPDisc_Mode_Cmd$scode_loacal_44:
	.align	1
	.stabs	"ADC_HPDisc_Mode_Cmd:F(0,15)",36,0,1384,ADC_HPDisc_Mode_Cmd
	.stabs	"ADCx:p(0,16)",160,0,1384,0
	.stabs	"NewState:p(2,2)",160,0,1384,4
	.export	ADC_HPDisc_Mode_Cmd
	.type	ADC_HPDisc_Mode_Cmd, @function
ADC_HPDisc_Mode_Cmd:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext44
.Ltext44:
	.stabn	68,0,1385,.LM363-.LFBB44
.LM363:
.LFBB44:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,1387,.LM364-.LFBB44
.LM364:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L349
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L349
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L350
.L349:
	MOV	r5,#1
	JMP	.L351
.L350:
	MOV	r5,#0
.L351:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1388,.LM365-.LFBB44
.LM365:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L352
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L353
.L352:
	MOV	r5,#1
	JMP	.L354
.L353:
	MOV	r5,#0
.L354:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1390,.LM366-.LFBB44
.LM366:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L355
	.stabn	68,0,1393,.LM367-.LFBB44
.LM367:
	LD.w	r5,[sp]
// inline asm begin
	// 1393 "../src/kf32a9k1xxx_adc.c" 1
	SET [r5], #21
// inline asm end
	JMP	.L348
.L355:
	.stabn	68,0,1398,.LM368-.LFBB44
.LM368:
	LD.w	r5,[sp]
// inline asm begin
	// 1398 "../src/kf32a9k1xxx_adc.c" 1
	CLR [r5], #21
// inline asm end
.L348:
	.stabn	68,0,1400,.LM369-.LFBB44
.LM369:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	ADC_HPDisc_Mode_Cmd, .-ADC_HPDisc_Mode_Cmd
.Lscope44:
	.stabs	"",36,0,0,.Lscope44-.LFBB44
	.stabd	78,0,0
	.section .text$ADC_Get_HPConversion_Data
	.type	.text$ADC_Get_HPConversion_Data$scode_local_45, @function
	.text$ADC_Get_HPConversion_Data$scode_loacal_45:
	.align	1
	.stabs	"ADC_Get_HPConversion_Data:F(3,4)",36,0,1413,ADC_Get_HPConversion_Data
	.stabs	"ADCx:p(0,16)",160,0,1413,4
	.stabs	"HPDataChannel:p(3,2)",160,0,1413,8
	.export	ADC_Get_HPConversion_Data
	.type	ADC_Get_HPConversion_Data, @function
ADC_Get_HPConversion_Data:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext45
.Ltext45:
	.stabn	68,0,1414,.LM370-.LFBB45
.LM370:
.LFBB45:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	MOV	r5,r1
	ST.b	[sp+#8],r5
	.stabn	68,0,1415,.LM371-.LFBB45
.LM371:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1418,.LM372-.LFBB45
.LM372:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L358
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L358
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L359
.L358:
	MOV	r5,#1
	JMP	.L360
.L359:
	MOV	r5,#0
.L360:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1419,.LM373-.LFBB45
.LM373:
	LD.b	r5,[sp+#8]
	CMP	r5,#36
	JZ	.L361
	LD.b	r5,[sp+#8]
	CMP	r5,#40
	JZ	.L361
	LD.b	r5,[sp+#8]
	CMP	r5,#44
	JZ	.L361
	LD.b	r5,[sp+#8]
	CMP	r5,#48
	JNZ	.L362
.L361:
	MOV	r5,#1
	JMP	.L363
.L362:
	MOV	r5,#0
.L363:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1423,.LM374-.LFBB45
.LM374:
	LD.w	r5,[sp+#1]
	ST.w	[sp],r5
	.stabn	68,0,1424,.LM375-.LFBB45
.LM375:
	LD.b	r4,[sp+#8]
	LD.w	r5,[sp]
	ADD	r5,r5,r4
	ST.w	[sp],r5
	.stabn	68,0,1427,.LM376-.LFBB45
.LM376:
	LD.w	r5,[sp]
	LD.w	r5,[r5]
	ST.w	[sp],r5
	.stabn	68,0,1428,.LM377-.LFBB45
.LM377:
	LD.w	r5,[sp]
	ZXT.h	r5,r5
	.stabn	68,0,1429,.LM378-.LFBB45
.LM378:
	MOV	r0,r5
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_Get_HPConversion_Data, .-ADC_Get_HPConversion_Data
	.stabs	"tmpreg:(3,6)",128,0,1415,0
	.stabn	192,0,0,.LFBB45-.LFBB45
	.stabn	224,0,0,.Lscope45-.LFBB45
.Lscope45:
	.stabs	"",36,0,0,.Lscope45-.LFBB45
	.stabd	78,0,0
	.section .text$ADC_HPConversion_DMA_Enable
	.type	.text$ADC_HPConversion_DMA_Enable$scode_local_46, @function
	.text$ADC_HPConversion_DMA_Enable$scode_loacal_46:
	.align	1
	.stabs	"ADC_HPConversion_DMA_Enable:F(0,15)",36,0,1444,ADC_HPConversion_DMA_Enable
	.stabs	"ADCx:p(0,16)",160,0,1444,8
	.stabs	"HPChannel:p(3,2)",160,0,1444,12
	.stabs	"NewState:p(2,2)",160,0,1444,16
	.export	ADC_HPConversion_DMA_Enable
	.type	ADC_HPConversion_DMA_Enable, @function
ADC_HPConversion_DMA_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext46
.Ltext46:
	.stabn	68,0,1445,.LM379-.LFBB46
.LM379:
.LFBB46:
	PUSH	lr
	SUB	sp,#20
	ST.w	[sp+#2],r0
	MOV	r5,r1
	ST.w	[sp+#4],r2
	ST.b	[sp+#12],r5
	.stabn	68,0,1446,.LM380-.LFBB46
.LM380:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1447,.LM381-.LFBB46
.LM381:
	MOV	r5,#0
	ST.w	[sp+#1],r5
	.stabn	68,0,1450,.LM382-.LFBB46
.LM382:
	LD.w	r4,[sp+#2]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L366
	LD.w	r4,[sp+#2]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L366
	LD.w	r4,[sp+#2]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L367
.L366:
	MOV	r5,#1
	JMP	.L368
.L367:
	MOV	r5,#0
.L368:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1451,.LM383-.LFBB46
.LM383:
	MOV	r5,#1
	LD.b	r4,[sp+#12]
	CMP	r4,#3
	JLS	.L369
	MOV	r5,#0
.L369:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1452,.LM384-.LFBB46
.LM384:
	LD.w	r5,[sp+#4]
	CMP	r5,#0
	JZ	.L370
	LD.w	r5,[sp+#4]
	CMP	r5,#1
	JNZ	.L371
.L370:
	MOV	r5,#1
	JMP	.L372
.L371:
	MOV	r5,#0
.L372:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1455,.LM385-.LFBB46
.LM385:
	LD.b	r5,[sp+#12]
	ADD	r5,#22
	LD.w	r4,[sp+#4]
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1456,.LM386-.LFBB46
.LM386:
	LD.b	r5,[sp+#12]
	MOV	r3,#22
	ADD	r4,r5,r3
	MOV	r5,#1
	LSL	r5,r5,r4
	ST.w	[sp+#1],r5
	.stabn	68,0,1457,.LM387-.LFBB46
.LM387:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5]
	LD.w	r5,[sp+#1]
	NOT	r5,r5
	MOV	r0,r4
	MOV	r1,r5
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	LD.w	r4,[sp+#2]
	ST.w	[r4],r5
	.stabn	68,0,1458,.LM388-.LFBB46
.LM388:
	ADD	sp,#20
	POP	lr
	JMP	lr
	.size	ADC_HPConversion_DMA_Enable, .-ADC_HPConversion_DMA_Enable
	.stabs	"tmpreg:(3,6)",128,0,1446,0
	.stabs	"tmask:(3,6)",128,0,1447,4
	.stabn	192,0,0,.LFBB46-.LFBB46
	.stabn	224,0,0,.Lscope46-.LFBB46
.Lscope46:
	.stabs	"",36,0,0,.Lscope46-.LFBB46
	.stabd	78,0,0
	.section .text$ADC_HPConversion_Disorder_Config
	.type	.text$ADC_HPConversion_Disorder_Config$scode_local_47, @function
	.text$ADC_HPConversion_Disorder_Config$scode_loacal_47:
	.align	1
	.stabs	"ADC_HPConversion_Disorder_Config:F(0,15)",36,0,1472,ADC_HPConversion_Disorder_Config
	.stabs	"ADCx:p(0,16)",160,0,1472,0
	.stabs	"HPChannel:p(3,2)",160,0,1472,4
	.stabs	"Value:p(3,4)",160,0,1472,8
	.export	ADC_HPConversion_Disorder_Config
	.type	ADC_HPConversion_Disorder_Config, @function
ADC_HPConversion_Disorder_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext47
.Ltext47:
	.stabn	68,0,1473,.LM389-.LFBB47
.LM389:
.LFBB47:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp],r0
	MOV	r4,r1
	MOV	r5,r2
	ST.b	[sp+#4],r4
	ST.h	[sp+#4],r5
	.stabn	68,0,1475,.LM390-.LFBB47
.LM390:
	LD.w	r5,[sp]
	LD	r4,#1073743232
	CMP	r5,r4
	JZ	.L374
	LD.w	r5,[sp]
	LD	r4,#1073743360
	CMP	r5,r4
	JZ	.L374
	LD.w	r5,[sp]
	LD	r4,#1073743488
	CMP	r5,r4
	JNZ	.L375
.L374:
	MOV	r5,#1
	JMP	.L376
.L375:
	MOV	r5,#0
.L376:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1476,.LM391-.LFBB47
.LM391:
	MOV	r5,#1
	LD.b	r4,[sp+#4]
	CMP	r4,#3
	JLS	.L377
	MOV	r5,#0
.L377:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1477,.LM392-.LFBB47
.LM392:
	MOV	r5,#1
	LD.h	r3,[sp+#4]
	LD	r4,#4095
	CMP	r3,r4
	JLS	.L378
	MOV	r5,#0
.L378:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1479,.LM393-.LFBB47
.LM393:
	LD.b	r5,[sp+#4]
	CMP	r5,#1
	JZ	.L381
	CMP	r5,#1
	JGT	.L384
	CMP	r5,#0
	JZ	.L380
	JMP	.L379
.L384:
	CMP	r5,#2
	JZ	.L382
	CMP	r5,#3
	JZ	.L383
	JMP	.L379
.L380:
	.stabn	68,0,1482,.LM394-.LFBB47
.LM394:
	LD.w	r5,[sp]
	LD.w	r4,[r5+#13]
	LD.h	r5,[sp+#4]
	MOV	r0,r4
	LD	r1,#-65536
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5+#13],r4
	.stabn	68,0,1483,.LM395-.LFBB47
.LM395:
	JMP	.L373
.L381:
	.stabn	68,0,1485,.LM396-.LFBB47
.LM396:
	LD.w	r5,[sp]
	LD.w	r4,[r5+#14]
	LD.h	r5,[sp+#4]
	MOV	r0,r4
	LD	r1,#-65536
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5+#14],r4
	.stabn	68,0,1486,.LM397-.LFBB47
.LM397:
	JMP	.L373
.L382:
	.stabn	68,0,1488,.LM398-.LFBB47
.LM398:
	LD.w	r5,[sp]
	LD.w	r4,[r5+#15]
	LD.h	r5,[sp+#4]
	MOV	r0,r4
	LD	r1,#-65536
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5+#15],r4
	.stabn	68,0,1489,.LM399-.LFBB47
.LM399:
	JMP	.L373
.L383:
	.stabn	68,0,1491,.LM400-.LFBB47
.LM400:
	LD.w	r5,[sp]
	LD.w	r4,[r5+#16]
	LD.h	r5,[sp+#4]
	MOV	r0,r4
	LD	r1,#-65536
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp]
	ST.w	[r5+#16],r4
	.stabn	68,0,1492,.LM401-.LFBB47
.LM401:
	JMP	.L373
.L379:
	.stabn	68,0,1493,.LM402-.LFBB47
.LM402:
	NOP
.L373:
	.stabn	68,0,1495,.LM403-.LFBB47
.LM403:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_HPConversion_Disorder_Config, .-ADC_HPConversion_Disorder_Config
.Lscope47:
	.stabs	"",36,0,0,.Lscope47-.LFBB47
	.stabd	78,0,0
	.section .text$ADC_Set_INT_Enable
	.type	.text$ADC_Set_INT_Enable$scode_local_48, @function
	.text$ADC_Set_INT_Enable$scode_loacal_48:
	.align	1
	.stabs	"ADC_Set_INT_Enable:F(0,15)",36,0,1517,ADC_Set_INT_Enable
	.stabs	"ADCx:p(0,16)",160,0,1517,4
	.stabs	"InterruptType:p(3,6)",160,0,1518,8
	.stabs	"NewState:p(2,2)",160,0,1518,12
	.export	ADC_Set_INT_Enable
	.type	ADC_Set_INT_Enable, @function
ADC_Set_INT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext48
.Ltext48:
	.stabn	68,0,1519,.LM404-.LFBB48
.LM404:
.LFBB48:
	PUSH	lr
	SUB	sp,#16
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	ST.w	[sp+#3],r2
	.stabn	68,0,1520,.LM405-.LFBB48
.LM405:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1523,.LM406-.LFBB48
.LM406:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L387
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L387
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L388
.L387:
	MOV	r5,#1
	JMP	.L389
.L388:
	MOV	r5,#0
.L389:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1524,.LM407-.LFBB48
.LM407:
	LD.w	r5,[sp+#3]
	CMP	r5,#0
	JZ	.L390
	LD.w	r5,[sp+#3]
	CMP	r5,#1
	JNZ	.L391
.L390:
	MOV	r5,#1
	JMP	.L392
.L391:
	MOV	r5,#0
.L392:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1525,.LM408-.LFBB48
.LM408:
	LD.w	r4,[sp+#2]
	LD	r5,#789261
	CMP	r4,r5
	JZ	.L393
	LD.w	r4,[sp+#2]
	LD	r5,#459786
	CMP	r4,r5
	JZ	.L393
	LD.w	r4,[sp+#2]
	LD	r5,#393993
	CMP	r4,r5
	JZ	.L393
	LD.w	r4,[sp+#2]
	LD	r5,#328200
	CMP	r4,r5
	JNZ	.L394
.L393:
	MOV	r5,#1
	JMP	.L395
.L394:
	MOV	r5,#0
.L395:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1528,.LM409-.LFBB48
.LM409:
	LD.w	r4,[sp+#2]
	MOV	r5,#15
	ANL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1529,.LM410-.LFBB48
.LM410:
	LD.w	r5,[sp]
	MOV	r4,#1
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1531,.LM411-.LFBB48
.LM411:
	LD.w	r5,[sp+#3]
	CMP	r5,#0
	JZ	.L396
	.stabn	68,0,1534,.LM412-.LFBB48
.LM412:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	ORL	r4,r4,r5
	LD.w	r5,[sp+#1]
	ST.w	[r5+#20],r4
	JMP	.L386
.L396:
	.stabn	68,0,1539,.LM413-.LFBB48
.LM413:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	NOT	r5,r5
	ANL	r4,r4,r5
	LD.w	r5,[sp+#1]
	ST.w	[r5+#20],r4
.L386:
	.stabn	68,0,1541,.LM414-.LFBB48
.LM414:
	ADD	sp,#16
	POP	lr
	JMP	lr
	.size	ADC_Set_INT_Enable, .-ADC_Set_INT_Enable
	.stabs	"tmpreg:(3,6)",128,0,1520,0
	.stabn	192,0,0,.LFBB48-.LFBB48
	.stabn	224,0,0,.Lscope48-.LFBB48
.Lscope48:
	.stabs	"",36,0,0,.Lscope48-.LFBB48
	.stabd	78,0,0
	.section .text$ADC_Get_INT_Flag
	.type	.text$ADC_Get_INT_Flag$scode_local_49, @function
	.text$ADC_Get_INT_Flag$scode_loacal_49:
	.align	1
	.stabs	"ADC_Get_INT_Flag:F(2,4)",36,0,1554,ADC_Get_INT_Flag
	.stabs	"ADCx:p(0,16)",160,0,1554,4
	.stabs	"InterruptType:p(3,6)",160,0,1554,8
	.export	ADC_Get_INT_Flag
	.type	ADC_Get_INT_Flag, @function
ADC_Get_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext49
.Ltext49:
	.stabn	68,0,1555,.LM415-.LFBB49
.LM415:
.LFBB49:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	.stabn	68,0,1556,.LM416-.LFBB49
.LM416:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1559,.LM417-.LFBB49
.LM417:
	LD.w	r4,[sp+#1]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L399
	LD.w	r4,[sp+#1]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L399
	LD.w	r4,[sp+#1]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L400
.L399:
	MOV	r5,#1
	JMP	.L401
.L400:
	MOV	r5,#0
.L401:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1560,.LM418-.LFBB49
.LM418:
	LD.w	r4,[sp+#2]
	LD	r5,#789261
	CMP	r4,r5
	JZ	.L402
	LD.w	r4,[sp+#2]
	LD	r5,#459786
	CMP	r4,r5
	JZ	.L402
	LD.w	r4,[sp+#2]
	LD	r5,#393993
	CMP	r4,r5
	JZ	.L402
	LD.w	r4,[sp+#2]
	LD	r5,#328200
	CMP	r4,r5
	JNZ	.L403
.L402:
	MOV	r5,#1
	JMP	.L404
.L403:
	MOV	r5,#0
.L404:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1563,.LM419-.LFBB49
.LM419:
	LD.w	r5,[sp+#2]
	MOV	r3,#8
	LSR	r4,r5,r3
	MOV	r5,#15
	ANL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1564,.LM420-.LFBB49
.LM420:
	LD.w	r5,[sp]
	MOV	r4,#1
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1565,.LM421-.LFBB49
.LM421:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L405
	.stabn	68,0,1568,.LM422-.LFBB49
.LM422:
	MOV	r5,#1
	JMP	.L406
.L405:
	.stabn	68,0,1573,.LM423-.LFBB49
.LM423:
	MOV	r5,#0
.L406:
	.stabn	68,0,1575,.LM424-.LFBB49
.LM424:
	MOV	r0,r5
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	ADC_Get_INT_Flag, .-ADC_Get_INT_Flag
	.stabs	"tmpreg:(3,6)",128,0,1556,0
	.stabn	192,0,0,.LFBB49-.LFBB49
	.stabn	224,0,0,.Lscope49-.LFBB49
.Lscope49:
	.stabs	"",36,0,0,.Lscope49-.LFBB49
	.stabd	78,0,0
	.section .text$ADC_Clear_INT_Flag
	.type	.text$ADC_Clear_INT_Flag$scode_local_50, @function
	.text$ADC_Clear_INT_Flag$scode_loacal_50:
	.align	1
	.stabs	"ADC_Clear_INT_Flag:F(0,15)",36,0,1588,ADC_Clear_INT_Flag
	.stabs	"ADCx:p(0,16)",160,0,1588,12
	.stabs	"InterruptType:p(3,6)",160,0,1588,16
	.export	ADC_Clear_INT_Flag
	.type	ADC_Clear_INT_Flag, @function
ADC_Clear_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext50
.Ltext50:
	.stabn	68,0,1589,.LM425-.LFBB50
.LM425:
.LFBB50:
	PUSH	lr
	SUB	sp,#20
	ST.w	[sp+#3],r0
	ST.w	[sp+#4],r1
	.stabn	68,0,1590,.LM426-.LFBB50
.LM426:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1591,.LM427-.LFBB50
.LM427:
	MOV	r5,#0
	ST.w	[sp+#1],r5
	.stabn	68,0,1592,.LM428-.LFBB50
.LM428:
	MOV	r5,#0
	ST.w	[sp+#2],r5
	.stabn	68,0,1594,.LM429-.LFBB50
.LM429:
	LD.w	r4,[sp+#3]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L408
	LD.w	r4,[sp+#3]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L408
	LD.w	r4,[sp+#3]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L409
.L408:
	MOV	r5,#1
	JMP	.L410
.L409:
	MOV	r5,#0
.L410:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1595,.LM430-.LFBB50
.LM430:
	LD.w	r4,[sp+#4]
	LD	r5,#789261
	CMP	r4,r5
	JZ	.L411
	LD.w	r4,[sp+#4]
	LD	r5,#459786
	CMP	r4,r5
	JZ	.L411
	LD.w	r4,[sp+#4]
	LD	r5,#393993
	CMP	r4,r5
	JZ	.L411
	LD.w	r4,[sp+#4]
	LD	r5,#328200
	CMP	r4,r5
	JNZ	.L412
.L411:
	MOV	r5,#1
	JMP	.L413
.L412:
	MOV	r5,#0
.L413:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1598,.LM431-.LFBB50
.LM431:
	LD.w	r5,[sp+#4]
	LSR	r5,#16
	ST.w	[sp],r5
	.stabn	68,0,1599,.LM432-.LFBB50
.LM432:
	LD.w	r5,[sp]
	MOV	r4,#1
	LSL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1604,.LM433-.LFBB50
.LM433:
	LD.w	r5,[sp+#3]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	ORL	r4,r4,r5
	LD.w	r5,[sp+#3]
	ST.w	[r5+#20],r4
	.stabn	68,0,1606,.LM434-.LFBB50
.LM434:
	LD.w	r5,[sp+#4]
	MOV	r3,#8
	LSR	r4,r5,r3
	MOV	r5,#15
	ANL	r5,r4,r5
	ST.w	[sp+#1],r5
	.stabn	68,0,1607,.LM435-.LFBB50
.LM435:
	LD.w	r5,[sp+#3]
	LD.w	r4,[r5+#20]
	LD.w	r3,[sp+#1]
	MOV	r5,#1
	LSL	r5,r5,r3
	ANL	r5,r4,r5
	ST.w	[sp+#2],r5
	.stabn	68,0,1608,.LM436-.LFBB50
.LM436:
	NOP
.L414:
	LD.w	r5,[sp+#1]
	LD.w	r4,[sp+#2]
	LSR	r5,r4,r5
	CMP	r5,#0
	JNZ	.L414
	.stabn	68,0,1611,.LM437-.LFBB50
.LM437:
	LD.w	r5,[sp+#3]
	LD.w	r4,[r5+#20]
	LD.w	r5,[sp]
	NOT	r5,r5
	ANL	r4,r4,r5
	LD.w	r5,[sp+#3]
	ST.w	[r5+#20],r4
	.stabn	68,0,1612,.LM438-.LFBB50
.LM438:
	ADD	sp,#20
	POP	lr
	JMP	lr
	.size	ADC_Clear_INT_Flag, .-ADC_Clear_INT_Flag
	.stabs	"tmpreg:(3,6)",128,0,1590,0
	.stabs	"tmpreg1:(3,6)",128,0,1591,4
	.stabs	"tmpreg2:(3,6)",128,0,1592,8
	.stabn	192,0,0,.LFBB50-.LFBB50
	.stabn	224,0,0,.Lscope50-.LFBB50
.Lscope50:
	.stabs	"",36,0,0,.Lscope50-.LFBB50
	.stabd	78,0,0
	.section .text$ADC_Get_INT_Status
	.type	.text$ADC_Get_INT_Status$scode_local_51, @function
	.text$ADC_Get_INT_Status$scode_loacal_51:
	.align	1
	.stabs	"ADC_Get_INT_Status:F(2,5)",36,0,1625,ADC_Get_INT_Status
	.stabs	"ADCx:p(0,16)",160,0,1625,12
	.stabs	"InterruptType:p(3,6)",160,0,1625,16
	.export	ADC_Get_INT_Status
	.type	ADC_Get_INT_Status, @function
ADC_Get_INT_Status:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_adc.c",132,0,0,.Ltext51
.Ltext51:
	.stabn	68,0,1626,.LM439-.LFBB51
.LM439:
.LFBB51:
	PUSH	lr
	SUB	sp,#20
	ST.w	[sp+#3],r0
	ST.w	[sp+#4],r1
	.stabn	68,0,1627,.LM440-.LFBB51
.LM440:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,1628,.LM441-.LFBB51
.LM441:
	MOV	r5,#0
	ST.w	[sp+#1],r5
	.stabn	68,0,1629,.LM442-.LFBB51
.LM442:
	MOV	r5,#0
	ST.w	[sp+#2],r5
	.stabn	68,0,1632,.LM443-.LFBB51
.LM443:
	LD.w	r4,[sp+#3]
	LD	r5,#1073743232
	CMP	r4,r5
	JZ	.L416
	LD.w	r4,[sp+#3]
	LD	r5,#1073743360
	CMP	r4,r5
	JZ	.L416
	LD.w	r4,[sp+#3]
	LD	r5,#1073743488
	CMP	r4,r5
	JNZ	.L417
.L416:
	MOV	r5,#1
	JMP	.L418
.L417:
	MOV	r5,#0
.L418:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1633,.LM444-.LFBB51
.LM444:
	LD.w	r4,[sp+#4]
	LD	r5,#789261
	CMP	r4,r5
	JZ	.L419
	LD.w	r4,[sp+#4]
	LD	r5,#459786
	CMP	r4,r5
	JZ	.L419
	LD.w	r4,[sp+#4]
	LD	r5,#393993
	CMP	r4,r5
	JZ	.L419
	LD.w	r4,[sp+#4]
	LD	r5,#328200
	CMP	r4,r5
	JNZ	.L420
.L419:
	MOV	r5,#1
	JMP	.L421
.L420:
	MOV	r5,#0
.L421:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1636,.LM445-.LFBB51
.LM445:
	LD.w	r5,[sp+#3]
	LD.w	r5,[r5+#20]
	ST.w	[sp+#2],r5
	.stabn	68,0,1639,.LM446-.LFBB51
.LM446:
	LD.w	r4,[sp+#4]
	MOV	r5,#1
	LSL	r4,r5,r4
	LD.w	r5,[sp+#2]
	ANL	r5,r4,r5
	ST.w	[sp+#1],r5
	.stabn	68,0,1642,.LM447-.LFBB51
.LM447:
	LD.w	r5,[sp+#4]
	LSR	r5,#8
	MOV	r4,#1
	LSL	r4,r4,r5
	LD.w	r5,[sp+#2]
	ANL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,1645,.LM448-.LFBB51
.LM448:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L422
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L422
	.stabn	68,0,1648,.LM449-.LFBB51
.LM449:
	MOV	r5,#1
	JMP	.L423
.L422:
	.stabn	68,0,1653,.LM450-.LFBB51
.LM450:
	MOV	r5,#0
.L423:
	.stabn	68,0,1655,.LM451-.LFBB51
.LM451:
	MOV	r0,r5
	ADD	sp,#20
	POP	lr
	JMP	lr
	.size	ADC_Get_INT_Status, .-ADC_Get_INT_Status
	.stabs	"tmpmask:(3,6)",128,0,1627,0
	.stabs	"enablestatus:(3,6)",128,0,1628,4
	.stabs	"tmpreg:(3,6)",128,0,1629,8
	.stabn	192,0,0,.LFBB51-.LFBB51
	.stabn	224,0,0,.Lscope51-.LFBB51
.Lscope51:
	.stabs	"",36,0,0,.Lscope51-.LFBB51
	.stabd	78,0,0
	.text
	.stabs	"",100,0,0,.Letext0
.Letext0:
