{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554300069307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554300069307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 16:01:08 2019 " "Processing started: Wed Apr 03 16:01:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554300069307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554300069307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Briscola -c Briscola " "Command: quartus_map --read_settings_files=on --write_settings_files=off Briscola -c Briscola" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554300069307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1554300070260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "briscola_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file briscola_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 briscola_package " "Found design unit 1: briscola_package" {  } { { "briscola_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "briscola.vhd 2 1 " "Found 2 design units, including 1 entities, in source file briscola.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Briscola-Behaviour " "Found design unit 1: Briscola-Behaviour" {  } { { "Briscola.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/Briscola.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Briscola " "Found entity 1: Briscola" {  } { { "Briscola.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/Briscola.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554300071776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "briscola_lisci_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file briscola_lisci_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 briscola_lisci_package " "Found design unit 1: briscola_lisci_package" {  } { { "briscola_lisci_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_lisci_package.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071776 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 briscola_lisci_package-body " "Found design unit 2: briscola_lisci_package-body" {  } { { "briscola_lisci_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_lisci_package.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "briscola_situazioninolisci_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file briscola_situazioninolisci_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 briscola_situazioniNoLisci_package " "Found design unit 1: briscola_situazioniNoLisci_package" {  } { { "briscola_situazioniNoLisci_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_situazioniNoLisci_package.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 briscola_situazioniNoLisci_package-body " "Found design unit 2: briscola_situazioniNoLisci_package-body" {  } { { "briscola_situazioniNoLisci_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_situazioniNoLisci_package.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "briscola_utility_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file briscola_utility_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 briscola_utility_package " "Found design unit 1: briscola_utility_package" {  } { { "briscola_utility_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_utility_package.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071807 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 briscola_utility_package-body " "Found design unit 2: briscola_utility_package-body" {  } { { "briscola_utility_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_utility_package.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "briscola_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file briscola_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Briscola_Datapath-RTL " "Found design unit 1: Briscola_Datapath-RTL" {  } { { "Briscola_Datapath.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/Briscola_Datapath.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071807 ""} { "Info" "ISGN_ENTITY_NAME" "1 Briscola_Datapath " "Found entity 1: Briscola_Datapath" {  } { { "Briscola_Datapath.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/Briscola_Datapath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554300071807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "briscola_datapath_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file briscola_datapath_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 briscola_datapath_package " "Found design unit 1: briscola_datapath_package" {  } { { "briscola_datapath_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_datapath_package.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 briscola_datapath_package-body " "Found design unit 2: briscola_datapath_package-body" {  } { { "briscola_datapath_package.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/briscola_datapath_package.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "briscola_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file briscola_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Briscola_Controller-RTL " "Found design unit 1: Briscola_Controller-RTL" {  } { { "Briscola_Controller.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/Briscola_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Briscola_Controller " "Found entity 1: Briscola_Controller" {  } { { "Briscola_Controller.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/Briscola_Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554300071838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_UART-rtl " "Found design unit 1: RX_UART-rtl" {  } { { "RX_UART.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/RX_UART.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071838 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_UART " "Found entity 1: RX_UART" {  } { { "RX_UART.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/RX_UART.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554300071838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_UART-RTL " "Found design unit 1: TX_UART-RTL" {  } { { "TX_UART.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/TX_UART.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1554300071854 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_UART " "Found entity 1: TX_UART" {  } { { "TX_UART.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/TX_UART.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554300071854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554300071854 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CLOCK Briscola_Controller.vhd(62) " "VHDL error at Briscola_Controller.vhd(62): object \"CLOCK\" is used but not declared" {  } { { "Briscola_Controller.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/Briscola_Controller.vhd" 62 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1554300071854 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal Briscola_Controller.vhd(62) " "VHDL Subprogram Call error at Briscola_Controller.vhd(62): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "Briscola_Controller.vhd" "" { Text "E:/Unibo/Magistrale/1 anno/I/Sistemi digitali/Progetto/Briscola/Briscola_Controller.vhd" 62 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "" 0 -1 1554300071854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554300072276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 03 16:01:12 2019 " "Processing ended: Wed Apr 03 16:01:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554300072276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554300072276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554300072276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554300072276 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554300072979 ""}
