
IO_Module_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f4bc  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  0800f5fc  0800f5fc  0001f5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f890  0800f890  0001f890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f898  0800f898  0001f898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f89c  0800f89c  0001f89c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000058  20000008  0800f8a0  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000024bc  20000060  0800f8f8  00020060  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  2000251c  0800f8f8  0002251c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 11 .debug_info   00031bf5  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000061b5  00000000  00000000  00051cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002c50  00000000  00000000  00057e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002246  00000000  00000000  0005aad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00028eda  00000000  00000000  0005cd16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002fb15  00000000  00000000  00085bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00102042  00000000  00000000  000b5705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000bf80  00000000  00000000  001b7748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000065  00000000  00000000  001c36c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000060 	.word	0x20000060
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f5e4 	.word	0x0800f5e4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000064 	.word	0x20000064
 800017c:	0800f5e4 	.word	0x0800f5e4

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__aeabi_uldivmod>:
 800091c:	b953      	cbnz	r3, 8000934 <__aeabi_uldivmod+0x18>
 800091e:	b94a      	cbnz	r2, 8000934 <__aeabi_uldivmod+0x18>
 8000920:	2900      	cmp	r1, #0
 8000922:	bf08      	it	eq
 8000924:	2800      	cmpeq	r0, #0
 8000926:	bf1c      	itt	ne
 8000928:	f04f 31ff 	movne.w	r1, #4294967295
 800092c:	f04f 30ff 	movne.w	r0, #4294967295
 8000930:	f000 b970 	b.w	8000c14 <__aeabi_idiv0>
 8000934:	f1ad 0c08 	sub.w	ip, sp, #8
 8000938:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800093c:	f000 f806 	bl	800094c <__udivmoddi4>
 8000940:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000944:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000948:	b004      	add	sp, #16
 800094a:	4770      	bx	lr

0800094c <__udivmoddi4>:
 800094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000950:	9e08      	ldr	r6, [sp, #32]
 8000952:	460d      	mov	r5, r1
 8000954:	4604      	mov	r4, r0
 8000956:	460f      	mov	r7, r1
 8000958:	2b00      	cmp	r3, #0
 800095a:	d14a      	bne.n	80009f2 <__udivmoddi4+0xa6>
 800095c:	428a      	cmp	r2, r1
 800095e:	4694      	mov	ip, r2
 8000960:	d965      	bls.n	8000a2e <__udivmoddi4+0xe2>
 8000962:	fab2 f382 	clz	r3, r2
 8000966:	b143      	cbz	r3, 800097a <__udivmoddi4+0x2e>
 8000968:	fa02 fc03 	lsl.w	ip, r2, r3
 800096c:	f1c3 0220 	rsb	r2, r3, #32
 8000970:	409f      	lsls	r7, r3
 8000972:	fa20 f202 	lsr.w	r2, r0, r2
 8000976:	4317      	orrs	r7, r2
 8000978:	409c      	lsls	r4, r3
 800097a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800097e:	fa1f f58c 	uxth.w	r5, ip
 8000982:	fbb7 f1fe 	udiv	r1, r7, lr
 8000986:	0c22      	lsrs	r2, r4, #16
 8000988:	fb0e 7711 	mls	r7, lr, r1, r7
 800098c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000990:	fb01 f005 	mul.w	r0, r1, r5
 8000994:	4290      	cmp	r0, r2
 8000996:	d90a      	bls.n	80009ae <__udivmoddi4+0x62>
 8000998:	eb1c 0202 	adds.w	r2, ip, r2
 800099c:	f101 37ff 	add.w	r7, r1, #4294967295
 80009a0:	f080 811c 	bcs.w	8000bdc <__udivmoddi4+0x290>
 80009a4:	4290      	cmp	r0, r2
 80009a6:	f240 8119 	bls.w	8000bdc <__udivmoddi4+0x290>
 80009aa:	3902      	subs	r1, #2
 80009ac:	4462      	add	r2, ip
 80009ae:	1a12      	subs	r2, r2, r0
 80009b0:	b2a4      	uxth	r4, r4
 80009b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ba:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80009be:	fb00 f505 	mul.w	r5, r0, r5
 80009c2:	42a5      	cmp	r5, r4
 80009c4:	d90a      	bls.n	80009dc <__udivmoddi4+0x90>
 80009c6:	eb1c 0404 	adds.w	r4, ip, r4
 80009ca:	f100 32ff 	add.w	r2, r0, #4294967295
 80009ce:	f080 8107 	bcs.w	8000be0 <__udivmoddi4+0x294>
 80009d2:	42a5      	cmp	r5, r4
 80009d4:	f240 8104 	bls.w	8000be0 <__udivmoddi4+0x294>
 80009d8:	4464      	add	r4, ip
 80009da:	3802      	subs	r0, #2
 80009dc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009e0:	1b64      	subs	r4, r4, r5
 80009e2:	2100      	movs	r1, #0
 80009e4:	b11e      	cbz	r6, 80009ee <__udivmoddi4+0xa2>
 80009e6:	40dc      	lsrs	r4, r3
 80009e8:	2300      	movs	r3, #0
 80009ea:	e9c6 4300 	strd	r4, r3, [r6]
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d908      	bls.n	8000a08 <__udivmoddi4+0xbc>
 80009f6:	2e00      	cmp	r6, #0
 80009f8:	f000 80ed 	beq.w	8000bd6 <__udivmoddi4+0x28a>
 80009fc:	2100      	movs	r1, #0
 80009fe:	e9c6 0500 	strd	r0, r5, [r6]
 8000a02:	4608      	mov	r0, r1
 8000a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a08:	fab3 f183 	clz	r1, r3
 8000a0c:	2900      	cmp	r1, #0
 8000a0e:	d149      	bne.n	8000aa4 <__udivmoddi4+0x158>
 8000a10:	42ab      	cmp	r3, r5
 8000a12:	d302      	bcc.n	8000a1a <__udivmoddi4+0xce>
 8000a14:	4282      	cmp	r2, r0
 8000a16:	f200 80f8 	bhi.w	8000c0a <__udivmoddi4+0x2be>
 8000a1a:	1a84      	subs	r4, r0, r2
 8000a1c:	eb65 0203 	sbc.w	r2, r5, r3
 8000a20:	2001      	movs	r0, #1
 8000a22:	4617      	mov	r7, r2
 8000a24:	2e00      	cmp	r6, #0
 8000a26:	d0e2      	beq.n	80009ee <__udivmoddi4+0xa2>
 8000a28:	e9c6 4700 	strd	r4, r7, [r6]
 8000a2c:	e7df      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a2e:	b902      	cbnz	r2, 8000a32 <__udivmoddi4+0xe6>
 8000a30:	deff      	udf	#255	; 0xff
 8000a32:	fab2 f382 	clz	r3, r2
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	f040 8090 	bne.w	8000b5c <__udivmoddi4+0x210>
 8000a3c:	1a8a      	subs	r2, r1, r2
 8000a3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a42:	fa1f fe8c 	uxth.w	lr, ip
 8000a46:	2101      	movs	r1, #1
 8000a48:	fbb2 f5f7 	udiv	r5, r2, r7
 8000a4c:	fb07 2015 	mls	r0, r7, r5, r2
 8000a50:	0c22      	lsrs	r2, r4, #16
 8000a52:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000a56:	fb0e f005 	mul.w	r0, lr, r5
 8000a5a:	4290      	cmp	r0, r2
 8000a5c:	d908      	bls.n	8000a70 <__udivmoddi4+0x124>
 8000a5e:	eb1c 0202 	adds.w	r2, ip, r2
 8000a62:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a66:	d202      	bcs.n	8000a6e <__udivmoddi4+0x122>
 8000a68:	4290      	cmp	r0, r2
 8000a6a:	f200 80cb 	bhi.w	8000c04 <__udivmoddi4+0x2b8>
 8000a6e:	4645      	mov	r5, r8
 8000a70:	1a12      	subs	r2, r2, r0
 8000a72:	b2a4      	uxth	r4, r4
 8000a74:	fbb2 f0f7 	udiv	r0, r2, r7
 8000a78:	fb07 2210 	mls	r2, r7, r0, r2
 8000a7c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000a80:	fb0e fe00 	mul.w	lr, lr, r0
 8000a84:	45a6      	cmp	lr, r4
 8000a86:	d908      	bls.n	8000a9a <__udivmoddi4+0x14e>
 8000a88:	eb1c 0404 	adds.w	r4, ip, r4
 8000a8c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a90:	d202      	bcs.n	8000a98 <__udivmoddi4+0x14c>
 8000a92:	45a6      	cmp	lr, r4
 8000a94:	f200 80bb 	bhi.w	8000c0e <__udivmoddi4+0x2c2>
 8000a98:	4610      	mov	r0, r2
 8000a9a:	eba4 040e 	sub.w	r4, r4, lr
 8000a9e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000aa2:	e79f      	b.n	80009e4 <__udivmoddi4+0x98>
 8000aa4:	f1c1 0720 	rsb	r7, r1, #32
 8000aa8:	408b      	lsls	r3, r1
 8000aaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000aae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ab2:	fa05 f401 	lsl.w	r4, r5, r1
 8000ab6:	fa20 f307 	lsr.w	r3, r0, r7
 8000aba:	40fd      	lsrs	r5, r7
 8000abc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ac0:	4323      	orrs	r3, r4
 8000ac2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ac6:	fa1f fe8c 	uxth.w	lr, ip
 8000aca:	fb09 5518 	mls	r5, r9, r8, r5
 8000ace:	0c1c      	lsrs	r4, r3, #16
 8000ad0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ad4:	fb08 f50e 	mul.w	r5, r8, lr
 8000ad8:	42a5      	cmp	r5, r4
 8000ada:	fa02 f201 	lsl.w	r2, r2, r1
 8000ade:	fa00 f001 	lsl.w	r0, r0, r1
 8000ae2:	d90b      	bls.n	8000afc <__udivmoddi4+0x1b0>
 8000ae4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ae8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000aec:	f080 8088 	bcs.w	8000c00 <__udivmoddi4+0x2b4>
 8000af0:	42a5      	cmp	r5, r4
 8000af2:	f240 8085 	bls.w	8000c00 <__udivmoddi4+0x2b4>
 8000af6:	f1a8 0802 	sub.w	r8, r8, #2
 8000afa:	4464      	add	r4, ip
 8000afc:	1b64      	subs	r4, r4, r5
 8000afe:	b29d      	uxth	r5, r3
 8000b00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b04:	fb09 4413 	mls	r4, r9, r3, r4
 8000b08:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000b0c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000b10:	45a6      	cmp	lr, r4
 8000b12:	d908      	bls.n	8000b26 <__udivmoddi4+0x1da>
 8000b14:	eb1c 0404 	adds.w	r4, ip, r4
 8000b18:	f103 35ff 	add.w	r5, r3, #4294967295
 8000b1c:	d26c      	bcs.n	8000bf8 <__udivmoddi4+0x2ac>
 8000b1e:	45a6      	cmp	lr, r4
 8000b20:	d96a      	bls.n	8000bf8 <__udivmoddi4+0x2ac>
 8000b22:	3b02      	subs	r3, #2
 8000b24:	4464      	add	r4, ip
 8000b26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b2a:	fba3 9502 	umull	r9, r5, r3, r2
 8000b2e:	eba4 040e 	sub.w	r4, r4, lr
 8000b32:	42ac      	cmp	r4, r5
 8000b34:	46c8      	mov	r8, r9
 8000b36:	46ae      	mov	lr, r5
 8000b38:	d356      	bcc.n	8000be8 <__udivmoddi4+0x29c>
 8000b3a:	d053      	beq.n	8000be4 <__udivmoddi4+0x298>
 8000b3c:	b156      	cbz	r6, 8000b54 <__udivmoddi4+0x208>
 8000b3e:	ebb0 0208 	subs.w	r2, r0, r8
 8000b42:	eb64 040e 	sbc.w	r4, r4, lr
 8000b46:	fa04 f707 	lsl.w	r7, r4, r7
 8000b4a:	40ca      	lsrs	r2, r1
 8000b4c:	40cc      	lsrs	r4, r1
 8000b4e:	4317      	orrs	r7, r2
 8000b50:	e9c6 7400 	strd	r7, r4, [r6]
 8000b54:	4618      	mov	r0, r3
 8000b56:	2100      	movs	r1, #0
 8000b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5c:	f1c3 0120 	rsb	r1, r3, #32
 8000b60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b64:	fa20 f201 	lsr.w	r2, r0, r1
 8000b68:	fa25 f101 	lsr.w	r1, r5, r1
 8000b6c:	409d      	lsls	r5, r3
 8000b6e:	432a      	orrs	r2, r5
 8000b70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b74:	fa1f fe8c 	uxth.w	lr, ip
 8000b78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b7c:	fb07 1510 	mls	r5, r7, r0, r1
 8000b80:	0c11      	lsrs	r1, r2, #16
 8000b82:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000b86:	fb00 f50e 	mul.w	r5, r0, lr
 8000b8a:	428d      	cmp	r5, r1
 8000b8c:	fa04 f403 	lsl.w	r4, r4, r3
 8000b90:	d908      	bls.n	8000ba4 <__udivmoddi4+0x258>
 8000b92:	eb1c 0101 	adds.w	r1, ip, r1
 8000b96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b9a:	d22f      	bcs.n	8000bfc <__udivmoddi4+0x2b0>
 8000b9c:	428d      	cmp	r5, r1
 8000b9e:	d92d      	bls.n	8000bfc <__udivmoddi4+0x2b0>
 8000ba0:	3802      	subs	r0, #2
 8000ba2:	4461      	add	r1, ip
 8000ba4:	1b49      	subs	r1, r1, r5
 8000ba6:	b292      	uxth	r2, r2
 8000ba8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000bac:	fb07 1115 	mls	r1, r7, r5, r1
 8000bb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bb4:	fb05 f10e 	mul.w	r1, r5, lr
 8000bb8:	4291      	cmp	r1, r2
 8000bba:	d908      	bls.n	8000bce <__udivmoddi4+0x282>
 8000bbc:	eb1c 0202 	adds.w	r2, ip, r2
 8000bc0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bc4:	d216      	bcs.n	8000bf4 <__udivmoddi4+0x2a8>
 8000bc6:	4291      	cmp	r1, r2
 8000bc8:	d914      	bls.n	8000bf4 <__udivmoddi4+0x2a8>
 8000bca:	3d02      	subs	r5, #2
 8000bcc:	4462      	add	r2, ip
 8000bce:	1a52      	subs	r2, r2, r1
 8000bd0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000bd4:	e738      	b.n	8000a48 <__udivmoddi4+0xfc>
 8000bd6:	4631      	mov	r1, r6
 8000bd8:	4630      	mov	r0, r6
 8000bda:	e708      	b.n	80009ee <__udivmoddi4+0xa2>
 8000bdc:	4639      	mov	r1, r7
 8000bde:	e6e6      	b.n	80009ae <__udivmoddi4+0x62>
 8000be0:	4610      	mov	r0, r2
 8000be2:	e6fb      	b.n	80009dc <__udivmoddi4+0x90>
 8000be4:	4548      	cmp	r0, r9
 8000be6:	d2a9      	bcs.n	8000b3c <__udivmoddi4+0x1f0>
 8000be8:	ebb9 0802 	subs.w	r8, r9, r2
 8000bec:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000bf0:	3b01      	subs	r3, #1
 8000bf2:	e7a3      	b.n	8000b3c <__udivmoddi4+0x1f0>
 8000bf4:	4645      	mov	r5, r8
 8000bf6:	e7ea      	b.n	8000bce <__udivmoddi4+0x282>
 8000bf8:	462b      	mov	r3, r5
 8000bfa:	e794      	b.n	8000b26 <__udivmoddi4+0x1da>
 8000bfc:	4640      	mov	r0, r8
 8000bfe:	e7d1      	b.n	8000ba4 <__udivmoddi4+0x258>
 8000c00:	46d0      	mov	r8, sl
 8000c02:	e77b      	b.n	8000afc <__udivmoddi4+0x1b0>
 8000c04:	3d02      	subs	r5, #2
 8000c06:	4462      	add	r2, ip
 8000c08:	e732      	b.n	8000a70 <__udivmoddi4+0x124>
 8000c0a:	4608      	mov	r0, r1
 8000c0c:	e70a      	b.n	8000a24 <__udivmoddi4+0xd8>
 8000c0e:	4464      	add	r4, ip
 8000c10:	3802      	subs	r0, #2
 8000c12:	e742      	b.n	8000a9a <__udivmoddi4+0x14e>

08000c14 <__aeabi_idiv0>:
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <IO_Module_Init>:



//IO Module Configuration function
void IO_Module_Init(modbusHandler_t * modH)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]

	bitWrite(modH,TWA1_STATUS,TWA_1);
 8000c20:	2201      	movs	r2, #1
 8000c22:	2100      	movs	r1, #0
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f000 f8d5 	bl	8000dd4 <bitWrite>
	bitWrite(modH,TWA2_STATUS,TWA_2);
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	2102      	movs	r1, #2
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f000 f8d0 	bl	8000dd4 <bitWrite>
	bitWrite(modH,TWA3_STATUS,TWA_3);
 8000c34:	2201      	movs	r2, #1
 8000c36:	2104      	movs	r1, #4
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f000 f8cb 	bl	8000dd4 <bitWrite>
	bitWrite(modH,TWA4_STATUS,TWA_4);
 8000c3e:	2201      	movs	r2, #1
 8000c40:	2106      	movs	r1, #6
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f000 f8c6 	bl	8000dd4 <bitWrite>


}
 8000c48:	bf00      	nop
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <HAL_ADC_ConvCpltCallback>:



// ADC complete conversion callback
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

	//osEventFlagsSet(tempFlagsHandle,0x01);
	osThreadFlagsSet(TempCalcHandle, 0x01);
 8000c58:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <HAL_ADC_ConvCpltCallback+0x1c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f009 f948 	bl	8009ef4 <osThreadFlagsSet>

}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	2000007c 	.word	0x2000007c

08000c70 <ADC_Temp_Thread_Start>:

// Initializes the thread and event flags in charge of calculating the temperature values form PT1000
void ADC_Temp_Thread_Start(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
	TempCalcHandle = osThreadNew(CalculateTemp_Thread, NULL, &TempCalc_attributes);
 8000c74:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <ADC_Temp_Thread_Start+0x24>)
 8000c76:	2100      	movs	r1, #0
 8000c78:	4807      	ldr	r0, [pc, #28]	; (8000c98 <ADC_Temp_Thread_Start+0x28>)
 8000c7a:	f009 f8a9 	bl	8009dd0 <osThreadNew>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	4a06      	ldr	r2, [pc, #24]	; (8000c9c <ADC_Temp_Thread_Start+0x2c>)
 8000c82:	6013      	str	r3, [r2, #0]
	tempFlagsHandle = osEventFlagsNew(&tempFlags_attributes);
 8000c84:	4806      	ldr	r0, [pc, #24]	; (8000ca0 <ADC_Temp_Thread_Start+0x30>)
 8000c86:	f009 fa1f 	bl	800a0c8 <osEventFlagsNew>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	4a05      	ldr	r2, [pc, #20]	; (8000ca4 <ADC_Temp_Thread_Start+0x34>)
 8000c8e:	6013      	str	r3, [r2, #0]
}
 8000c90:	bf00      	nop
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	0800f6d4 	.word	0x0800f6d4
 8000c98:	08000d11 	.word	0x08000d11
 8000c9c:	2000007c 	.word	0x2000007c
 8000ca0:	0800f71c 	.word	0x0800f71c
 8000ca4:	20000084 	.word	0x20000084

08000ca8 <Control_Thread_Init>:

// Initializes required components for Control algorithm thread

void Control_Thread_Init(modbusHandler_t *modH)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
	ControlHandle = osThreadNew(ControlTask, modH, &Control_attributes);
 8000cb0:	4a05      	ldr	r2, [pc, #20]	; (8000cc8 <Control_Thread_Init+0x20>)
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	4805      	ldr	r0, [pc, #20]	; (8000ccc <Control_Thread_Init+0x24>)
 8000cb6:	f009 f88b 	bl	8009dd0 <osThreadNew>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	4a04      	ldr	r2, [pc, #16]	; (8000cd0 <Control_Thread_Init+0x28>)
 8000cbe:	6013      	str	r3, [r2, #0]
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	0800f6f8 	.word	0x0800f6f8
 8000ccc:	08000cd5 	.word	0x08000cd5
 8000cd0:	20000080 	.word	0x20000080

08000cd4 <ControlTask>:


// System Threads

void ControlTask(void *argument){
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]

	modbusHandler_t *modH = (modbusHandler_t *)argument;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	60fb      	str	r3, [r7, #12]
	// Add the control algorithm and schedule the task properly to execute every period of time
	// TODO

	uint8_t placeholder;
	uint8_t TWA_Status = 1;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	72fb      	strb	r3, [r7, #11]
	//placeholder = bitRead(modH, 1);

	for(;;)
	{

		TWA_Status = bitRead(modH,1);
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	68f8      	ldr	r0, [r7, #12]
 8000ce8:	f000 f8ab 	bl	8000e42 <bitRead>
 8000cec:	4603      	mov	r3, r0
 8000cee:	72fb      	strb	r3, [r7, #11]

		//if(TWA_Status != placeholder){
		HAL_GPIO_WritePin(TWA2_GPIO_Port, TWA2_Pin,TWA_Status);
 8000cf0:	7afb      	ldrb	r3, [r7, #11]
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cf8:	4803      	ldr	r0, [pc, #12]	; (8000d08 <ControlTask+0x34>)
 8000cfa:	f003 f9f5 	bl	80040e8 <HAL_GPIO_WritePin>
			//placeholder = TWA_Status;
		//}
		osDelay(5000);
 8000cfe:	f241 3088 	movw	r0, #5000	; 0x1388
 8000d02:	f009 f9c6 	bl	800a092 <osDelay>
		TWA_Status = bitRead(modH,1);
 8000d06:	e7ed      	b.n	8000ce4 <ControlTask+0x10>
 8000d08:	48000400 	.word	0x48000400
 8000d0c:	00000000 	.word	0x00000000

08000d10 <CalculateTemp_Thread>:

	}
}

void CalculateTemp_Thread(void *argument){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000d18:	217f      	movs	r1, #127	; 0x7f
 8000d1a:	4829      	ldr	r0, [pc, #164]	; (8000dc0 <CalculateTemp_Thread+0xb0>)
 8000d1c:	f002 fbc2 	bl	80034a4 <HAL_ADCEx_Calibration_Start>

	for(;;)
	{
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADCrawReading,1);
 8000d20:	2201      	movs	r2, #1
 8000d22:	4928      	ldr	r1, [pc, #160]	; (8000dc4 <CalculateTemp_Thread+0xb4>)
 8000d24:	4826      	ldr	r0, [pc, #152]	; (8000dc0 <CalculateTemp_Thread+0xb0>)
 8000d26:	f001 fae7 	bl	80022f8 <HAL_ADC_Start_DMA>
		//osEventFlagsWait(tempFlagsHandle, 0x01, osFlagsWaitAll, osWaitForever);
		osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 8000d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8000d2e:	2100      	movs	r1, #0
 8000d30:	2001      	movs	r0, #1
 8000d32:	f009 f92d 	bl	8009f90 <osThreadFlagsWait>
		ADCvoltage = ADCrawReading * 0.00073242;
 8000d36:	4b23      	ldr	r3, [pc, #140]	; (8000dc4 <CalculateTemp_Thread+0xb4>)
 8000d38:	881b      	ldrh	r3, [r3, #0]
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff fb71 	bl	8000424 <__aeabi_i2d>
 8000d42:	a319      	add	r3, pc, #100	; (adr r3, 8000da8 <CalculateTemp_Thread+0x98>)
 8000d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d48:	f7ff fbd6 	bl	80004f8 <__aeabi_dmul>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	460b      	mov	r3, r1
 8000d50:	491d      	ldr	r1, [pc, #116]	; (8000dc8 <CalculateTemp_Thread+0xb8>)
 8000d52:	e9c1 2300 	strd	r2, r3, [r1]
		Temperature = ((ADCvoltage - 0.408)*100) / 2.04;
 8000d56:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <CalculateTemp_Thread+0xb8>)
 8000d58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d5c:	a314      	add	r3, pc, #80	; (adr r3, 8000db0 <CalculateTemp_Thread+0xa0>)
 8000d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d62:	f7ff fa11 	bl	8000188 <__aeabi_dsub>
 8000d66:	4602      	mov	r2, r0
 8000d68:	460b      	mov	r3, r1
 8000d6a:	4610      	mov	r0, r2
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f04f 0200 	mov.w	r2, #0
 8000d72:	4b16      	ldr	r3, [pc, #88]	; (8000dcc <CalculateTemp_Thread+0xbc>)
 8000d74:	f7ff fbc0 	bl	80004f8 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4610      	mov	r0, r2
 8000d7e:	4619      	mov	r1, r3
 8000d80:	a30d      	add	r3, pc, #52	; (adr r3, 8000db8 <CalculateTemp_Thread+0xa8>)
 8000d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d86:	f7ff fce1 	bl	800074c <__aeabi_ddiv>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	4910      	ldr	r1, [pc, #64]	; (8000dd0 <CalculateTemp_Thread+0xc0>)
 8000d90:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_ADC_Stop_DMA(&hadc1);
 8000d94:	480a      	ldr	r0, [pc, #40]	; (8000dc0 <CalculateTemp_Thread+0xb0>)
 8000d96:	f001 fb33 	bl	8002400 <HAL_ADC_Stop_DMA>
		osDelay(2);
 8000d9a:	2002      	movs	r0, #2
 8000d9c:	f009 f979 	bl	800a092 <osDelay>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADCrawReading,1);
 8000da0:	e7be      	b.n	8000d20 <CalculateTemp_Thread+0x10>
 8000da2:	bf00      	nop
 8000da4:	f3af 8000 	nop.w
 8000da8:	f9353597 	.word	0xf9353597
 8000dac:	3f47fffb 	.word	0x3f47fffb
 8000db0:	083126e9 	.word	0x083126e9
 8000db4:	3fda1cac 	.word	0x3fda1cac
 8000db8:	851eb852 	.word	0x851eb852
 8000dbc:	400051eb 	.word	0x400051eb
 8000dc0:	200000ac 	.word	0x200000ac
 8000dc4:	20000088 	.word	0x20000088
 8000dc8:	20000090 	.word	0x20000090
 8000dcc:	40590000 	.word	0x40590000
 8000dd0:	20000098 	.word	0x20000098

08000dd4 <bitWrite>:
	}

}
void bitWrite(modbusHandler_t * modH, uint8_t pos, uint8_t val)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	70fb      	strb	r3, [r7, #3]
 8000de0:	4613      	mov	r3, r2
 8000de2:	70bb      	strb	r3, [r7, #2]
	uint16_t *temp;
	temp = &modH->u16regsCoilsRO[pos/16];
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8000dea:	78fb      	ldrb	r3, [r7, #3]
 8000dec:	091b      	lsrs	r3, r3, #4
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	4413      	add	r3, r2
 8000df4:	60fb      	str	r3, [r7, #12]

	if (val == 1) {
 8000df6:	78bb      	ldrb	r3, [r7, #2]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d10d      	bne.n	8000e18 <bitWrite+0x44>
		*temp |= (1UL << (pos%16));
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	881a      	ldrh	r2, [r3, #0]
 8000e00:	78fb      	ldrb	r3, [r7, #3]
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	2101      	movs	r1, #1
 8000e08:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	b29a      	uxth	r2, r3
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	801a      	strh	r2, [r3, #0]
	}
	else {
		*temp &= ~(1UL << (pos%16));
	}
}
 8000e16:	e00e      	b.n	8000e36 <bitWrite+0x62>
		*temp &= ~(1UL << (pos%16));
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	881a      	ldrh	r2, [r3, #0]
 8000e1c:	78fb      	ldrb	r3, [r7, #3]
 8000e1e:	f003 030f 	and.w	r3, r3, #15
 8000e22:	2101      	movs	r1, #1
 8000e24:	fa01 f303 	lsl.w	r3, r1, r3
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	4013      	ands	r3, r2
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	801a      	strh	r2, [r3, #0]
}
 8000e36:	bf00      	nop
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <bitRead>:

uint8_t bitRead(modbusHandler_t *modH, uint8_t pos)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b085      	sub	sp, #20
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	70fb      	strb	r3, [r7, #3]
	uint16_t *temp;
	uint8_t res;
	temp = &modH->u16regsCoils[0];
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000e54:	60fb      	str	r3, [r7, #12]

	res = (*temp >> pos) & 0x01;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	fa42 f303 	asr.w	r3, r2, r3
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	72fb      	strb	r3, [r7, #11]
	return res;
 8000e6a:	7afb      	ldrb	r3, [r7, #11]
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3714      	adds	r7, #20
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000e80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000e88:	f023 0218 	bic.w	r2, r3, #24
 8000e8c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000eac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eb0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000eb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ec0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
}
 8000eca:	bf00      	nop
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	b085      	sub	sp, #20
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ede:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ee2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ee4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000eee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ef2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000efa:	68fb      	ldr	r3, [r7, #12]
}
 8000efc:	bf00      	nop
 8000efe:	3714      	adds	r7, #20
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f0c:	f000 fe02 	bl	8001b14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f10:	f000 f874 	bl	8000ffc <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000f14:	f000 f8e8 	bl	80010e8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f18:	f000 fa52 	bl	80013c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f1c:	f000 fa2e 	bl	800137c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000f20:	f000 f9b8 	bl	8001294 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8000f24:	f000 fa02 	bl	800132c <MX_USB_PCD_Init>
  MX_ADC1_Init();
 8000f28:	f000 f910 	bl	800114c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000f2c:	f000 f972 	bl	8001214 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */


  ModbusH.uModbusType = MB_SLAVE;
 8000f30:	4b28      	ldr	r3, [pc, #160]	; (8000fd4 <main+0xcc>)
 8000f32:	2203      	movs	r2, #3
 8000f34:	701a      	strb	r2, [r3, #0]
  ModbusH.port = &huart1;
 8000f36:	4b27      	ldr	r3, [pc, #156]	; (8000fd4 <main+0xcc>)
 8000f38:	4a27      	ldr	r2, [pc, #156]	; (8000fd8 <main+0xd0>)
 8000f3a:	605a      	str	r2, [r3, #4]
  ModbusH.u8id = 1;
 8000f3c:	4b25      	ldr	r3, [pc, #148]	; (8000fd4 <main+0xcc>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	721a      	strb	r2, [r3, #8]
  ModbusH.u16timeOut = 1000;
 8000f42:	4b24      	ldr	r3, [pc, #144]	; (8000fd4 <main+0xcc>)
 8000f44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f48:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
  ModbusH.EN_Port = DE_EN_GPIO_Port;
 8000f4c:	4b21      	ldr	r3, [pc, #132]	; (8000fd4 <main+0xcc>)
 8000f4e:	4a23      	ldr	r2, [pc, #140]	; (8000fdc <main+0xd4>)
 8000f50:	60da      	str	r2, [r3, #12]
  ModbusH.EN_Pin = DE_EN_Pin;
 8000f52:	4b20      	ldr	r3, [pc, #128]	; (8000fd4 <main+0xcc>)
 8000f54:	2208      	movs	r2, #8
 8000f56:	821a      	strh	r2, [r3, #16]
  ModbusH.u16regsHR = Holding_Registers_Database;
 8000f58:	4b1e      	ldr	r3, [pc, #120]	; (8000fd4 <main+0xcc>)
 8000f5a:	4a21      	ldr	r2, [pc, #132]	; (8000fe0 <main+0xd8>)
 8000f5c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  ModbusH.u16regsRO = Input_Register_Database;
 8000f60:	4b1c      	ldr	r3, [pc, #112]	; (8000fd4 <main+0xcc>)
 8000f62:	4a20      	ldr	r2, [pc, #128]	; (8000fe4 <main+0xdc>)
 8000f64:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  ModbusH.u16regsCoils = Holding_Coils_Database;
 8000f68:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <main+0xcc>)
 8000f6a:	4a1f      	ldr	r2, [pc, #124]	; (8000fe8 <main+0xe0>)
 8000f6c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  ModbusH.u16regsCoilsRO = Input_Coils_Database;
 8000f70:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <main+0xcc>)
 8000f72:	4a1e      	ldr	r2, [pc, #120]	; (8000fec <main+0xe4>)
 8000f74:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  ModbusH.u16regHR_size = sizeof(Holding_Registers_Database)/sizeof(Holding_Registers_Database[0]);
 8000f78:	4b16      	ldr	r3, [pc, #88]	; (8000fd4 <main+0xcc>)
 8000f7a:	220a      	movs	r2, #10
 8000f7c:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
  ModbusH.u16regRO_size = sizeof(Input_Register_Database)/sizeof(Input_Register_Database[0]);
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <main+0xcc>)
 8000f82:	2214      	movs	r2, #20
 8000f84:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
  ModbusH.u16regCoils_size = sizeof(Holding_Coils_Database)/sizeof(Holding_Coils_Database[0]);
 8000f88:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <main+0xcc>)
 8000f8a:	2205      	movs	r2, #5
 8000f8c:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
  //ModbusH.u16regCoilsRO_size = sizeof(Input_Coils_Database)/sizeof(Input_Coils_Database[0]);
  ModbusH.xTypeHW = USART_HW_DMA;
 8000f90:	4b10      	ldr	r3, [pc, #64]	; (8000fd4 <main+0xcc>)
 8000f92:	2204      	movs	r2, #4
 8000f94:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154

  IO_Module_Init(&ModbusH);
 8000f98:	480e      	ldr	r0, [pc, #56]	; (8000fd4 <main+0xcc>)
 8000f9a:	f7ff fe3d 	bl	8000c18 <IO_Module_Init>
  Control_Thread_Init(&ModbusH);
 8000f9e:	480d      	ldr	r0, [pc, #52]	; (8000fd4 <main+0xcc>)
 8000fa0:	f7ff fe82 	bl	8000ca8 <Control_Thread_Init>

  //Initialize MODBUS library
  ModbusInit(&ModbusH);
 8000fa4:	480b      	ldr	r0, [pc, #44]	; (8000fd4 <main+0xcc>)
 8000fa6:	f00c fcf9 	bl	800d99c <ModbusInit>

  //Start capturing traffic on serial Port
  ModbusStart(&ModbusH);
 8000faa:	480a      	ldr	r0, [pc, #40]	; (8000fd4 <main+0xcc>)
 8000fac:	f00c fd98 	bl	800dae0 <ModbusStart>

  //Initialize the SSD1306 OLED
  ssd1306_Init();
 8000fb0:	f00e f9f6 	bl	800f3a0 <ssd1306_Init>
  //ssd1306_TestAll();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000fb4:	f008 fec2 	bl	8009d3c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000fb8:	4a0d      	ldr	r2, [pc, #52]	; (8000ff0 <main+0xe8>)
 8000fba:	2100      	movs	r1, #0
 8000fbc:	480d      	ldr	r0, [pc, #52]	; (8000ff4 <main+0xec>)
 8000fbe:	f008 ff07 	bl	8009dd0 <osThreadNew>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	4a0c      	ldr	r2, [pc, #48]	; (8000ff8 <main+0xf0>)
 8000fc6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ADC_Temp_Thread_Start();
 8000fc8:	f7ff fe52 	bl	8000c70 <ADC_Temp_Thread_Start>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fcc:	f008 feda 	bl	8009d84 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fd0:	e7fe      	b.n	8000fd0 <main+0xc8>
 8000fd2:	bf00      	nop
 8000fd4:	20000610 	.word	0x20000610
 8000fd8:	200001c4 	.word	0x200001c4
 8000fdc:	48000800 	.word	0x48000800
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	2000001c 	.word	0x2000001c
 8000fe8:	20000044 	.word	0x20000044
 8000fec:	200000a0 	.word	0x200000a0
 8000ff0:	0800f72c 	.word	0x0800f72c
 8000ff4:	080014a1 	.word	0x080014a1
 8000ff8:	2000060c 	.word	0x2000060c

08000ffc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b09a      	sub	sp, #104	; 0x68
 8001000:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001002:	f107 0320 	add.w	r3, r7, #32
 8001006:	2248      	movs	r2, #72	; 0x48
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f00e fab0 	bl	800f570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]
 800101c:	611a      	str	r2, [r3, #16]
 800101e:	615a      	str	r2, [r3, #20]
 8001020:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8001022:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800102c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001030:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8001032:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	f023 0303 	bic.w	r3, r3, #3
 800103c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001046:	f003 fe15 	bl	8004c74 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800104a:	2000      	movs	r0, #0
 800104c:	f7ff ff14 	bl	8000e78 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001050:	4b24      	ldr	r3, [pc, #144]	; (80010e4 <SystemClock_Config+0xe8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001058:	4a22      	ldr	r2, [pc, #136]	; (80010e4 <SystemClock_Config+0xe8>)
 800105a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800105e:	6013      	str	r3, [r2, #0]
 8001060:	4b20      	ldr	r3, [pc, #128]	; (80010e4 <SystemClock_Config+0xe8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001068:	603b      	str	r3, [r7, #0]
 800106a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800106c:	2327      	movs	r3, #39	; 0x27
 800106e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001070:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001074:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001076:	2301      	movs	r3, #1
 8001078:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800107a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800107e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001080:	2301      	movs	r3, #1
 8001082:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001084:	2340      	movs	r3, #64	; 0x40
 8001086:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001088:	2300      	movs	r3, #0
 800108a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800108c:	2360      	movs	r3, #96	; 0x60
 800108e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001090:	2300      	movs	r3, #0
 8001092:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001094:	f107 0320 	add.w	r3, r7, #32
 8001098:	4618      	mov	r0, r3
 800109a:	f004 f98b 	bl	80053b4 <HAL_RCC_OscConfig>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80010a4:	f000 fa16 	bl	80014d4 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80010a8:	236f      	movs	r3, #111	; 0x6f
 80010aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80010ac:	2302      	movs	r3, #2
 80010ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80010bc:	2300      	movs	r3, #0
 80010be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2101      	movs	r1, #1
 80010c8:	4618      	mov	r0, r3
 80010ca:	f004 fce7 	bl	8005a9c <HAL_RCC_ClockConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80010d4:	f000 f9fe 	bl	80014d4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80010d8:	f005 fad4 	bl	8006684 <HAL_RCCEx_EnableMSIPLLMode>
}
 80010dc:	bf00      	nop
 80010de:	3768      	adds	r7, #104	; 0x68
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	58000400 	.word	0x58000400

080010e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b094      	sub	sp, #80	; 0x50
 80010ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010ee:	463b      	mov	r3, r7
 80010f0:	2250      	movs	r2, #80	; 0x50
 80010f2:	2100      	movs	r1, #0
 80010f4:	4618      	mov	r0, r3
 80010f6:	f00e fa3b 	bl	800f570 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_USB
 80010fa:	f44f 5314 	mov.w	r3, #9472	; 0x2500
 80010fe:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8001100:	2318      	movs	r3, #24
 8001102:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001104:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001108:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800110a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800110e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001110:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001114:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK|RCC_PLLSAI1_ADCCLK;
 8001116:	f04f 5388 	mov.w	r3, #285212672	; 0x11000000
 800111a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800111c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001120:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001122:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001126:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001128:	2300      	movs	r3, #0
 800112a:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800112c:	2300      	movs	r3, #0
 800112e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001130:	463b      	mov	r3, r7
 8001132:	4618      	mov	r0, r3
 8001134:	f005 f930 	bl	8006398 <HAL_RCCEx_PeriphCLKConfig>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 800113e:	f000 f9c9 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001142:	bf00      	nop
 8001144:	3750      	adds	r7, #80	; 0x50
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001152:	463b      	mov	r3, r7
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
 8001160:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001162:	4b29      	ldr	r3, [pc, #164]	; (8001208 <MX_ADC1_Init+0xbc>)
 8001164:	4a29      	ldr	r2, [pc, #164]	; (800120c <MX_ADC1_Init+0xc0>)
 8001166:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001168:	4b27      	ldr	r3, [pc, #156]	; (8001208 <MX_ADC1_Init+0xbc>)
 800116a:	2200      	movs	r2, #0
 800116c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800116e:	4b26      	ldr	r3, [pc, #152]	; (8001208 <MX_ADC1_Init+0xbc>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001174:	4b24      	ldr	r3, [pc, #144]	; (8001208 <MX_ADC1_Init+0xbc>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <MX_ADC1_Init+0xbc>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001180:	4b21      	ldr	r3, [pc, #132]	; (8001208 <MX_ADC1_Init+0xbc>)
 8001182:	2204      	movs	r2, #4
 8001184:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001186:	4b20      	ldr	r3, [pc, #128]	; (8001208 <MX_ADC1_Init+0xbc>)
 8001188:	2200      	movs	r2, #0
 800118a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800118c:	4b1e      	ldr	r3, [pc, #120]	; (8001208 <MX_ADC1_Init+0xbc>)
 800118e:	2200      	movs	r2, #0
 8001190:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001192:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <MX_ADC1_Init+0xbc>)
 8001194:	2201      	movs	r2, #1
 8001196:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001198:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <MX_ADC1_Init+0xbc>)
 800119a:	2200      	movs	r2, #0
 800119c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011a0:	4b19      	ldr	r3, [pc, #100]	; (8001208 <MX_ADC1_Init+0xbc>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <MX_ADC1_Init+0xbc>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <MX_ADC1_Init+0xbc>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011b4:	4b14      	ldr	r3, [pc, #80]	; (8001208 <MX_ADC1_Init+0xbc>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <MX_ADC1_Init+0xbc>)
 80011bc:	2200      	movs	r2, #0
 80011be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011c2:	4811      	ldr	r0, [pc, #68]	; (8001208 <MX_ADC1_Init+0xbc>)
 80011c4:	f000 ff4c 	bl	8002060 <HAL_ADC_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80011ce:	f000 f981 	bl	80014d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80011d2:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <MX_ADC1_Init+0xc4>)
 80011d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011d6:	2306      	movs	r3, #6
 80011d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80011da:	2302      	movs	r3, #2
 80011dc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011de:	237f      	movs	r3, #127	; 0x7f
 80011e0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011e2:	2304      	movs	r3, #4
 80011e4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ea:	463b      	mov	r3, r7
 80011ec:	4619      	mov	r1, r3
 80011ee:	4806      	ldr	r0, [pc, #24]	; (8001208 <MX_ADC1_Init+0xbc>)
 80011f0:	f001 fb3c 	bl	800286c <HAL_ADC_ConfigChannel>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80011fa:	f000 f96b 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200000ac 	.word	0x200000ac
 800120c:	50040000 	.word	0x50040000
 8001210:	14f00020 	.word	0x14f00020

08001214 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001218:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <MX_I2C1_Init+0x74>)
 800121a:	4a1c      	ldr	r2, [pc, #112]	; (800128c <MX_I2C1_Init+0x78>)
 800121c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 800121e:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <MX_I2C1_Init+0x74>)
 8001220:	4a1b      	ldr	r2, [pc, #108]	; (8001290 <MX_I2C1_Init+0x7c>)
 8001222:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <MX_I2C1_Init+0x74>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800122a:	4b17      	ldr	r3, [pc, #92]	; (8001288 <MX_I2C1_Init+0x74>)
 800122c:	2201      	movs	r2, #1
 800122e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <MX_I2C1_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <MX_I2C1_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <MX_I2C1_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <MX_I2C1_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <MX_I2C1_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800124e:	480e      	ldr	r0, [pc, #56]	; (8001288 <MX_I2C1_Init+0x74>)
 8001250:	f002 ff62 	bl	8004118 <HAL_I2C_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800125a:	f000 f93b 	bl	80014d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800125e:	2100      	movs	r1, #0
 8001260:	4809      	ldr	r0, [pc, #36]	; (8001288 <MX_I2C1_Init+0x74>)
 8001262:	f003 fb6d 	bl	8004940 <HAL_I2CEx_ConfigAnalogFilter>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800126c:	f000 f932 	bl	80014d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001270:	2100      	movs	r1, #0
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <MX_I2C1_Init+0x74>)
 8001274:	f003 fbaf 	bl	80049d6 <HAL_I2CEx_ConfigDigitalFilter>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800127e:	f000 f929 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000170 	.word	0x20000170
 800128c:	40005400 	.word	0x40005400
 8001290:	00300f38 	.word	0x00300f38

08001294 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001298:	4b22      	ldr	r3, [pc, #136]	; (8001324 <MX_USART1_UART_Init+0x90>)
 800129a:	4a23      	ldr	r2, [pc, #140]	; (8001328 <MX_USART1_UART_Init+0x94>)
 800129c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800129e:	4b21      	ldr	r3, [pc, #132]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b1f      	ldr	r3, [pc, #124]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b17      	ldr	r3, [pc, #92]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ca:	4b16      	ldr	r3, [pc, #88]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012d0:	4b14      	ldr	r3, [pc, #80]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d6:	4b13      	ldr	r3, [pc, #76]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012d8:	2200      	movs	r2, #0
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012dc:	4811      	ldr	r0, [pc, #68]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012de:	f005 fd63 	bl	8006da8 <HAL_UART_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80012e8:	f000 f8f4 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ec:	2100      	movs	r1, #0
 80012ee:	480d      	ldr	r0, [pc, #52]	; (8001324 <MX_USART1_UART_Init+0x90>)
 80012f0:	f008 fb85 	bl	80099fe <HAL_UARTEx_SetTxFifoThreshold>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012fa:	f000 f8eb 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012fe:	2100      	movs	r1, #0
 8001300:	4808      	ldr	r0, [pc, #32]	; (8001324 <MX_USART1_UART_Init+0x90>)
 8001302:	f008 fbba 	bl	8009a7a <HAL_UARTEx_SetRxFifoThreshold>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800130c:	f000 f8e2 	bl	80014d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001310:	4804      	ldr	r0, [pc, #16]	; (8001324 <MX_USART1_UART_Init+0x90>)
 8001312:	f008 fb3b 	bl	800998c <HAL_UARTEx_DisableFifoMode>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800131c:	f000 f8da 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200001c4 	.word	0x200001c4
 8001328:	40013800 	.word	0x40013800

0800132c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001330:	4b10      	ldr	r3, [pc, #64]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001332:	4a11      	ldr	r2, [pc, #68]	; (8001378 <MX_USB_PCD_Init+0x4c>)
 8001334:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001336:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001338:	2208      	movs	r2, #8
 800133a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800133c:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <MX_USB_PCD_Init+0x48>)
 800133e:	2202      	movs	r2, #2
 8001340:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001344:	2202      	movs	r2, #2
 8001346:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <MX_USB_PCD_Init+0x48>)
 800134a:	2200      	movs	r2, #0
 800134c:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001350:	2200      	movs	r2, #0
 8001352:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001354:	4b07      	ldr	r3, [pc, #28]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001356:	2200      	movs	r2, #0
 8001358:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_USB_PCD_Init+0x48>)
 800135c:	2200      	movs	r2, #0
 800135e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001362:	f003 fb84 	bl	8004a6e <HAL_PCD_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 800136c:	f000 f8b2 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000318 	.word	0x20000318
 8001378:	40006800 	.word	0x40006800

0800137c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001380:	2004      	movs	r0, #4
 8001382:	f7ff fd8f 	bl	8000ea4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001386:	2001      	movs	r0, #1
 8001388:	f7ff fd8c 	bl	8000ea4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800138c:	2200      	movs	r2, #0
 800138e:	2105      	movs	r1, #5
 8001390:	200b      	movs	r0, #11
 8001392:	f002 f9d3 	bl	800373c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001396:	200b      	movs	r0, #11
 8001398:	f002 f9ea 	bl	8003770 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800139c:	2200      	movs	r2, #0
 800139e:	2105      	movs	r1, #5
 80013a0:	200c      	movs	r0, #12
 80013a2:	f002 f9cb 	bl	800373c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80013a6:	200c      	movs	r0, #12
 80013a8:	f002 f9e2 	bl	8003770 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80013ac:	2200      	movs	r2, #0
 80013ae:	2105      	movs	r1, #5
 80013b0:	200d      	movs	r0, #13
 80013b2:	f002 f9c3 	bl	800373c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80013b6:	200d      	movs	r0, #13
 80013b8:	f002 f9da 	bl	8003770 <HAL_NVIC_EnableIRQ>

}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}

080013c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d4:	2004      	movs	r0, #4
 80013d6:	f7ff fd7e 	bl	8000ed6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	2002      	movs	r0, #2
 80013dc:	f7ff fd7b 	bl	8000ed6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e0:	2001      	movs	r0, #1
 80013e2:	f7ff fd78 	bl	8000ed6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e6:	2008      	movs	r0, #8
 80013e8:	f7ff fd75 	bl	8000ed6 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_EN_GPIO_Port, DE_EN_Pin, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	2108      	movs	r1, #8
 80013f0:	4828      	ldr	r0, [pc, #160]	; (8001494 <MX_GPIO_Init+0xd4>)
 80013f2:	f002 fe79 	bl	80040e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2102      	movs	r1, #2
 80013fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013fe:	f002 fe73 	bl	80040e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|TWA1_Pin|TWA2_Pin
 8001402:	2200      	movs	r2, #0
 8001404:	f24f 0103 	movw	r1, #61443	; 0xf003
 8001408:	4823      	ldr	r0, [pc, #140]	; (8001498 <MX_GPIO_Init+0xd8>)
 800140a:	f002 fe6d 	bl	80040e8 <HAL_GPIO_WritePin>
                          |TWA3_Pin|TWA4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DE_EN_Pin */
  GPIO_InitStruct.Pin = DE_EN_Pin;
 800140e:	2308      	movs	r3, #8
 8001410:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001412:	2301      	movs	r3, #1
 8001414:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DE_EN_GPIO_Port, &GPIO_InitStruct);
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	4619      	mov	r1, r3
 8001422:	481c      	ldr	r0, [pc, #112]	; (8001494 <MX_GPIO_Init+0xd4>)
 8001424:	f002 fcf0 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001428:	2302      	movs	r3, #2
 800142a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142c:	2301      	movs	r3, #1
 800142e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001438:	1d3b      	adds	r3, r7, #4
 800143a:	4619      	mov	r1, r3
 800143c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001440:	f002 fce2 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001444:	2310      	movs	r3, #16
 8001446:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001448:	2300      	movs	r3, #0
 800144a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	4619      	mov	r1, r3
 8001454:	480f      	ldr	r0, [pc, #60]	; (8001494 <MX_GPIO_Init+0xd4>)
 8001456:	f002 fcd7 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin TWA1_Pin TWA2_Pin
                           TWA3_Pin TWA4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|TWA1_Pin|TWA2_Pin
 800145a:	f24f 0303 	movw	r3, #61443	; 0xf003
 800145e:	607b      	str	r3, [r7, #4]
                          |TWA3_Pin|TWA4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001460:	2301      	movs	r3, #1
 8001462:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001468:	2300      	movs	r3, #0
 800146a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	4619      	mov	r1, r3
 8001470:	4809      	ldr	r0, [pc, #36]	; (8001498 <MX_GPIO_Init+0xd8>)
 8001472:	f002 fcc9 	bl	8003e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8001476:	2303      	movs	r3, #3
 8001478:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	4619      	mov	r1, r3
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_GPIO_Init+0xdc>)
 8001488:	f002 fcbe 	bl	8003e08 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800148c:	bf00      	nop
 800148e:	3718      	adds	r7, #24
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	48000800 	.word	0x48000800
 8001498:	48000400 	.word	0x48000400
 800149c:	48000c00 	.word	0x48000c00

080014a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


for(;;)
  {
    osDelay(1);
 80014a8:	2001      	movs	r0, #1
 80014aa:	f008 fdf2 	bl	800a092 <osDelay>
 80014ae:	e7fb      	b.n	80014a8 <StartDefaultTask+0x8>

080014b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d101      	bne.n	80014c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014c2:	f000 fb47 	bl	8001b54 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40014400 	.word	0x40014400

080014d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d8:	b672      	cpsid	i
}
 80014da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014dc:	e7fe      	b.n	80014dc <Error_Handler+0x8>

080014de <LL_AHB2_GRP1_EnableClock>:
{
 80014de:	b480      	push	{r7}
 80014e0:	b085      	sub	sp, #20
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80014e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80014f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4013      	ands	r3, r2
 8001500:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001502:	68fb      	ldr	r3, [r7, #12]
}
 8001504:	bf00      	nop
 8001506:	3714      	adds	r7, #20
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800151c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800151e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4313      	orrs	r3, r2
 8001526:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001528:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800152c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4013      	ands	r3, r2
 8001532:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001534:	68fb      	ldr	r3, [r7, #12]
}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001542:	b480      	push	{r7}
 8001544:	b085      	sub	sp, #20
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800154a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800154e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001550:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4313      	orrs	r3, r2
 8001558:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800155a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800155e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4013      	ands	r3, r2
 8001564:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001566:	68fb      	ldr	r3, [r7, #12]
}
 8001568:	bf00      	nop
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001578:	2200      	movs	r2, #0
 800157a:	210f      	movs	r1, #15
 800157c:	f06f 0001 	mvn.w	r0, #1
 8001580:	f002 f8dc 	bl	800373c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}

08001588 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001590:	f107 030c 	add.w	r3, r7, #12
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a26      	ldr	r2, [pc, #152]	; (8001640 <HAL_ADC_MspInit+0xb8>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d146      	bne.n	8001638 <HAL_ADC_MspInit+0xb0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80015aa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80015ae:	f7ff ff96 	bl	80014de <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	2001      	movs	r0, #1
 80015b4:	f7ff ff93 	bl	80014de <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015b8:	2301      	movs	r3, #1
 80015ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015bc:	2303      	movs	r3, #3
 80015be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	f107 030c 	add.w	r3, r7, #12
 80015c8:	4619      	mov	r1, r3
 80015ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ce:	f002 fc1b 	bl	8003e08 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 80015d2:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 80015d4:	4a1c      	ldr	r2, [pc, #112]	; (8001648 <HAL_ADC_MspInit+0xc0>)
 80015d6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80015d8:	4b1a      	ldr	r3, [pc, #104]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 80015da:	2205      	movs	r2, #5
 80015dc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015de:	4b19      	ldr	r3, [pc, #100]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015e4:	4b17      	ldr	r3, [pc, #92]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80015ea:	4b16      	ldr	r3, [pc, #88]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 80015ec:	2280      	movs	r2, #128	; 0x80
 80015ee:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015f0:	4b14      	ldr	r3, [pc, #80]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 80015f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015f6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 80015fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015fe:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001600:	4b10      	ldr	r3, [pc, #64]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 8001602:	2220      	movs	r2, #32
 8001604:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001606:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 8001608:	2200      	movs	r2, #0
 800160a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800160c:	480d      	ldr	r0, [pc, #52]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 800160e:	f002 f8bd 	bl	800378c <HAL_DMA_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <HAL_ADC_MspInit+0x94>
    {
      Error_Handler();
 8001618:	f7ff ff5c 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a09      	ldr	r2, [pc, #36]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 8001620:	64da      	str	r2, [r3, #76]	; 0x4c
 8001622:	4a08      	ldr	r2, [pc, #32]	; (8001644 <HAL_ADC_MspInit+0xbc>)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 5, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2105      	movs	r1, #5
 800162c:	2012      	movs	r0, #18
 800162e:	f002 f885 	bl	800373c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001632:	2012      	movs	r0, #18
 8001634:	f002 f89c 	bl	8003770 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001638:	bf00      	nop
 800163a:	3720      	adds	r7, #32
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	50040000 	.word	0x50040000
 8001644:	20000110 	.word	0x20000110
 8001648:	40020030 	.word	0x40020030

0800164c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b09c      	sub	sp, #112	; 0x70
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001664:	f107 030c 	add.w	r3, r7, #12
 8001668:	2250      	movs	r2, #80	; 0x50
 800166a:	2100      	movs	r1, #0
 800166c:	4618      	mov	r0, r3
 800166e:	f00d ff7f 	bl	800f570 <memset>
  if(hi2c->Instance==I2C1)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a17      	ldr	r2, [pc, #92]	; (80016d4 <HAL_I2C_MspInit+0x88>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d126      	bne.n	80016ca <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800167c:	2304      	movs	r3, #4
 800167e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001680:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001684:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001686:	f107 030c 	add.w	r3, r7, #12
 800168a:	4618      	mov	r0, r3
 800168c:	f004 fe84 	bl	8006398 <HAL_RCCEx_PeriphCLKConfig>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001696:	f7ff ff1d 	bl	80014d4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169a:	2002      	movs	r0, #2
 800169c:	f7ff ff1f 	bl	80014de <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016a0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016a4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016a6:	2312      	movs	r3, #18
 80016a8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016b2:	2304      	movs	r3, #4
 80016b4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80016ba:	4619      	mov	r1, r3
 80016bc:	4806      	ldr	r0, [pc, #24]	; (80016d8 <HAL_I2C_MspInit+0x8c>)
 80016be:	f002 fba3 	bl	8003e08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016c2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80016c6:	f7ff ff23 	bl	8001510 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016ca:	bf00      	nop
 80016cc:	3770      	adds	r7, #112	; 0x70
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40005400 	.word	0x40005400
 80016d8:	48000400 	.word	0x48000400

080016dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b09c      	sub	sp, #112	; 0x70
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	2250      	movs	r2, #80	; 0x50
 80016fa:	2100      	movs	r1, #0
 80016fc:	4618      	mov	r0, r3
 80016fe:	f00d ff37 	bl	800f570 <memset>
  if(huart->Instance==USART1)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a43      	ldr	r2, [pc, #268]	; (8001814 <HAL_UART_MspInit+0x138>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d17f      	bne.n	800180c <HAL_UART_MspInit+0x130>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800170c:	2301      	movs	r3, #1
 800170e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001710:	2300      	movs	r3, #0
 8001712:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	4618      	mov	r0, r3
 800171a:	f004 fe3d 	bl	8006398 <HAL_RCCEx_PeriphCLKConfig>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001724:	f7ff fed6 	bl	80014d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001728:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800172c:	f7ff ff09 	bl	8001542 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001730:	2002      	movs	r0, #2
 8001732:	f7ff fed4 	bl	80014de <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001736:	23c0      	movs	r3, #192	; 0xc0
 8001738:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	2302      	movs	r3, #2
 800173c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800173e:	2301      	movs	r3, #1
 8001740:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001742:	2300      	movs	r3, #0
 8001744:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001746:	2307      	movs	r3, #7
 8001748:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800174e:	4619      	mov	r1, r3
 8001750:	4831      	ldr	r0, [pc, #196]	; (8001818 <HAL_UART_MspInit+0x13c>)
 8001752:	f002 fb59 	bl	8003e08 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8001756:	4b31      	ldr	r3, [pc, #196]	; (800181c <HAL_UART_MspInit+0x140>)
 8001758:	4a31      	ldr	r2, [pc, #196]	; (8001820 <HAL_UART_MspInit+0x144>)
 800175a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800175c:	4b2f      	ldr	r3, [pc, #188]	; (800181c <HAL_UART_MspInit+0x140>)
 800175e:	220e      	movs	r2, #14
 8001760:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001762:	4b2e      	ldr	r3, [pc, #184]	; (800181c <HAL_UART_MspInit+0x140>)
 8001764:	2200      	movs	r2, #0
 8001766:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001768:	4b2c      	ldr	r3, [pc, #176]	; (800181c <HAL_UART_MspInit+0x140>)
 800176a:	2200      	movs	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800176e:	4b2b      	ldr	r3, [pc, #172]	; (800181c <HAL_UART_MspInit+0x140>)
 8001770:	2280      	movs	r2, #128	; 0x80
 8001772:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001774:	4b29      	ldr	r3, [pc, #164]	; (800181c <HAL_UART_MspInit+0x140>)
 8001776:	2200      	movs	r2, #0
 8001778:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800177a:	4b28      	ldr	r3, [pc, #160]	; (800181c <HAL_UART_MspInit+0x140>)
 800177c:	2200      	movs	r2, #0
 800177e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001780:	4b26      	ldr	r3, [pc, #152]	; (800181c <HAL_UART_MspInit+0x140>)
 8001782:	2200      	movs	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001786:	4b25      	ldr	r3, [pc, #148]	; (800181c <HAL_UART_MspInit+0x140>)
 8001788:	2200      	movs	r2, #0
 800178a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800178c:	4823      	ldr	r0, [pc, #140]	; (800181c <HAL_UART_MspInit+0x140>)
 800178e:	f001 fffd 	bl	800378c <HAL_DMA_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8001798:	f7ff fe9c 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a1f      	ldr	r2, [pc, #124]	; (800181c <HAL_UART_MspInit+0x140>)
 80017a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80017a4:	4a1d      	ldr	r2, [pc, #116]	; (800181c <HAL_UART_MspInit+0x140>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80017aa:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017ac:	4a1e      	ldr	r2, [pc, #120]	; (8001828 <HAL_UART_MspInit+0x14c>)
 80017ae:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80017b0:	4b1c      	ldr	r3, [pc, #112]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017b2:	220f      	movs	r2, #15
 80017b4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017b6:	4b1b      	ldr	r3, [pc, #108]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017b8:	2210      	movs	r2, #16
 80017ba:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017bc:	4b19      	ldr	r3, [pc, #100]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017c2:	4b18      	ldr	r3, [pc, #96]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017c4:	2280      	movs	r2, #128	; 0x80
 80017c6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017c8:	4b16      	ldr	r3, [pc, #88]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80017d4:	4b13      	ldr	r3, [pc, #76]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017da:	4b12      	ldr	r3, [pc, #72]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80017e0:	4810      	ldr	r0, [pc, #64]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017e2:	f001 ffd3 	bl	800378c <HAL_DMA_Init>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <HAL_UART_MspInit+0x114>
    {
      Error_Handler();
 80017ec:	f7ff fe72 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a0c      	ldr	r2, [pc, #48]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017f4:	67da      	str	r2, [r3, #124]	; 0x7c
 80017f6:	4a0b      	ldr	r2, [pc, #44]	; (8001824 <HAL_UART_MspInit+0x148>)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80017fc:	2200      	movs	r2, #0
 80017fe:	2105      	movs	r1, #5
 8001800:	2024      	movs	r0, #36	; 0x24
 8001802:	f001 ff9b 	bl	800373c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001806:	2024      	movs	r0, #36	; 0x24
 8001808:	f001 ffb2 	bl	8003770 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800180c:	bf00      	nop
 800180e:	3770      	adds	r7, #112	; 0x70
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40013800 	.word	0x40013800
 8001818:	48000400 	.word	0x48000400
 800181c:	20000258 	.word	0x20000258
 8001820:	40020008 	.word	0x40020008
 8001824:	200002b8 	.word	0x200002b8
 8001828:	4002001c 	.word	0x4002001c

0800182c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a0f      	ldr	r2, [pc, #60]	; (8001888 <HAL_PCD_MspInit+0x5c>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d118      	bne.n	8001880 <HAL_PCD_MspInit+0x54>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184e:	2001      	movs	r0, #1
 8001850:	f7ff fe45 	bl	80014de <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001854:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001858:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001862:	2300      	movs	r3, #0
 8001864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001866:	230a      	movs	r3, #10
 8001868:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186a:	f107 030c 	add.w	r3, r7, #12
 800186e:	4619      	mov	r1, r3
 8001870:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001874:	f002 fac8 	bl	8003e08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001878:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800187c:	f7ff fe48 	bl	8001510 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001880:	bf00      	nop
 8001882:	3720      	adds	r7, #32
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40006800 	.word	0x40006800

0800188c <LL_APB2_GRP1_EnableClock>:
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001894:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001898:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800189a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80018a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4013      	ands	r3, r2
 80018ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018b0:	68fb      	ldr	r3, [r7, #12]
}
 80018b2:	bf00      	nop
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08c      	sub	sp, #48	; 0x30
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80018c8:	2300      	movs	r3, #0
 80018ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	2019      	movs	r0, #25
 80018d6:	f001 ff31 	bl	800373c <HAL_NVIC_SetPriority>
  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80018da:	2019      	movs	r0, #25
 80018dc:	f001 ff48 	bl	8003770 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 80018e0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80018e4:	f7ff ffd2 	bl	800188c <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018e8:	f107 0208 	add.w	r2, r7, #8
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	4611      	mov	r1, r2
 80018f2:	4618      	mov	r0, r3
 80018f4:	f004 fabe 	bl	8005e74 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018f8:	f004 faa6 	bl	8005e48 <HAL_RCC_GetPCLK2Freq>
 80018fc:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001900:	4a12      	ldr	r2, [pc, #72]	; (800194c <HAL_InitTick+0x8c>)
 8001902:	fba2 2303 	umull	r2, r3, r2, r3
 8001906:	0c9b      	lsrs	r3, r3, #18
 8001908:	3b01      	subs	r3, #1
 800190a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 800190c:	4b10      	ldr	r3, [pc, #64]	; (8001950 <HAL_InitTick+0x90>)
 800190e:	4a11      	ldr	r2, [pc, #68]	; (8001954 <HAL_InitTick+0x94>)
 8001910:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8001912:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <HAL_InitTick+0x90>)
 8001914:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001918:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 800191a:	4a0d      	ldr	r2, [pc, #52]	; (8001950 <HAL_InitTick+0x90>)
 800191c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800191e:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8001920:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <HAL_InitTick+0x90>)
 8001922:	2200      	movs	r2, #0
 8001924:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_InitTick+0x90>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 800192c:	4808      	ldr	r0, [pc, #32]	; (8001950 <HAL_InitTick+0x90>)
 800192e:	f004 ffc0 	bl	80068b2 <HAL_TIM_Base_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d104      	bne.n	8001942 <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8001938:	4805      	ldr	r0, [pc, #20]	; (8001950 <HAL_InitTick+0x90>)
 800193a:	f005 f81b 	bl	8006974 <HAL_TIM_Base_Start_IT>
 800193e:	4603      	mov	r3, r0
 8001940:	e000      	b.n	8001944 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
}
 8001944:	4618      	mov	r0, r3
 8001946:	3730      	adds	r7, #48	; 0x30
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	431bde83 	.word	0x431bde83
 8001950:	20000768 	.word	0x20000768
 8001954:	40014400 	.word	0x40014400

08001958 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800195c:	e7fe      	b.n	800195c <NMI_Handler+0x4>

0800195e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195e:	b480      	push	{r7}
 8001960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001962:	e7fe      	b.n	8001962 <HardFault_Handler+0x4>

08001964 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001968:	e7fe      	b.n	8001968 <MemManage_Handler+0x4>

0800196a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800196e:	e7fe      	b.n	800196e <BusFault_Handler+0x4>

08001970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001974:	e7fe      	b.n	8001974 <UsageFault_Handler+0x4>

08001976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001988:	4802      	ldr	r0, [pc, #8]	; (8001994 <DMA1_Channel1_IRQHandler+0x10>)
 800198a:	f002 f8e0 	bl	8003b4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000258 	.word	0x20000258

08001998 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800199c:	4802      	ldr	r0, [pc, #8]	; (80019a8 <DMA1_Channel2_IRQHandler+0x10>)
 800199e:	f002 f8d6 	bl	8003b4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200002b8 	.word	0x200002b8

080019ac <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019b0:	4802      	ldr	r0, [pc, #8]	; (80019bc <DMA1_Channel3_IRQHandler+0x10>)
 80019b2:	f002 f8cc 	bl	8003b4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000110 	.word	0x20000110

080019c0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80019c4:	4802      	ldr	r0, [pc, #8]	; (80019d0 <ADC1_IRQHandler+0x10>)
 80019c6:	f000 fd7c 	bl	80024c2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	200000ac 	.word	0x200000ac

080019d4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80019da:	f005 f819 	bl	8006a10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20000768 	.word	0x20000768

080019e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <USART1_IRQHandler+0x10>)
 80019ee:	f005 fcef 	bl	80073d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	200001c4 	.word	0x200001c4

080019fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001a00:	4b24      	ldr	r3, [pc, #144]	; (8001a94 <SystemInit+0x98>)
 8001a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a06:	4a23      	ldr	r2, [pc, #140]	; (8001a94 <SystemInit+0x98>)
 8001a08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a1a:	f043 0301 	orr.w	r3, r3, #1
 8001a1e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001a20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a24:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001a28:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001a2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a34:	4b18      	ldr	r3, [pc, #96]	; (8001a98 <SystemInit+0x9c>)
 8001a36:	4013      	ands	r3, r2
 8001a38:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001a3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a46:	f023 0305 	bic.w	r3, r3, #5
 8001a4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001a4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a5a:	f023 0301 	bic.w	r3, r3, #1
 8001a5e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001a62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a66:	4a0d      	ldr	r2, [pc, #52]	; (8001a9c <SystemInit+0xa0>)
 8001a68:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001a6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a6e:	4a0b      	ldr	r2, [pc, #44]	; (8001a9c <SystemInit+0xa0>)
 8001a70:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a80:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001a82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a86:	2200      	movs	r2, #0
 8001a88:	619a      	str	r2, [r3, #24]
}
 8001a8a:	bf00      	nop
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000ed00 	.word	0xe000ed00
 8001a98:	faf6fefb 	.word	0xfaf6fefb
 8001a9c:	22041000 	.word	0x22041000

08001aa0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001aa0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aa4:	3304      	adds	r3, #4

08001aa6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aa6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aa8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001aaa:	d3f9      	bcc.n	8001aa0 <CopyDataInit>
  bx lr
 8001aac:	4770      	bx	lr

08001aae <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001aae:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001ab0:	3004      	adds	r0, #4

08001ab2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001ab2:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001ab4:	d3fb      	bcc.n	8001aae <FillZerobss>
  bx lr
 8001ab6:	4770      	bx	lr

08001ab8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ab8:	480c      	ldr	r0, [pc, #48]	; (8001aec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001aba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001abc:	f7ff ff9e 	bl	80019fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001ac0:	480b      	ldr	r0, [pc, #44]	; (8001af0 <LoopForever+0x6>)
 8001ac2:	490c      	ldr	r1, [pc, #48]	; (8001af4 <LoopForever+0xa>)
 8001ac4:	4a0c      	ldr	r2, [pc, #48]	; (8001af8 <LoopForever+0xe>)
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f7ff ffed 	bl	8001aa6 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001acc:	480b      	ldr	r0, [pc, #44]	; (8001afc <LoopForever+0x12>)
 8001ace:	490c      	ldr	r1, [pc, #48]	; (8001b00 <LoopForever+0x16>)
 8001ad0:	4a0c      	ldr	r2, [pc, #48]	; (8001b04 <LoopForever+0x1a>)
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f7ff ffe7 	bl	8001aa6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001ad8:	480b      	ldr	r0, [pc, #44]	; (8001b08 <LoopForever+0x1e>)
 8001ada:	490c      	ldr	r1, [pc, #48]	; (8001b0c <LoopForever+0x22>)
 8001adc:	2300      	movs	r3, #0
 8001ade:	f7ff ffe8 	bl	8001ab2 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ae2:	f00d fd4d 	bl	800f580 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001ae6:	f7ff fa0f 	bl	8000f08 <main>

08001aea <LoopForever>:

LoopForever:
  b LoopForever
 8001aea:	e7fe      	b.n	8001aea <LoopForever>
  ldr   r0, =_estack
 8001aec:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001af0:	20000008 	.word	0x20000008
 8001af4:	20000060 	.word	0x20000060
 8001af8:	0800f8a0 	.word	0x0800f8a0
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001afc:	20030000 	.word	0x20030000
 8001b00:	20030000 	.word	0x20030000
 8001b04:	0800f8f8 	.word	0x0800f8f8
  INIT_BSS _sbss, _ebss
 8001b08:	20000060 	.word	0x20000060
 8001b0c:	2000251c 	.word	0x2000251c

08001b10 <AES1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b10:	e7fe      	b.n	8001b10 <AES1_IRQHandler>
	...

08001b14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <HAL_Init+0x3c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a0b      	ldr	r2, [pc, #44]	; (8001b50 <HAL_Init+0x3c>)
 8001b24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b28:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b2a:	2003      	movs	r0, #3
 8001b2c:	f001 fdfb 	bl	8003726 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b30:	200f      	movs	r0, #15
 8001b32:	f7ff fec5 	bl	80018c0 <HAL_InitTick>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d002      	beq.n	8001b42 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	71fb      	strb	r3, [r7, #7]
 8001b40:	e001      	b.n	8001b46 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b42:	f7ff fd17 	bl	8001574 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b46:	79fb      	ldrb	r3, [r7, #7]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	58004000 	.word	0x58004000

08001b54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_IncTick+0x20>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <HAL_IncTick+0x24>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	4a04      	ldr	r2, [pc, #16]	; (8001b78 <HAL_IncTick+0x24>)
 8001b66:	6013      	str	r3, [r2, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	20000058 	.word	0x20000058
 8001b78:	200007b4 	.word	0x200007b4

08001b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b80:	4b03      	ldr	r3, [pc, #12]	; (8001b90 <HAL_GetTick+0x14>)
 8001b82:	681b      	ldr	r3, [r3, #0]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	200007b4 	.word	0x200007b4

08001b94 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001b98:	4b03      	ldr	r3, [pc, #12]	; (8001ba8 <HAL_GetTickPrio+0x14>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	20000054 	.word	0x20000054

08001bac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb4:	f7ff ffe2 	bl	8001b7c <HAL_GetTick>
 8001bb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc4:	d005      	beq.n	8001bd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <HAL_Delay+0x44>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4413      	add	r3, r2
 8001bd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bd2:	bf00      	nop
 8001bd4:	f7ff ffd2 	bl	8001b7c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d8f7      	bhi.n	8001bd4 <HAL_Delay+0x28>
  {
  }
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000058 	.word	0x20000058

08001bf4 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
 8001c22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	609a      	str	r2, [r3, #8]
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b087      	sub	sp, #28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
 8001c68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	3360      	adds	r3, #96	; 0x60
 8001c6e:	461a      	mov	r2, r3
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <LL_ADC_SetOffset+0x44>)
 8001c7e:	4013      	ands	r3, r2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c94:	bf00      	nop
 8001c96:	371c      	adds	r7, #28
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	03fff000 	.word	0x03fff000

08001ca4 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3360      	adds	r3, #96	; 0x60
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	4413      	add	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	3360      	adds	r3, #96	; 0x60
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001cfa:	bf00      	nop
 8001cfc:	371c      	adds	r7, #28
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e000      	b.n	8001d20 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001d1e:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3330      	adds	r3, #48	; 0x30
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	0a1b      	lsrs	r3, r3, #8
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	4413      	add	r3, r2
 8001d4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	f003 031f 	and.w	r3, r3, #31
 8001d56:	211f      	movs	r1, #31
 8001d58:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	401a      	ands	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	0e9b      	lsrs	r3, r3, #26
 8001d64:	f003 011f 	and.w	r1, r3, #31
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	f003 031f 	and.w	r3, r3, #31
 8001d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d72:	431a      	orrs	r2, r3
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
#else
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f003 0303 	and.w	r3, r3, #3
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d101      	bne.n	8001db8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001db4:	2301      	movs	r3, #1
 8001db6:	e000      	b.n	8001dba <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b087      	sub	sp, #28
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	60f8      	str	r0, [r7, #12]
 8001dce:	60b9      	str	r1, [r7, #8]
 8001dd0:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	3314      	adds	r3, #20
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	0e5b      	lsrs	r3, r3, #25
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	4413      	add	r3, r2
 8001de4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	0d1b      	lsrs	r3, r3, #20
 8001dee:	f003 031f 	and.w	r3, r3, #31
 8001df2:	2107      	movs	r1, #7
 8001df4:	fa01 f303 	lsl.w	r3, r1, r3
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	401a      	ands	r2, r3
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	0d1b      	lsrs	r3, r3, #20
 8001e00:	f003 031f 	and.w	r3, r3, #31
 8001e04:	6879      	ldr	r1, [r7, #4]
 8001e06:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0a:	431a      	orrs	r2, r3
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8001e10:	bf00      	nop
 8001e12:	371c      	adds	r7, #28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e34:	43db      	mvns	r3, r3
 8001e36:	401a      	ands	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f003 0318 	and.w	r3, r3, #24
 8001e3e:	4908      	ldr	r1, [pc, #32]	; (8001e60 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001e40:	40d9      	lsrs	r1, r3
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	400b      	ands	r3, r1
 8001e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001e52:	bf00      	nop
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	0007ffff 	.word	0x0007ffff

08001e64 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001e74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6093      	str	r3, [r2, #8]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e9c:	d101      	bne.n	8001ea2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e000      	b.n	8001ea4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001ec0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ec4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001eec:	d101      	bne.n	8001ef2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e000      	b.n	8001ef4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f14:	f043 0201 	orr.w	r2, r3, #1
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f3c:	f043 0202 	orr.w	r2, r3, #2
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001f44:	bf00      	nop
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d101      	bne.n	8001f68 <LL_ADC_IsEnabled+0x18>
 8001f64:	2301      	movs	r3, #1
 8001f66:	e000      	b.n	8001f6a <LL_ADC_IsEnabled+0x1a>
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d101      	bne.n	8001f8e <LL_ADC_IsDisableOngoing+0x18>
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e000      	b.n	8001f90 <LL_ADC_IsDisableOngoing+0x1a>
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001fac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fb0:	f043 0204 	orr.w	r2, r3, #4
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001fd4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fd8:	f043 0210 	orr.w	r2, r3, #16
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f003 0304 	and.w	r3, r3, #4
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d101      	bne.n	8002004 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002022:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002026:	f043 0220 	orr.w	r2, r3, #32
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b08      	cmp	r3, #8
 800204c:	d101      	bne.n	8002052 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002068:	2300      	movs	r3, #0
 800206a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 800206c:	2300      	movs	r3, #0
 800206e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002070:	2300      	movs	r3, #0
 8002072:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d101      	bne.n	800207e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e12e      	b.n	80022dc <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002088:	2b00      	cmp	r3, #0
 800208a:	d109      	bne.n	80020a0 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff fa7b 	bl	8001588 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff feef 	bl	8001e88 <LL_ADC_IsDeepPowerDownEnabled>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d004      	beq.n	80020ba <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff fed5 	bl	8001e64 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff ff0a 	bl	8001ed8 <LL_ADC_IsInternalRegulatorEnabled>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d115      	bne.n	80020f6 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff feee 	bl	8001eb0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020d4:	4b83      	ldr	r3, [pc, #524]	; (80022e4 <HAL_ADC_Init+0x284>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	099b      	lsrs	r3, r3, #6
 80020da:	4a83      	ldr	r2, [pc, #524]	; (80022e8 <HAL_ADC_Init+0x288>)
 80020dc:	fba2 2303 	umull	r2, r3, r2, r3
 80020e0:	099b      	lsrs	r3, r3, #6
 80020e2:	3301      	adds	r3, #1
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020e8:	e002      	b.n	80020f0 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	3b01      	subs	r3, #1
 80020ee:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d1f9      	bne.n	80020ea <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff feec 	bl	8001ed8 <LL_ADC_IsInternalRegulatorEnabled>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10d      	bne.n	8002122 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800210a:	f043 0210 	orr.w	r2, r3, #16
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002116:	f043 0201 	orr.w	r2, r3, #1
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff ff60 	bl	8001fec <LL_ADC_REG_IsConversionOngoing>
 800212c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002132:	f003 0310 	and.w	r3, r3, #16
 8002136:	2b00      	cmp	r3, #0
 8002138:	f040 80c7 	bne.w	80022ca <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	2b00      	cmp	r3, #0
 8002140:	f040 80c3 	bne.w	80022ca <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002148:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800214c:	f043 0202 	orr.w	r2, r3, #2
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff fef9 	bl	8001f50 <LL_ADC_IsEnabled>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10b      	bne.n	800217c <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002164:	4861      	ldr	r0, [pc, #388]	; (80022ec <HAL_ADC_Init+0x28c>)
 8002166:	f7ff fef3 	bl	8001f50 <LL_ADC_IsEnabled>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d105      	bne.n	800217c <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	4619      	mov	r1, r3
 8002176:	485e      	ldr	r0, [pc, #376]	; (80022f0 <HAL_ADC_Init+0x290>)
 8002178:	f7ff fd3c 	bl	8001bf4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	7e5b      	ldrb	r3, [r3, #25]
 8002180:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002186:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800218c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002192:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 3020 	ldrb.w	r3, [r3, #32]
 800219a:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 800219c:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d106      	bne.n	80021bc <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b2:	3b01      	subs	r3, #1
 80021b4:	045b      	lsls	r3, r3, #17
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d009      	beq.n	80021d8 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	4b45      	ldr	r3, [pc, #276]	; (80022f4 <HAL_ADC_Init+0x294>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6812      	ldr	r2, [r2, #0]
 80021e6:	69b9      	ldr	r1, [r7, #24]
 80021e8:	430b      	orrs	r3, r1
 80021ea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fefb 	bl	8001fec <LL_ADC_REG_IsConversionOngoing>
 80021f6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff ff1c 	bl	800203a <LL_ADC_INJ_IsConversionOngoing>
 8002202:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d13d      	bne.n	8002286 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d13a      	bne.n	8002286 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002214:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800221c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800221e:	4313      	orrs	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800222c:	f023 0302 	bic.w	r3, r3, #2
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	6812      	ldr	r2, [r2, #0]
 8002234:	69b9      	ldr	r1, [r7, #24]
 8002236:	430b      	orrs	r3, r1
 8002238:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002240:	2b01      	cmp	r3, #1
 8002242:	d118      	bne.n	8002276 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800224e:	f023 0304 	bic.w	r3, r3, #4
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800225a:	4311      	orrs	r1, r2
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002260:	4311      	orrs	r1, r2
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002266:	430a      	orrs	r2, r1
 8002268:	431a      	orrs	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f042 0201 	orr.w	r2, r2, #1
 8002272:	611a      	str	r2, [r3, #16]
 8002274:	e007      	b.n	8002286 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	691a      	ldr	r2, [r3, #16]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0201 	bic.w	r2, r2, #1
 8002284:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d10c      	bne.n	80022a8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002294:	f023 010f 	bic.w	r1, r3, #15
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	1e5a      	subs	r2, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	631a      	str	r2, [r3, #48]	; 0x30
 80022a6:	e007      	b.n	80022b8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 020f 	bic.w	r2, r2, #15
 80022b6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022bc:	f023 0303 	bic.w	r3, r3, #3
 80022c0:	f043 0201 	orr.w	r2, r3, #1
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	655a      	str	r2, [r3, #84]	; 0x54
 80022c8:	e007      	b.n	80022da <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ce:	f043 0210 	orr.w	r2, r3, #16
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80022da:	7ffb      	ldrb	r3, [r7, #31]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3720      	adds	r7, #32
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000050 	.word	0x20000050
 80022e8:	053e2d63 	.word	0x053e2d63
 80022ec:	50040000 	.word	0x50040000
 80022f0:	50040300 	.word	0x50040300
 80022f4:	fff0c007 	.word	0xfff0c007

080022f8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff fe6f 	bl	8001fec <LL_ADC_REG_IsConversionOngoing>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d167      	bne.n	80023e4 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800231a:	2b01      	cmp	r3, #1
 800231c:	d101      	bne.n	8002322 <HAL_ADC_Start_DMA+0x2a>
 800231e:	2302      	movs	r3, #2
 8002320:	e063      	b.n	80023ea <HAL_ADC_Start_DMA+0xf2>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2201      	movs	r2, #1
 8002326:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800232a:	68f8      	ldr	r0, [r7, #12]
 800232c:	f000 ff20 	bl	8003170 <ADC_Enable>
 8002330:	4603      	mov	r3, r0
 8002332:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002334:	7dfb      	ldrb	r3, [r7, #23]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d14f      	bne.n	80023da <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800233e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002342:	f023 0301 	bic.w	r3, r3, #1
 8002346:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	655a      	str	r2, [r3, #84]	; 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002352:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d006      	beq.n	8002368 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800235e:	f023 0206 	bic.w	r2, r3, #6
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	659a      	str	r2, [r3, #88]	; 0x58
 8002366:	e002      	b.n	800236e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002372:	4a20      	ldr	r2, [pc, #128]	; (80023f4 <HAL_ADC_Start_DMA+0xfc>)
 8002374:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237a:	4a1f      	ldr	r2, [pc, #124]	; (80023f8 <HAL_ADC_Start_DMA+0x100>)
 800237c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002382:	4a1e      	ldr	r2, [pc, #120]	; (80023fc <HAL_ADC_Start_DMA+0x104>)
 8002384:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	221c      	movs	r2, #28
 800238c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685a      	ldr	r2, [r3, #4]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f042 0210 	orr.w	r2, r2, #16
 80023a4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68da      	ldr	r2, [r3, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f042 0201 	orr.w	r2, r2, #1
 80023b4:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	3340      	adds	r3, #64	; 0x40
 80023c0:	4619      	mov	r1, r3
 80023c2:	68ba      	ldr	r2, [r7, #8]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f001 fa89 	bl	80038dc <HAL_DMA_Start_IT>
 80023ca:	4603      	mov	r3, r0
 80023cc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fde2 	bl	8001f9c <LL_ADC_REG_StartConversion>
 80023d8:	e006      	b.n	80023e8 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80023e2:	e001      	b.n	80023e8 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023e4:	2302      	movs	r3, #2
 80023e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80023e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3718      	adds	r7, #24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	08003323 	.word	0x08003323
 80023f8:	080033fb 	.word	0x080033fb
 80023fc:	08003417 	.word	0x08003417

08002400 <HAL_ADC_Stop_DMA>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800240e:	2b01      	cmp	r3, #1
 8002410:	d101      	bne.n	8002416 <HAL_ADC_Stop_DMA+0x16>
 8002412:	2302      	movs	r3, #2
 8002414:	e051      	b.n	80024ba <HAL_ADC_Stop_DMA+0xba>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2201      	movs	r2, #1
 800241a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
#if defined(ADC_SUPPORT_2_5_MSPS)
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800241e:	2103      	movs	r1, #3
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 fde9 	bl	8002ff8 <ADC_ConversionStop>
 8002426:	4603      	mov	r3, r0
 8002428:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d13f      	bne.n	80024b0 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f022 0201 	bic.w	r2, r2, #1
 800243e:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002444:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002448:	b2db      	uxtb	r3, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d10f      	bne.n	800246e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002452:	4618      	mov	r0, r3
 8002454:	f001 fabd 	bl	80039d2 <HAL_DMA_Abort>
 8002458:	4603      	mov	r3, r0
 800245a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d005      	beq.n	800246e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002466:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f022 0210 	bic.w	r2, r2, #16
 800247c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d105      	bne.n	8002490 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 feed 	bl	8003264 <ADC_Disable>
 800248a:	4603      	mov	r3, r0
 800248c:	73fb      	strb	r3, [r7, #15]
 800248e:	e002      	b.n	8002496 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f000 fee7 	bl	8003264 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d109      	bne.n	80024b0 <HAL_ADC_Stop_DMA+0xb0>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80024a4:	f023 0301 	bic.w	r3, r3, #1
 80024a8:	f043 0201 	orr.w	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b088      	sub	sp, #32
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80024ca:	2300      	movs	r3, #0
 80024cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	f003 0302 	and.w	r3, r3, #2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d017      	beq.n	8002518 <HAL_ADC_IRQHandler+0x56>
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d012      	beq.n	8002518 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f6:	f003 0310 	and.w	r3, r3, #16
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d105      	bne.n	800250a <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002502:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f001 f854 	bl	80035b8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2202      	movs	r2, #2
 8002516:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	2b00      	cmp	r3, #0
 8002520:	d004      	beq.n	800252c <HAL_ADC_IRQHandler+0x6a>
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	2b00      	cmp	r3, #0
 800252a:	d109      	bne.n	8002540 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002532:	2b00      	cmp	r3, #0
 8002534:	d05d      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x130>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	f003 0308 	and.w	r3, r3, #8
 800253c:	2b00      	cmp	r3, #0
 800253e:	d058      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x130>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002544:	f003 0310 	and.w	r3, r3, #16
 8002548:	2b00      	cmp	r3, #0
 800254a:	d105      	bne.n	8002558 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002550:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff fbd2 	bl	8001d06 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d03d      	beq.n	80025e4 <HAL_ADC_IRQHandler+0x122>
    {
      /* Carry on if continuous mode is disabled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
      if (READ_BIT (hadc->Instance->CFGR1, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
#else
      if (READ_BIT (hadc->Instance->CFGR, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002576:	d035      	beq.n	80025e4 <HAL_ADC_IRQHandler+0x122>
#endif /* ADC_SUPPORT_2_5_MSPS */
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	2b08      	cmp	r3, #8
 8002584:	d12e      	bne.n	80025e4 <HAL_ADC_IRQHandler+0x122>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff fd2e 	bl	8001fec <LL_ADC_REG_IsConversionOngoing>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d11a      	bne.n	80025cc <HAL_ADC_IRQHandler+0x10a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 020c 	bic.w	r2, r2, #12
 80025a4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d112      	bne.n	80025e4 <HAL_ADC_IRQHandler+0x122>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c2:	f043 0201 	orr.w	r2, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	655a      	str	r2, [r3, #84]	; 0x54
 80025ca:	e00b      	b.n	80025e4 <HAL_ADC_IRQHandler+0x122>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025d0:	f043 0210 	orr.w	r2, r3, #16
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025dc:	f043 0201 	orr.w	r2, r3, #1
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7fe fb33 	bl	8000c50 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	220c      	movs	r2, #12
 80025f0:	601a      	str	r2, [r3, #0]

#if  defined(ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	f003 0320 	and.w	r3, r3, #32
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d004      	beq.n	8002606 <HAL_ADC_IRQHandler+0x144>
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	f003 0320 	and.w	r3, r3, #32
 8002602:	2b00      	cmp	r3, #0
 8002604:	d109      	bne.n	800261a <HAL_ADC_IRQHandler+0x158>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800260c:	2b00      	cmp	r3, #0
 800260e:	d074      	beq.n	80026fa <HAL_ADC_IRQHandler+0x238>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002616:	2b00      	cmp	r3, #0
 8002618:	d06f      	beq.n	80026fa <HAL_ADC_IRQHandler+0x238>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800261e:	f003 0310 	and.w	r3, r3, #16
 8002622:	2b00      	cmp	r3, #0
 8002624:	d105      	bne.n	8002632 <HAL_ADC_IRQHandler+0x170>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800262a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff fbb2 	bl	8001da0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800263c:	6138      	str	r0, [r7, #16]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fb5f 	bl	8001d06 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002648:	60f8      	str	r0, [r7, #12]
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	60bb      	str	r3, [r7, #8]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d049      	beq.n	80026ec <HAL_ADC_IRQHandler+0x22a>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d007      	beq.n	8002672 <HAL_ADC_IRQHandler+0x1b0>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d041      	beq.n	80026ec <HAL_ADC_IRQHandler+0x22a>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800266e:	2b00      	cmp	r3, #0
 8002670:	d13c      	bne.n	80026ec <HAL_ADC_IRQHandler+0x22a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800267c:	2b40      	cmp	r3, #64	; 0x40
 800267e:	d135      	bne.n	80026ec <HAL_ADC_IRQHandler+0x22a>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM) == 0UL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d12e      	bne.n	80026ec <HAL_ADC_IRQHandler+0x22a>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fcd1 	bl	800203a <LL_ADC_INJ_IsConversionOngoing>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d11a      	bne.n	80026d4 <HAL_ADC_IRQHandler+0x212>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80026ac:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d112      	bne.n	80026ec <HAL_ADC_IRQHandler+0x22a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ca:	f043 0201 	orr.w	r2, r3, #1
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	655a      	str	r2, [r3, #84]	; 0x54
 80026d2:	e00b      	b.n	80026ec <HAL_ADC_IRQHandler+0x22a>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d8:	f043 0210 	orr.w	r2, r3, #16
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026e4:	f043 0201 	orr.w	r2, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 ff3b 	bl	8003568 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2260      	movs	r2, #96	; 0x60
 80026f8:	601a      	str	r2, [r3, #0]
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002700:	2b00      	cmp	r3, #0
 8002702:	d011      	beq.n	8002728 <HAL_ADC_IRQHandler+0x266>
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00c      	beq.n	8002728 <HAL_ADC_IRQHandler+0x266>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002712:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f891 	bl	8002842 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2280      	movs	r2, #128	; 0x80
 8002726:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800272e:	2b00      	cmp	r3, #0
 8002730:	d012      	beq.n	8002758 <HAL_ADC_IRQHandler+0x296>
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00d      	beq.n	8002758 <HAL_ADC_IRQHandler+0x296>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002740:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 ff21 	bl	8003590 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002756:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800275e:	2b00      	cmp	r3, #0
 8002760:	d012      	beq.n	8002788 <HAL_ADC_IRQHandler+0x2c6>
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002768:	2b00      	cmp	r3, #0
 800276a:	d00d      	beq.n	8002788 <HAL_ADC_IRQHandler+0x2c6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002770:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 ff13 	bl	80035a4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002786:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	f003 0310 	and.w	r3, r3, #16
 800278e:	2b00      	cmp	r3, #0
 8002790:	d02b      	beq.n	80027ea <HAL_ADC_IRQHandler+0x328>
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	f003 0310 	and.w	r3, r3, #16
 8002798:	2b00      	cmp	r3, #0
 800279a:	d026      	beq.n	80027ea <HAL_ADC_IRQHandler+0x328>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d102      	bne.n	80027aa <HAL_ADC_IRQHandler+0x2e8>
    {
      overrun_error = 1UL;
 80027a4:	2301      	movs	r3, #1
 80027a6:	61fb      	str	r3, [r7, #28]
 80027a8:	e009      	b.n	80027be <HAL_ADC_IRQHandler+0x2fc>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fae8 	bl	8001d84 <LL_ADC_REG_GetDMATransfer>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <HAL_ADC_IRQHandler+0x2fc>
      {
        overrun_error = 1UL;
 80027ba:	2301      	movs	r3, #1
 80027bc:	61fb      	str	r3, [r7, #28]
      }
    }

    if (overrun_error == 1UL)
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d10e      	bne.n	80027e2 <HAL_ADC_IRQHandler+0x320>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d4:	f043 0202 	orr.w	r2, r3, #2
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f83a 	bl	8002856 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2210      	movs	r2, #16
 80027e8:	601a      	str	r2, [r3, #0]

#if  defined(ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d018      	beq.n	8002826 <HAL_ADC_IRQHandler+0x364>
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d013      	beq.n	8002826 <HAL_ADC_IRQHandler+0x364>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002802:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280e:	f043 0208 	orr.w	r2, r3, #8
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800281e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 feab 	bl	800357c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

}
 8002826:	bf00      	nop
 8002828:	3720      	adds	r7, #32
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr

08002842 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002856:	b480      	push	{r7}
 8002858:	b083      	sub	sp, #12
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
	...

0800286c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b0b6      	sub	sp, #216	; 0xd8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_ADC_ConfigChannel+0x22>
 800288a:	2302      	movs	r3, #2
 800288c:	e39f      	b.n	8002fce <HAL_ADC_ConfigChannel+0x762>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff fba6 	bl	8001fec <LL_ADC_REG_IsConversionOngoing>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f040 8384 	bne.w	8002fb0 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6818      	ldr	r0, [r3, #0]
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	6859      	ldr	r1, [r3, #4]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	461a      	mov	r2, r3
 80028b6:	f7ff fa39 	bl	8001d2c <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fb94 	bl	8001fec <LL_ADC_REG_IsConversionOngoing>
 80028c4:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff fbb4 	bl	800203a <LL_ADC_INJ_IsConversionOngoing>
 80028d2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028d6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f040 81a6 	bne.w	8002c2c <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f040 81a1 	bne.w	8002c2c <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6818      	ldr	r0, [r3, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	6819      	ldr	r1, [r3, #0]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	461a      	mov	r2, r3
 80028f8:	f7ff fa65 	bl	8001dc6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	695a      	ldr	r2, [r3, #20]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	08db      	lsrs	r3, r3, #3
 8002908:	f003 0303 	and.w	r3, r3, #3
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b04      	cmp	r3, #4
 800291c:	d00a      	beq.n	8002934 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6818      	ldr	r0, [r3, #0]
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	6919      	ldr	r1, [r3, #16]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800292e:	f7ff f995 	bl	8001c5c <LL_ADC_SetOffset>
 8002932:	e17b      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2100      	movs	r1, #0
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff f9b2 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002940:	4603      	mov	r3, r0
 8002942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10a      	bne.n	8002960 <HAL_ADC_ConfigChannel+0xf4>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2100      	movs	r1, #0
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff f9a7 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002956:	4603      	mov	r3, r0
 8002958:	0e9b      	lsrs	r3, r3, #26
 800295a:	f003 021f 	and.w	r2, r3, #31
 800295e:	e01e      	b.n	800299e <HAL_ADC_ConfigChannel+0x132>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2100      	movs	r1, #0
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff f99c 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 800296c:	4603      	mov	r3, r0
 800296e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002972:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002976:	fa93 f3a3 	rbit	r3, r3
 800297a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800297e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002982:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002986:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 800298e:	2320      	movs	r3, #32
 8002990:	e004      	b.n	800299c <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8002992:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002996:	fab3 f383 	clz	r3, r3
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d105      	bne.n	80029b6 <HAL_ADC_ConfigChannel+0x14a>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	0e9b      	lsrs	r3, r3, #26
 80029b0:	f003 031f 	and.w	r3, r3, #31
 80029b4:	e018      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x17c>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029c2:	fa93 f3a3 	rbit	r3, r3
 80029c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80029ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80029d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 80029da:	2320      	movs	r3, #32
 80029dc:	e004      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 80029de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d106      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2200      	movs	r2, #0
 80029f2:	2100      	movs	r1, #0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff f96b 	bl	8001cd0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2101      	movs	r1, #1
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff f94f 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002a06:	4603      	mov	r3, r0
 8002a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d10a      	bne.n	8002a26 <HAL_ADC_ConfigChannel+0x1ba>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2101      	movs	r1, #1
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff f944 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	0e9b      	lsrs	r3, r3, #26
 8002a20:	f003 021f 	and.w	r2, r3, #31
 8002a24:	e01e      	b.n	8002a64 <HAL_ADC_ConfigChannel+0x1f8>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff f939 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002a32:	4603      	mov	r3, r0
 8002a34:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a3c:	fa93 f3a3 	rbit	r3, r3
 8002a40:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a44:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8002a54:	2320      	movs	r3, #32
 8002a56:	e004      	b.n	8002a62 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8002a58:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a5c:	fab3 f383 	clz	r3, r3
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	461a      	mov	r2, r3
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d105      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x210>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	0e9b      	lsrs	r3, r3, #26
 8002a76:	f003 031f 	and.w	r3, r3, #31
 8002a7a:	e018      	b.n	8002aae <HAL_ADC_ConfigChannel+0x242>
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a88:	fa93 f3a3 	rbit	r3, r3
 8002a8c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a90:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a98:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8002aa0:	2320      	movs	r3, #32
 8002aa2:	e004      	b.n	8002aae <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8002aa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002aa8:	fab3 f383 	clz	r3, r3
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d106      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2101      	movs	r1, #1
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff f908 	bl	8001cd0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2102      	movs	r1, #2
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7ff f8ec 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002acc:	4603      	mov	r3, r0
 8002ace:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10a      	bne.n	8002aec <HAL_ADC_ConfigChannel+0x280>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2102      	movs	r1, #2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff f8e1 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	0e9b      	lsrs	r3, r3, #26
 8002ae6:	f003 021f 	and.w	r2, r3, #31
 8002aea:	e01e      	b.n	8002b2a <HAL_ADC_ConfigChannel+0x2be>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2102      	movs	r1, #2
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff f8d6 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002af8:	4603      	mov	r3, r0
 8002afa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b02:	fa93 f3a3 	rbit	r3, r3
 8002b06:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002b0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002b12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8002b1a:	2320      	movs	r3, #32
 8002b1c:	e004      	b.n	8002b28 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8002b1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b22:	fab3 f383 	clz	r3, r3
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	461a      	mov	r2, r3
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d105      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x2d6>
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	0e9b      	lsrs	r3, r3, #26
 8002b3c:	f003 031f 	and.w	r3, r3, #31
 8002b40:	e016      	b.n	8002b70 <HAL_ADC_ConfigChannel+0x304>
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b4e:	fa93 f3a3 	rbit	r3, r3
 8002b52:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b54:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b56:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8002b62:	2320      	movs	r3, #32
 8002b64:	e004      	b.n	8002b70 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8002b66:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b6a:	fab3 f383 	clz	r3, r3
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d106      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2102      	movs	r1, #2
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff f8a7 	bl	8001cd0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2103      	movs	r1, #3
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff f88b 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10a      	bne.n	8002bae <HAL_ADC_ConfigChannel+0x342>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2103      	movs	r1, #3
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff f880 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	0e9b      	lsrs	r3, r3, #26
 8002ba8:	f003 021f 	and.w	r2, r3, #31
 8002bac:	e017      	b.n	8002bde <HAL_ADC_ConfigChannel+0x372>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2103      	movs	r1, #3
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff f875 	bl	8001ca4 <LL_ADC_GetOffsetChannel>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bc0:	fa93 f3a3 	rbit	r3, r3
 8002bc4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002bc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bc8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002bca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8002bd0:	2320      	movs	r3, #32
 8002bd2:	e003      	b.n	8002bdc <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8002bd4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bd6:	fab3 f383 	clz	r3, r3
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	461a      	mov	r2, r3
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d105      	bne.n	8002bf6 <HAL_ADC_ConfigChannel+0x38a>
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	0e9b      	lsrs	r3, r3, #26
 8002bf0:	f003 031f 	and.w	r3, r3, #31
 8002bf4:	e011      	b.n	8002c1a <HAL_ADC_ConfigChannel+0x3ae>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bfe:	fa93 f3a3 	rbit	r3, r3
 8002c02:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002c04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c06:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8002c0e:	2320      	movs	r3, #32
 8002c10:	e003      	b.n	8002c1a <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8002c12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c14:	fab3 f383 	clz	r3, r3
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d106      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2200      	movs	r2, #0
 8002c24:	2103      	movs	r1, #3
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff f852 	bl	8001cd0 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff f98d 	bl	8001f50 <LL_ADC_IsEnabled>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f040 81c2 	bne.w	8002fc2 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6818      	ldr	r0, [r3, #0]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	6819      	ldr	r1, [r3, #0]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	f7ff f8e6 	bl	8001e1c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	4a8e      	ldr	r2, [pc, #568]	; (8002e90 <HAL_ADC_ConfigChannel+0x624>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	f040 8130 	bne.w	8002ebc <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10b      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x418>
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	0e9b      	lsrs	r3, r3, #26
 8002c72:	3301      	adds	r3, #1
 8002c74:	f003 031f 	and.w	r3, r3, #31
 8002c78:	2b09      	cmp	r3, #9
 8002c7a:	bf94      	ite	ls
 8002c7c:	2301      	movls	r3, #1
 8002c7e:	2300      	movhi	r3, #0
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	e019      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x44c>
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c8c:	fa93 f3a3 	rbit	r3, r3
 8002c90:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c94:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8002c9c:	2320      	movs	r3, #32
 8002c9e:	e003      	b.n	8002ca8 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8002ca0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ca2:	fab3 f383 	clz	r3, r3
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	3301      	adds	r3, #1
 8002caa:	f003 031f 	and.w	r3, r3, #31
 8002cae:	2b09      	cmp	r3, #9
 8002cb0:	bf94      	ite	ls
 8002cb2:	2301      	movls	r3, #1
 8002cb4:	2300      	movhi	r3, #0
 8002cb6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d079      	beq.n	8002db0 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d107      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x46c>
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	0e9b      	lsrs	r3, r3, #26
 8002cce:	3301      	adds	r3, #1
 8002cd0:	069b      	lsls	r3, r3, #26
 8002cd2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cd6:	e015      	b.n	8002d04 <HAL_ADC_ConfigChannel+0x498>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ce0:	fa93 f3a3 	rbit	r3, r3
 8002ce4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002ce6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ce8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002cea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002cf0:	2320      	movs	r3, #32
 8002cf2:	e003      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002cf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	069b      	lsls	r3, r3, #26
 8002d00:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d109      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x4b8>
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	0e9b      	lsrs	r3, r3, #26
 8002d16:	3301      	adds	r3, #1
 8002d18:	f003 031f 	and.w	r3, r3, #31
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d22:	e017      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x4e8>
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d2c:	fa93 f3a3 	rbit	r3, r3
 8002d30:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002d32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d34:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8002d3c:	2320      	movs	r3, #32
 8002d3e:	e003      	b.n	8002d48 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8002d40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d42:	fab3 f383 	clz	r3, r3
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	3301      	adds	r3, #1
 8002d4a:	f003 031f 	and.w	r3, r3, #31
 8002d4e:	2101      	movs	r1, #1
 8002d50:	fa01 f303 	lsl.w	r3, r1, r3
 8002d54:	ea42 0103 	orr.w	r1, r2, r3
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d10a      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x50e>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	0e9b      	lsrs	r3, r3, #26
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	f003 021f 	and.w	r2, r3, #31
 8002d70:	4613      	mov	r3, r2
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	4413      	add	r3, r2
 8002d76:	051b      	lsls	r3, r3, #20
 8002d78:	e018      	b.n	8002dac <HAL_ADC_ConfigChannel+0x540>
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d82:	fa93 f3a3 	rbit	r3, r3
 8002d86:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002d92:	2320      	movs	r3, #32
 8002d94:	e003      	b.n	8002d9e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002d96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d98:	fab3 f383 	clz	r3, r3
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	3301      	adds	r3, #1
 8002da0:	f003 021f 	and.w	r2, r3, #31
 8002da4:	4613      	mov	r3, r2
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	4413      	add	r3, r2
 8002daa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dac:	430b      	orrs	r3, r1
 8002dae:	e080      	b.n	8002eb2 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d107      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x560>
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	0e9b      	lsrs	r3, r3, #26
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	069b      	lsls	r3, r3, #26
 8002dc6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dca:	e015      	b.n	8002df8 <HAL_ADC_ConfigChannel+0x58c>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd4:	fa93 f3a3 	rbit	r3, r3
 8002dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ddc:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8002de4:	2320      	movs	r3, #32
 8002de6:	e003      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8002de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dea:	fab3 f383 	clz	r3, r3
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	3301      	adds	r3, #1
 8002df2:	069b      	lsls	r3, r3, #26
 8002df4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d109      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x5ac>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	0e9b      	lsrs	r3, r3, #26
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	f003 031f 	and.w	r3, r3, #31
 8002e10:	2101      	movs	r1, #1
 8002e12:	fa01 f303 	lsl.w	r3, r1, r3
 8002e16:	e017      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x5dc>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	fa93 f3a3 	rbit	r3, r3
 8002e24:	61fb      	str	r3, [r7, #28]
  return result;
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d101      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8002e30:	2320      	movs	r3, #32
 8002e32:	e003      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8002e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	f003 031f 	and.w	r3, r3, #31
 8002e42:	2101      	movs	r1, #1
 8002e44:	fa01 f303 	lsl.w	r3, r1, r3
 8002e48:	ea42 0103 	orr.w	r1, r2, r3
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d10d      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x608>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	0e9b      	lsrs	r3, r3, #26
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f003 021f 	and.w	r2, r3, #31
 8002e64:	4613      	mov	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	4413      	add	r3, r2
 8002e6a:	3b1e      	subs	r3, #30
 8002e6c:	051b      	lsls	r3, r3, #20
 8002e6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e72:	e01d      	b.n	8002eb0 <HAL_ADC_ConfigChannel+0x644>
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	fa93 f3a3 	rbit	r3, r3
 8002e80:	613b      	str	r3, [r7, #16]
  return result;
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d103      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8002e8c:	2320      	movs	r3, #32
 8002e8e:	e005      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x630>
 8002e90:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	fab3 f383 	clz	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	f003 021f 	and.w	r2, r3, #31
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4413      	add	r3, r2
 8002ea8:	3b1e      	subs	r3, #30
 8002eaa:	051b      	lsls	r3, r3, #20
 8002eac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eb0:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	f7fe ff85 	bl	8001dc6 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	4b45      	ldr	r3, [pc, #276]	; (8002fd8 <HAL_ADC_ConfigChannel+0x76c>)
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d07c      	beq.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ec8:	4844      	ldr	r0, [pc, #272]	; (8002fdc <HAL_ADC_ConfigChannel+0x770>)
 8002eca:	f7fe feb9 	bl	8001c40 <LL_ADC_GetCommonPathInternalCh>
 8002ece:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ed2:	4843      	ldr	r0, [pc, #268]	; (8002fe0 <HAL_ADC_ConfigChannel+0x774>)
 8002ed4:	f7ff f83c 	bl	8001f50 <LL_ADC_IsEnabled>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d15e      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a40      	ldr	r2, [pc, #256]	; (8002fe4 <HAL_ADC_ConfigChannel+0x778>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d127      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x6cc>
 8002ee8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002eec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d121      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a39      	ldr	r2, [pc, #228]	; (8002fe0 <HAL_ADC_ConfigChannel+0x774>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d161      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002efe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f02:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f06:	4619      	mov	r1, r3
 8002f08:	4834      	ldr	r0, [pc, #208]	; (8002fdc <HAL_ADC_ConfigChannel+0x770>)
 8002f0a:	f7fe fe86 	bl	8001c1a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f0e:	4b36      	ldr	r3, [pc, #216]	; (8002fe8 <HAL_ADC_ConfigChannel+0x77c>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	099b      	lsrs	r3, r3, #6
 8002f14:	4a35      	ldr	r2, [pc, #212]	; (8002fec <HAL_ADC_ConfigChannel+0x780>)
 8002f16:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1a:	099b      	lsrs	r3, r3, #6
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	4613      	mov	r3, r2
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	4413      	add	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002f28:	e002      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f9      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f36:	e044      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a2c      	ldr	r2, [pc, #176]	; (8002ff0 <HAL_ADC_ConfigChannel+0x784>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d113      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x6fe>
 8002f42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10d      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a23      	ldr	r2, [pc, #140]	; (8002fe0 <HAL_ADC_ConfigChannel+0x774>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d134      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002f58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f5c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f60:	4619      	mov	r1, r3
 8002f62:	481e      	ldr	r0, [pc, #120]	; (8002fdc <HAL_ADC_ConfigChannel+0x770>)
 8002f64:	f7fe fe59 	bl	8001c1a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f68:	e02b      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a21      	ldr	r2, [pc, #132]	; (8002ff4 <HAL_ADC_ConfigChannel+0x788>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d126      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
 8002f74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d120      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a16      	ldr	r2, [pc, #88]	; (8002fe0 <HAL_ADC_ConfigChannel+0x774>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d11b      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002f8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f8e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f92:	4619      	mov	r1, r3
 8002f94:	4811      	ldr	r0, [pc, #68]	; (8002fdc <HAL_ADC_ConfigChannel+0x770>)
 8002f96:	f7fe fe40 	bl	8001c1a <LL_ADC_SetCommonPathInternalCh>
 8002f9a:	e012      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa0:	f043 0220 	orr.w	r2, r3, #32
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002fae:	e008      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb4:	f043 0220 	orr.w	r2, r3, #32
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8002fca:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	37d8      	adds	r7, #216	; 0xd8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	80080000 	.word	0x80080000
 8002fdc:	50040300 	.word	0x50040300
 8002fe0:	50040000 	.word	0x50040000
 8002fe4:	c7520000 	.word	0xc7520000
 8002fe8:	20000050 	.word	0x20000050
 8002fec:	053e2d63 	.word	0x053e2d63
 8002ff0:	cb840000 	.word	0xcb840000
 8002ff4:	80000001 	.word	0x80000001

08002ff8 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b088      	sub	sp, #32
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003002:	2300      	movs	r3, #0
 8003004:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f7fe ffec 	bl	8001fec <LL_ADC_REG_IsConversionOngoing>
 8003014:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4618      	mov	r0, r3
 800301c:	f7ff f80d 	bl	800203a <LL_ADC_INJ_IsConversionOngoing>
 8003020:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d103      	bne.n	8003030 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2b00      	cmp	r3, #0
 800302c:	f000 8098 	beq.w	8003160 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d02a      	beq.n	8003094 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	7e5b      	ldrb	r3, [r3, #25]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d126      	bne.n	8003094 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	7e1b      	ldrb	r3, [r3, #24]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d122      	bne.n	8003094 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800304e:	2301      	movs	r3, #1
 8003050:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003052:	e014      	b.n	800307e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	4a45      	ldr	r2, [pc, #276]	; (800316c <ADC_ConversionStop+0x174>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d90d      	bls.n	8003078 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003060:	f043 0210 	orr.w	r2, r3, #16
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800306c:	f043 0201 	orr.w	r2, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e074      	b.n	8003162 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	3301      	adds	r3, #1
 800307c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003088:	2b40      	cmp	r3, #64	; 0x40
 800308a:	d1e3      	bne.n	8003054 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2240      	movs	r2, #64	; 0x40
 8003092:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	2b02      	cmp	r3, #2
 8003098:	d014      	beq.n	80030c4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7fe ffa4 	bl	8001fec <LL_ADC_REG_IsConversionOngoing>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00c      	beq.n	80030c4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fe ff61 	bl	8001f76 <LL_ADC_IsDisableOngoing>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d104      	bne.n	80030c4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fe ff80 	bl	8001fc4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d014      	beq.n	80030f4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fe ffb3 	bl	800203a <LL_ADC_INJ_IsConversionOngoing>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00c      	beq.n	80030f4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fe ff49 	bl	8001f76 <LL_ADC_IsDisableOngoing>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d104      	bne.n	80030f4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fe ff8f 	bl	8002012 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d005      	beq.n	8003106 <ADC_ConversionStop+0x10e>
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	2b03      	cmp	r3, #3
 80030fe:	d105      	bne.n	800310c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003100:	230c      	movs	r3, #12
 8003102:	617b      	str	r3, [r7, #20]
        break;
 8003104:	e005      	b.n	8003112 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003106:	2308      	movs	r3, #8
 8003108:	617b      	str	r3, [r7, #20]
        break;
 800310a:	e002      	b.n	8003112 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800310c:	2304      	movs	r3, #4
 800310e:	617b      	str	r3, [r7, #20]
        break;
 8003110:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003112:	f7fe fd33 	bl	8001b7c <HAL_GetTick>
 8003116:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003118:	e01b      	b.n	8003152 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800311a:	f7fe fd2f 	bl	8001b7c <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b05      	cmp	r3, #5
 8003126:	d914      	bls.n	8003152 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	4013      	ands	r3, r2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00d      	beq.n	8003152 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800313a:	f043 0210 	orr.w	r2, r3, #16
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003146:	f043 0201 	orr.w	r2, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e007      	b.n	8003162 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	4013      	ands	r3, r2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1dc      	bne.n	800311a <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3720      	adds	r7, #32
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	a33fffff 	.word	0xa33fffff

08003170 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003178:	2300      	movs	r3, #0
 800317a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4618      	mov	r0, r3
 8003182:	f7fe fee5 	bl	8001f50 <LL_ADC_IsEnabled>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d15e      	bne.n	800324a <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	4b30      	ldr	r3, [pc, #192]	; (8003254 <ADC_Enable+0xe4>)
 8003194:	4013      	ands	r3, r2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00d      	beq.n	80031b6 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319e:	f043 0210 	orr.w	r2, r3, #16
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031aa:	f043 0201 	orr.w	r2, r3, #1
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e04a      	b.n	800324c <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fe fea0 	bl	8001f00 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80031c0:	4825      	ldr	r0, [pc, #148]	; (8003258 <ADC_Enable+0xe8>)
 80031c2:	f7fe fd3d 	bl	8001c40 <LL_ADC_GetCommonPathInternalCh>
 80031c6:	4603      	mov	r3, r0
 80031c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00f      	beq.n	80031f0 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031d0:	4b22      	ldr	r3, [pc, #136]	; (800325c <ADC_Enable+0xec>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	099b      	lsrs	r3, r3, #6
 80031d6:	4a22      	ldr	r2, [pc, #136]	; (8003260 <ADC_Enable+0xf0>)
 80031d8:	fba2 2303 	umull	r2, r3, r2, r3
 80031dc:	099b      	lsrs	r3, r3, #6
 80031de:	3301      	adds	r3, #1
 80031e0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80031e2:	e002      	b.n	80031ea <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	3b01      	subs	r3, #1
 80031e8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d1f9      	bne.n	80031e4 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80031f0:	f7fe fcc4 	bl	8001b7c <HAL_GetTick>
 80031f4:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031f6:	e021      	b.n	800323c <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fe fea7 	bl	8001f50 <LL_ADC_IsEnabled>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d104      	bne.n	8003212 <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f7fe fe77 	bl	8001f00 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003212:	f7fe fcb3 	bl	8001b7c <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d90d      	bls.n	800323c <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003224:	f043 0210 	orr.w	r2, r3, #16
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003230:	f043 0201 	orr.w	r2, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	659a      	str	r2, [r3, #88]	; 0x58
          
          return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e007      	b.n	800324c <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b01      	cmp	r3, #1
 8003248:	d1d6      	bne.n	80031f8 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	8000003f 	.word	0x8000003f
 8003258:	50040300 	.word	0x50040300
 800325c:	20000050 	.word	0x20000050
 8003260:	053e2d63 	.word	0x053e2d63

08003264 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4618      	mov	r0, r3
 8003272:	f7fe fe80 	bl	8001f76 <LL_ADC_IsDisableOngoing>
 8003276:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4618      	mov	r0, r3
 800327e:	f7fe fe67 	bl	8001f50 <LL_ADC_IsEnabled>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d047      	beq.n	8003318 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d144      	bne.n	8003318 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 030d 	and.w	r3, r3, #13
 8003298:	2b01      	cmp	r3, #1
 800329a:	d10c      	bne.n	80032b6 <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fe fe41 	bl	8001f28 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2203      	movs	r2, #3
 80032ac:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032ae:	f7fe fc65 	bl	8001b7c <HAL_GetTick>
 80032b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032b4:	e029      	b.n	800330a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ba:	f043 0210 	orr.w	r2, r3, #16
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c6:	f043 0201 	orr.w	r2, r3, #1
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e023      	b.n	800331a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032d2:	f7fe fc53 	bl	8001b7c <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d914      	bls.n	800330a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00d      	beq.n	800330a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f2:	f043 0210 	orr.w	r2, r3, #16
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032fe:	f043 0201 	orr.w	r2, r3, #1
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e007      	b.n	800331a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1dc      	bne.n	80032d2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b084      	sub	sp, #16
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003334:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003338:	2b00      	cmp	r3, #0
 800333a:	d14b      	bne.n	80033d4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003340:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	655a      	str	r2, [r3, #84]	; 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d021      	beq.n	800339a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7fe fcd3 	bl	8001d06 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d032      	beq.n	80033cc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d12b      	bne.n	80033cc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003378:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003384:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d11f      	bne.n	80033cc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003390:	f043 0201 	orr.w	r2, r3, #1
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	655a      	str	r2, [r3, #84]	; 0x54
 8003398:	e018      	b.n	80033cc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d111      	bne.n	80033cc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d105      	bne.n	80033cc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c4:	f043 0201 	orr.w	r2, r3, #1
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f7fd fc3f 	bl	8000c50 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033d2:	e00e      	b.n	80033f2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d8:	f003 0310 	and.w	r3, r3, #16
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d003      	beq.n	80033e8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f7ff fa38 	bl	8002856 <HAL_ADC_ErrorCallback>
}
 80033e6:	e004      	b.n	80033f2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	4798      	blx	r3
}
 80033f2:	bf00      	nop
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003406:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f7ff fa10 	bl	800282e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800340e:	bf00      	nop
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b084      	sub	sp, #16
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003422:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003428:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003434:	f043 0204 	orr.w	r2, r3, #4
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f7ff fa0a 	bl	8002856 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <LL_ADC_StartCalibration>:
{
 800344a:	b480      	push	{r7}
 800344c:	b083      	sub	sp, #12
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
 8003452:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800345c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003466:	4313      	orrs	r3, r2
 8003468:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	609a      	str	r2, [r3, #8]
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <LL_ADC_IsCalibrationOnGoing>:
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800348c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003490:	d101      	bne.n	8003496 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003492:	2301      	movs	r3, #1
 8003494:	e000      	b.n	8003498 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_ADCEx_Calibration_Start>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  uint32_t adc_clk_async_presc;
  __IO uint32_t delay_cpu_cycles;
#endif /* ADC_SUPPORT_2_5_MSPS */

  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80034ae:	2300      	movs	r3, #0
 80034b0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d101      	bne.n	80034c0 <HAL_ADCEx_Calibration_Start+0x1c>
 80034bc:	2302      	movs	r3, #2
 80034be:	e04d      	b.n	800355c <HAL_ADCEx_Calibration_Start+0xb8>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f7ff fecb 	bl	8003264 <ADC_Disable>
 80034ce:	4603      	mov	r3, r0
 80034d0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80034d2:	7bfb      	ldrb	r3, [r7, #15]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d136      	bne.n	8003546 <HAL_ADCEx_Calibration_Start+0xa2>
#if defined(ADC_SUPPORT_2_5_MSPS)
    ADC_STATE_CLR_SET(hadc->State,
                      HAL_ADC_STATE_REG_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
#else
    ADC_STATE_CLR_SET(hadc->State,
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034dc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034e0:	f023 0302 	bic.w	r3, r3, #2
 80034e4:	f043 0202 	orr.w	r2, r3, #2
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);

#else
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6839      	ldr	r1, [r7, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff ffa9 	bl	800344a <LL_ADC_StartCalibration>
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034f8:	e014      	b.n	8003524 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	3301      	adds	r3, #1
 80034fe:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	4a18      	ldr	r2, [pc, #96]	; (8003564 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d90d      	bls.n	8003524 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800350c:	f023 0312 	bic.w	r3, r3, #18
 8003510:	f043 0210 	orr.w	r2, r3, #16
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e01b      	b.n	800355c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff ffa7 	bl	800347c <LL_ADC_IsCalibrationOnGoing>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1e2      	bne.n	80034fa <HAL_ADCEx_Calibration_Start+0x56>
    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003538:	f023 0303 	bic.w	r3, r3, #3
 800353c:	f043 0201 	orr.w	r2, r3, #1
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	655a      	str	r2, [r3, #84]	; 0x54
 8003544:	e005      	b.n	8003552 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800354a:	f043 0210 	orr.w	r2, r3, #16
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800355a:	7bfb      	ldrb	r3, [r7, #15]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	00026aaa 	.word	0x00026aaa

08003568 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035dc:	4b0c      	ldr	r3, [pc, #48]	; (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035e8:	4013      	ands	r3, r2
 80035ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035fe:	4a04      	ldr	r2, [pc, #16]	; (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	60d3      	str	r3, [r2, #12]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003618:	4b04      	ldr	r3, [pc, #16]	; (800362c <__NVIC_GetPriorityGrouping+0x18>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	0a1b      	lsrs	r3, r3, #8
 800361e:	f003 0307 	and.w	r3, r3, #7
}
 8003622:	4618      	mov	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363e:	2b00      	cmp	r3, #0
 8003640:	db0b      	blt.n	800365a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	f003 021f 	and.w	r2, r3, #31
 8003648:	4907      	ldr	r1, [pc, #28]	; (8003668 <__NVIC_EnableIRQ+0x38>)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	095b      	lsrs	r3, r3, #5
 8003650:	2001      	movs	r0, #1
 8003652:	fa00 f202 	lsl.w	r2, r0, r2
 8003656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	e000e100 	.word	0xe000e100

0800366c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	6039      	str	r1, [r7, #0]
 8003676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	2b00      	cmp	r3, #0
 800367e:	db0a      	blt.n	8003696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	b2da      	uxtb	r2, r3
 8003684:	490c      	ldr	r1, [pc, #48]	; (80036b8 <__NVIC_SetPriority+0x4c>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	0112      	lsls	r2, r2, #4
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	440b      	add	r3, r1
 8003690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003694:	e00a      	b.n	80036ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	4908      	ldr	r1, [pc, #32]	; (80036bc <__NVIC_SetPriority+0x50>)
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	3b04      	subs	r3, #4
 80036a4:	0112      	lsls	r2, r2, #4
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	440b      	add	r3, r1
 80036aa:	761a      	strb	r2, [r3, #24]
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	e000e100 	.word	0xe000e100
 80036bc:	e000ed00 	.word	0xe000ed00

080036c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b089      	sub	sp, #36	; 0x24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f1c3 0307 	rsb	r3, r3, #7
 80036da:	2b04      	cmp	r3, #4
 80036dc:	bf28      	it	cs
 80036de:	2304      	movcs	r3, #4
 80036e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	3304      	adds	r3, #4
 80036e6:	2b06      	cmp	r3, #6
 80036e8:	d902      	bls.n	80036f0 <NVIC_EncodePriority+0x30>
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3b03      	subs	r3, #3
 80036ee:	e000      	b.n	80036f2 <NVIC_EncodePriority+0x32>
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f4:	f04f 32ff 	mov.w	r2, #4294967295
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	43da      	mvns	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	401a      	ands	r2, r3
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003708:	f04f 31ff 	mov.w	r1, #4294967295
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	43d9      	mvns	r1, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003718:	4313      	orrs	r3, r2
         );
}
 800371a:	4618      	mov	r0, r3
 800371c:	3724      	adds	r7, #36	; 0x24
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b082      	sub	sp, #8
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff ff4c 	bl	80035cc <__NVIC_SetPriorityGrouping>
}
 8003734:	bf00      	nop
 8003736:	3708      	adds	r7, #8
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800374a:	f7ff ff63 	bl	8003614 <__NVIC_GetPriorityGrouping>
 800374e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	68b9      	ldr	r1, [r7, #8]
 8003754:	6978      	ldr	r0, [r7, #20]
 8003756:	f7ff ffb3 	bl	80036c0 <NVIC_EncodePriority>
 800375a:	4602      	mov	r2, r0
 800375c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003760:	4611      	mov	r1, r2
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff ff82 	bl	800366c <__NVIC_SetPriority>
}
 8003768:	bf00      	nop
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	4603      	mov	r3, r0
 8003778:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800377a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377e:	4618      	mov	r0, r3
 8003780:	f7ff ff56 	bl	8003630 <__NVIC_EnableIRQ>
}
 8003784:	bf00      	nop
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e08e      	b.n	80038bc <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	4b47      	ldr	r3, [pc, #284]	; (80038c4 <HAL_DMA_Init+0x138>)
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d80f      	bhi.n	80037ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	4b45      	ldr	r3, [pc, #276]	; (80038c8 <HAL_DMA_Init+0x13c>)
 80037b2:	4413      	add	r3, r2
 80037b4:	4a45      	ldr	r2, [pc, #276]	; (80038cc <HAL_DMA_Init+0x140>)
 80037b6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ba:	091b      	lsrs	r3, r3, #4
 80037bc:	009a      	lsls	r2, r3, #2
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a42      	ldr	r2, [pc, #264]	; (80038d0 <HAL_DMA_Init+0x144>)
 80037c6:	641a      	str	r2, [r3, #64]	; 0x40
 80037c8:	e00e      	b.n	80037e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	4b40      	ldr	r3, [pc, #256]	; (80038d4 <HAL_DMA_Init+0x148>)
 80037d2:	4413      	add	r3, r2
 80037d4:	4a3d      	ldr	r2, [pc, #244]	; (80038cc <HAL_DMA_Init+0x140>)
 80037d6:	fba2 2303 	umull	r2, r3, r2, r3
 80037da:	091b      	lsrs	r3, r3, #4
 80037dc:	009a      	lsls	r2, r3, #2
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a3c      	ldr	r2, [pc, #240]	; (80038d8 <HAL_DMA_Init+0x14c>)
 80037e6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80037fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003802:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800380c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003818:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003824:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	4313      	orrs	r3, r2
 8003830:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 fa80 	bl	8003d40 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003848:	d102      	bne.n	8003850 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003858:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800385c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003866:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d010      	beq.n	8003892 <HAL_DMA_Init+0x106>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b04      	cmp	r3, #4
 8003876:	d80c      	bhi.n	8003892 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 fa9f 	bl	8003dbc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800388e:	605a      	str	r2, [r3, #4]
 8003890:	e008      	b.n	80038a4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40020407 	.word	0x40020407
 80038c8:	bffdfff8 	.word	0xbffdfff8
 80038cc:	cccccccd 	.word	0xcccccccd
 80038d0:	40020000 	.word	0x40020000
 80038d4:	bffdfbf8 	.word	0xbffdfbf8
 80038d8:	40020400 	.word	0x40020400

080038dc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d101      	bne.n	80038fc <HAL_DMA_Start_IT+0x20>
 80038f8:	2302      	movs	r3, #2
 80038fa:	e066      	b.n	80039ca <HAL_DMA_Start_IT+0xee>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b01      	cmp	r3, #1
 800390e:	d155      	bne.n	80039bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2202      	movs	r2, #2
 8003914:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0201 	bic.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	68b9      	ldr	r1, [r7, #8]
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f000 f9c5 	bl	8003cc4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393e:	2b00      	cmp	r3, #0
 8003940:	d008      	beq.n	8003954 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 020e 	orr.w	r2, r2, #14
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	e00f      	b.n	8003974 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 0204 	bic.w	r2, r2, #4
 8003962:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 020a 	orr.w	r2, r2, #10
 8003972:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d007      	beq.n	8003992 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800398c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003990:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003996:	2b00      	cmp	r3, #0
 8003998:	d007      	beq.n	80039aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f042 0201 	orr.w	r2, r2, #1
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	e005      	b.n	80039c8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80039c4:	2302      	movs	r3, #2
 80039c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80039c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039d2:	b480      	push	{r7}
 80039d4:	b083      	sub	sp, #12
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d101      	bne.n	80039e4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e04f      	b.n	8003a84 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d008      	beq.n	8003a02 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2204      	movs	r2, #4
 80039f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e040      	b.n	8003a84 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 020e 	bic.w	r2, r2, #14
 8003a10:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a20:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0201 	bic.w	r2, r2, #1
 8003a30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a36:	f003 021c 	and.w	r2, r3, #28
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3e:	2101      	movs	r1, #1
 8003a40:	fa01 f202 	lsl.w	r2, r1, r2
 8003a44:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a4e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d00c      	beq.n	8003a72 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a66:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003a70:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2201      	movs	r2, #1
 8003a76:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d005      	beq.n	8003ab4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2204      	movs	r2, #4
 8003aac:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	73fb      	strb	r3, [r7, #15]
 8003ab2:	e047      	b.n	8003b44 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f022 020e 	bic.w	r2, r2, #14
 8003ac2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0201 	bic.w	r2, r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ade:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ae2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae8:	f003 021c 	and.w	r2, r3, #28
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af0:	2101      	movs	r1, #1
 8003af2:	fa01 f202 	lsl.w	r2, r1, r2
 8003af6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b00:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00c      	beq.n	8003b24 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b18:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003b22:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	4798      	blx	r3
    }
  }
  return status;
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b084      	sub	sp, #16
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6a:	f003 031c 	and.w	r3, r3, #28
 8003b6e:	2204      	movs	r2, #4
 8003b70:	409a      	lsls	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d026      	beq.n	8003bc8 <HAL_DMA_IRQHandler+0x7a>
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f003 0304 	and.w	r3, r3, #4
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d021      	beq.n	8003bc8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0320 	and.w	r3, r3, #32
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d107      	bne.n	8003ba2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0204 	bic.w	r2, r2, #4
 8003ba0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba6:	f003 021c 	and.w	r2, r3, #28
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bae:	2104      	movs	r1, #4
 8003bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bb4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d071      	beq.n	8003ca2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003bc6:	e06c      	b.n	8003ca2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bcc:	f003 031c 	and.w	r3, r3, #28
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	409a      	lsls	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d02e      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xec>
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d029      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0320 	and.w	r3, r3, #32
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10b      	bne.n	8003c0c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 020a 	bic.w	r2, r2, #10
 8003c02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c10:	f003 021c 	and.w	r2, r3, #28
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c18:	2102      	movs	r1, #2
 8003c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c1e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d038      	beq.n	8003ca2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003c38:	e033      	b.n	8003ca2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3e:	f003 031c 	and.w	r3, r3, #28
 8003c42:	2208      	movs	r2, #8
 8003c44:	409a      	lsls	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d02a      	beq.n	8003ca4 <HAL_DMA_IRQHandler+0x156>
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	f003 0308 	and.w	r3, r3, #8
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d025      	beq.n	8003ca4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 020e 	bic.w	r2, r2, #14
 8003c66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6c:	f003 021c 	and.w	r2, r3, #28
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	2101      	movs	r1, #1
 8003c76:	fa01 f202 	lsl.w	r2, r1, r2
 8003c7a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d004      	beq.n	8003ca4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003ca2:	bf00      	nop
 8003ca4:	bf00      	nop
}
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
 8003cd0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003cda:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d004      	beq.n	8003cee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003cec:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf2:	f003 021c 	and.w	r2, r3, #28
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8003d00:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b10      	cmp	r3, #16
 8003d10:	d108      	bne.n	8003d24 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d22:	e007      	b.n	8003d34 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	60da      	str	r2, [r3, #12]
}
 8003d34:	bf00      	nop
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	4b17      	ldr	r3, [pc, #92]	; (8003dac <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d80a      	bhi.n	8003d6a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d58:	089b      	lsrs	r3, r3, #2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d60:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	6493      	str	r3, [r2, #72]	; 0x48
 8003d68:	e007      	b.n	8003d7a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6e:	089b      	lsrs	r3, r3, #2
 8003d70:	009a      	lsls	r2, r3, #2
 8003d72:	4b0f      	ldr	r3, [pc, #60]	; (8003db0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003d74:	4413      	add	r3, r2
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	3b08      	subs	r3, #8
 8003d82:	4a0c      	ldr	r2, [pc, #48]	; (8003db4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003d84:	fba2 2303 	umull	r2, r3, r2, r3
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a0a      	ldr	r2, [pc, #40]	; (8003db8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003d90:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f003 031f 	and.w	r3, r3, #31
 8003d98:	2201      	movs	r2, #1
 8003d9a:	409a      	lsls	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003da0:	bf00      	nop
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	40020407 	.word	0x40020407
 8003db0:	4002081c 	.word	0x4002081c
 8003db4:	cccccccd 	.word	0xcccccccd
 8003db8:	40020880 	.word	0x40020880

08003dbc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	; (8003e00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003dd2:	4413      	add	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	4a09      	ldr	r2, [pc, #36]	; (8003e04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003de0:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	3b01      	subs	r3, #1
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	2201      	movs	r2, #1
 8003dec:	409a      	lsls	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003df2:	bf00      	nop
 8003df4:	3714      	adds	r7, #20
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	1000823f 	.word	0x1000823f
 8003e04:	40020940 	.word	0x40020940

08003e08 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b087      	sub	sp, #28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e12:	2300      	movs	r3, #0
 8003e14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e16:	e14c      	b.n	80040b2 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	fa01 f303 	lsl.w	r3, r1, r3
 8003e24:	4013      	ands	r3, r2
 8003e26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 813e 	beq.w	80040ac <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d005      	beq.n	8003e48 <HAL_GPIO_Init+0x40>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f003 0303 	and.w	r3, r3, #3
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d130      	bne.n	8003eaa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	2203      	movs	r2, #3
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	43db      	mvns	r3, r3
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	68da      	ldr	r2, [r3, #12]
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e7e:	2201      	movs	r2, #1
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	43db      	mvns	r3, r3
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	091b      	lsrs	r3, r3, #4
 8003e94:	f003 0201 	and.w	r2, r3, #1
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f003 0303 	and.w	r3, r3, #3
 8003eb2:	2b03      	cmp	r3, #3
 8003eb4:	d017      	beq.n	8003ee6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	2203      	movs	r2, #3
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f003 0303 	and.w	r3, r3, #3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d123      	bne.n	8003f3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	08da      	lsrs	r2, r3, #3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	3208      	adds	r2, #8
 8003efa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003efe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f003 0307 	and.w	r3, r3, #7
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	220f      	movs	r2, #15
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4013      	ands	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	691a      	ldr	r2, [r3, #16]
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	fa02 f303 	lsl.w	r3, r2, r3
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	08da      	lsrs	r2, r3, #3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	3208      	adds	r2, #8
 8003f34:	6939      	ldr	r1, [r7, #16]
 8003f36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	2203      	movs	r2, #3
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43db      	mvns	r3, r3
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f003 0203 	and.w	r2, r3, #3
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f000 8098 	beq.w	80040ac <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003f7c:	4a54      	ldr	r2, [pc, #336]	; (80040d0 <HAL_GPIO_Init+0x2c8>)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	089b      	lsrs	r3, r3, #2
 8003f82:	3302      	adds	r3, #2
 8003f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f003 0303 	and.w	r3, r3, #3
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	220f      	movs	r2, #15
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003fa6:	d019      	beq.n	8003fdc <HAL_GPIO_Init+0x1d4>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a4a      	ldr	r2, [pc, #296]	; (80040d4 <HAL_GPIO_Init+0x2cc>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d013      	beq.n	8003fd8 <HAL_GPIO_Init+0x1d0>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a49      	ldr	r2, [pc, #292]	; (80040d8 <HAL_GPIO_Init+0x2d0>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d00d      	beq.n	8003fd4 <HAL_GPIO_Init+0x1cc>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a48      	ldr	r2, [pc, #288]	; (80040dc <HAL_GPIO_Init+0x2d4>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d007      	beq.n	8003fd0 <HAL_GPIO_Init+0x1c8>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a47      	ldr	r2, [pc, #284]	; (80040e0 <HAL_GPIO_Init+0x2d8>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d101      	bne.n	8003fcc <HAL_GPIO_Init+0x1c4>
 8003fc8:	2304      	movs	r3, #4
 8003fca:	e008      	b.n	8003fde <HAL_GPIO_Init+0x1d6>
 8003fcc:	2307      	movs	r3, #7
 8003fce:	e006      	b.n	8003fde <HAL_GPIO_Init+0x1d6>
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e004      	b.n	8003fde <HAL_GPIO_Init+0x1d6>
 8003fd4:	2302      	movs	r3, #2
 8003fd6:	e002      	b.n	8003fde <HAL_GPIO_Init+0x1d6>
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e000      	b.n	8003fde <HAL_GPIO_Init+0x1d6>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	f002 0203 	and.w	r2, r2, #3
 8003fe4:	0092      	lsls	r2, r2, #2
 8003fe6:	4093      	lsls	r3, r2
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003fee:	4938      	ldr	r1, [pc, #224]	; (80040d0 <HAL_GPIO_Init+0x2c8>)
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	089b      	lsrs	r3, r3, #2
 8003ff4:	3302      	adds	r3, #2
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ffc:	4b39      	ldr	r3, [pc, #228]	; (80040e4 <HAL_GPIO_Init+0x2dc>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	43db      	mvns	r3, r3
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	4013      	ands	r3, r2
 800400a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4313      	orrs	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004020:	4a30      	ldr	r2, [pc, #192]	; (80040e4 <HAL_GPIO_Init+0x2dc>)
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004026:	4b2f      	ldr	r3, [pc, #188]	; (80040e4 <HAL_GPIO_Init+0x2dc>)
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	43db      	mvns	r3, r3
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	4013      	ands	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	4313      	orrs	r3, r2
 8004048:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800404a:	4a26      	ldr	r2, [pc, #152]	; (80040e4 <HAL_GPIO_Init+0x2dc>)
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004050:	4b24      	ldr	r3, [pc, #144]	; (80040e4 <HAL_GPIO_Init+0x2dc>)
 8004052:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004056:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	43db      	mvns	r3, r3
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	4013      	ands	r3, r2
 8004060:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4313      	orrs	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004076:	4a1b      	ldr	r2, [pc, #108]	; (80040e4 <HAL_GPIO_Init+0x2dc>)
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800407e:	4b19      	ldr	r3, [pc, #100]	; (80040e4 <HAL_GPIO_Init+0x2dc>)
 8004080:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	43db      	mvns	r3, r3
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	4013      	ands	r3, r2
 800408e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d003      	beq.n	80040a4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800409c:	693a      	ldr	r2, [r7, #16]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80040a4:	4a0f      	ldr	r2, [pc, #60]	; (80040e4 <HAL_GPIO_Init+0x2dc>)
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	3301      	adds	r3, #1
 80040b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	fa22 f303 	lsr.w	r3, r2, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f47f aeab 	bne.w	8003e18 <HAL_GPIO_Init+0x10>
  }
}
 80040c2:	bf00      	nop
 80040c4:	bf00      	nop
 80040c6:	371c      	adds	r7, #28
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	40010000 	.word	0x40010000
 80040d4:	48000400 	.word	0x48000400
 80040d8:	48000800 	.word	0x48000800
 80040dc:	48000c00 	.word	0x48000c00
 80040e0:	48001000 	.word	0x48001000
 80040e4:	58000800 	.word	0x58000800

080040e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	807b      	strh	r3, [r7, #2]
 80040f4:	4613      	mov	r3, r2
 80040f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040f8:	787b      	ldrb	r3, [r7, #1]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040fe:	887a      	ldrh	r2, [r7, #2]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004104:	e002      	b.n	800410c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004106:	887a      	ldrh	r2, [r7, #2]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e08d      	b.n	8004246 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7fd fa84 	bl	800164c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2224      	movs	r2, #36	; 0x24
 8004148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0201 	bic.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004168:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004178:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d107      	bne.n	8004192 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689a      	ldr	r2, [r3, #8]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800418e:	609a      	str	r2, [r3, #8]
 8004190:	e006      	b.n	80041a0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	689a      	ldr	r2, [r3, #8]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800419e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d108      	bne.n	80041ba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	685a      	ldr	r2, [r3, #4]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041b6:	605a      	str	r2, [r3, #4]
 80041b8:	e007      	b.n	80041ca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	6812      	ldr	r2, [r2, #0]
 80041d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68da      	ldr	r2, [r3, #12]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	691a      	ldr	r2, [r3, #16]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	69d9      	ldr	r1, [r3, #28]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a1a      	ldr	r2, [r3, #32]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	430a      	orrs	r2, r1
 8004216:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0201 	orr.w	r2, r2, #1
 8004226:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b088      	sub	sp, #32
 8004254:	af02      	add	r7, sp, #8
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	4608      	mov	r0, r1
 800425a:	4611      	mov	r1, r2
 800425c:	461a      	mov	r2, r3
 800425e:	4603      	mov	r3, r0
 8004260:	817b      	strh	r3, [r7, #10]
 8004262:	460b      	mov	r3, r1
 8004264:	813b      	strh	r3, [r7, #8]
 8004266:	4613      	mov	r3, r2
 8004268:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b20      	cmp	r3, #32
 8004274:	f040 80f9 	bne.w	800446a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004278:	6a3b      	ldr	r3, [r7, #32]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d002      	beq.n	8004284 <HAL_I2C_Mem_Write+0x34>
 800427e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004280:	2b00      	cmp	r3, #0
 8004282:	d105      	bne.n	8004290 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f44f 7200 	mov.w	r2, #512	; 0x200
 800428a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0ed      	b.n	800446c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004296:	2b01      	cmp	r3, #1
 8004298:	d101      	bne.n	800429e <HAL_I2C_Mem_Write+0x4e>
 800429a:	2302      	movs	r3, #2
 800429c:	e0e6      	b.n	800446c <HAL_I2C_Mem_Write+0x21c>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042a6:	f7fd fc69 	bl	8001b7c <HAL_GetTick>
 80042aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	2319      	movs	r3, #25
 80042b2:	2201      	movs	r2, #1
 80042b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f000 f955 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e0d1      	b.n	800446c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2221      	movs	r2, #33	; 0x21
 80042cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2240      	movs	r2, #64	; 0x40
 80042d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6a3a      	ldr	r2, [r7, #32]
 80042e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80042e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042f0:	88f8      	ldrh	r0, [r7, #6]
 80042f2:	893a      	ldrh	r2, [r7, #8]
 80042f4:	8979      	ldrh	r1, [r7, #10]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	9301      	str	r3, [sp, #4]
 80042fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	4603      	mov	r3, r0
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f8b9 	bl	8004478 <I2C_RequestMemoryWrite>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d005      	beq.n	8004318 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e0a9      	b.n	800446c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800431c:	b29b      	uxth	r3, r3
 800431e:	2bff      	cmp	r3, #255	; 0xff
 8004320:	d90e      	bls.n	8004340 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	22ff      	movs	r2, #255	; 0xff
 8004326:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800432c:	b2da      	uxtb	r2, r3
 800432e:	8979      	ldrh	r1, [r7, #10]
 8004330:	2300      	movs	r3, #0
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f000 facf 	bl	80048dc <I2C_TransferConfig>
 800433e:	e00f      	b.n	8004360 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800434e:	b2da      	uxtb	r2, r3
 8004350:	8979      	ldrh	r1, [r7, #10]
 8004352:	2300      	movs	r3, #0
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f000 fabe 	bl	80048dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 f94e 	bl	8004606 <I2C_WaitOnTXISFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e07b      	b.n	800446c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004378:	781a      	ldrb	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800438e:	b29b      	uxth	r3, r3
 8004390:	3b01      	subs	r3, #1
 8004392:	b29a      	uxth	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d034      	beq.n	8004418 <HAL_I2C_Mem_Write+0x1c8>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d130      	bne.n	8004418 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043bc:	2200      	movs	r2, #0
 80043be:	2180      	movs	r1, #128	; 0x80
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 f8d1 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e04d      	b.n	800446c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	2bff      	cmp	r3, #255	; 0xff
 80043d8:	d90e      	bls.n	80043f8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	22ff      	movs	r2, #255	; 0xff
 80043de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	8979      	ldrh	r1, [r7, #10]
 80043e8:	2300      	movs	r3, #0
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 fa73 	bl	80048dc <I2C_TransferConfig>
 80043f6:	e00f      	b.n	8004418 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004406:	b2da      	uxtb	r2, r3
 8004408:	8979      	ldrh	r1, [r7, #10]
 800440a:	2300      	movs	r3, #0
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f000 fa62 	bl	80048dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800441c:	b29b      	uxth	r3, r3
 800441e:	2b00      	cmp	r3, #0
 8004420:	d19e      	bne.n	8004360 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004426:	68f8      	ldr	r0, [r7, #12]
 8004428:	f000 f934 	bl	8004694 <I2C_WaitOnSTOPFlagUntilTimeout>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d001      	beq.n	8004436 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e01a      	b.n	800446c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2220      	movs	r2, #32
 800443c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	6859      	ldr	r1, [r3, #4]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <HAL_I2C_Mem_Write+0x224>)
 800444a:	400b      	ands	r3, r1
 800444c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2220      	movs	r2, #32
 8004452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004466:	2300      	movs	r3, #0
 8004468:	e000      	b.n	800446c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800446a:	2302      	movs	r3, #2
  }
}
 800446c:	4618      	mov	r0, r3
 800446e:	3718      	adds	r7, #24
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	fe00e800 	.word	0xfe00e800

08004478 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af02      	add	r7, sp, #8
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	4608      	mov	r0, r1
 8004482:	4611      	mov	r1, r2
 8004484:	461a      	mov	r2, r3
 8004486:	4603      	mov	r3, r0
 8004488:	817b      	strh	r3, [r7, #10]
 800448a:	460b      	mov	r3, r1
 800448c:	813b      	strh	r3, [r7, #8]
 800448e:	4613      	mov	r3, r2
 8004490:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004492:	88fb      	ldrh	r3, [r7, #6]
 8004494:	b2da      	uxtb	r2, r3
 8004496:	8979      	ldrh	r1, [r7, #10]
 8004498:	4b20      	ldr	r3, [pc, #128]	; (800451c <I2C_RequestMemoryWrite+0xa4>)
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 fa1b 	bl	80048dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044a6:	69fa      	ldr	r2, [r7, #28]
 80044a8:	69b9      	ldr	r1, [r7, #24]
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f000 f8ab 	bl	8004606 <I2C_WaitOnTXISFlagUntilTimeout>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e02c      	b.n	8004514 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044ba:	88fb      	ldrh	r3, [r7, #6]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d105      	bne.n	80044cc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044c0:	893b      	ldrh	r3, [r7, #8]
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	629a      	str	r2, [r3, #40]	; 0x28
 80044ca:	e015      	b.n	80044f8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80044cc:	893b      	ldrh	r3, [r7, #8]
 80044ce:	0a1b      	lsrs	r3, r3, #8
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	b2da      	uxtb	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044da:	69fa      	ldr	r2, [r7, #28]
 80044dc:	69b9      	ldr	r1, [r7, #24]
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f000 f891 	bl	8004606 <I2C_WaitOnTXISFlagUntilTimeout>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e012      	b.n	8004514 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044ee:	893b      	ldrh	r3, [r7, #8]
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	2200      	movs	r2, #0
 8004500:	2180      	movs	r1, #128	; 0x80
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f000 f830 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d001      	beq.n	8004512 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e000      	b.n	8004514 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004512:	2300      	movs	r3, #0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	80002000 	.word	0x80002000

08004520 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b02      	cmp	r3, #2
 8004534:	d103      	bne.n	800453e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2200      	movs	r2, #0
 800453c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	2b01      	cmp	r3, #1
 800454a:	d007      	beq.n	800455c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	699a      	ldr	r2, [r3, #24]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f042 0201 	orr.w	r2, r2, #1
 800455a:	619a      	str	r2, [r3, #24]
  }
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	603b      	str	r3, [r7, #0]
 8004574:	4613      	mov	r3, r2
 8004576:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004578:	e031      	b.n	80045de <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004580:	d02d      	beq.n	80045de <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004582:	f7fd fafb 	bl	8001b7c <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d302      	bcc.n	8004598 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d122      	bne.n	80045de <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	699a      	ldr	r2, [r3, #24]
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	4013      	ands	r3, r2
 80045a2:	68ba      	ldr	r2, [r7, #8]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	bf0c      	ite	eq
 80045a8:	2301      	moveq	r3, #1
 80045aa:	2300      	movne	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	461a      	mov	r2, r3
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d113      	bne.n	80045de <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ba:	f043 0220 	orr.w	r2, r3, #32
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2220      	movs	r2, #32
 80045c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e00f      	b.n	80045fe <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699a      	ldr	r2, [r3, #24]
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	4013      	ands	r3, r2
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	bf0c      	ite	eq
 80045ee:	2301      	moveq	r3, #1
 80045f0:	2300      	movne	r3, #0
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	461a      	mov	r2, r3
 80045f6:	79fb      	ldrb	r3, [r7, #7]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d0be      	beq.n	800457a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	60f8      	str	r0, [r7, #12]
 800460e:	60b9      	str	r1, [r7, #8]
 8004610:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004612:	e033      	b.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	68b9      	ldr	r1, [r7, #8]
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f87f 	bl	800471c <I2C_IsErrorOccurred>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e031      	b.n	800468c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800462e:	d025      	beq.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004630:	f7fd faa4 	bl	8001b7c <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	429a      	cmp	r2, r3
 800463e:	d302      	bcc.n	8004646 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d11a      	bne.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b02      	cmp	r3, #2
 8004652:	d013      	beq.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004658:	f043 0220 	orr.w	r2, r3, #32
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2220      	movs	r2, #32
 8004664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e007      	b.n	800468c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b02      	cmp	r3, #2
 8004688:	d1c4      	bne.n	8004614 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800468a:	2300      	movs	r3, #0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3710      	adds	r7, #16
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046a0:	e02f      	b.n	8004702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f838 	bl	800471c <I2C_IsErrorOccurred>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e02d      	b.n	8004712 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046b6:	f7fd fa61 	bl	8001b7c <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d302      	bcc.n	80046cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d11a      	bne.n	8004702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d013      	beq.n	8004702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046de:	f043 0220 	orr.w	r2, r3, #32
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2220      	movs	r2, #32
 80046ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e007      	b.n	8004712 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	f003 0320 	and.w	r3, r3, #32
 800470c:	2b20      	cmp	r3, #32
 800470e:	d1c8      	bne.n	80046a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b08a      	sub	sp, #40	; 0x28
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004728:	2300      	movs	r3, #0
 800472a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004736:	2300      	movs	r3, #0
 8004738:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	f003 0310 	and.w	r3, r3, #16
 8004744:	2b00      	cmp	r3, #0
 8004746:	d068      	beq.n	800481a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2210      	movs	r2, #16
 800474e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004750:	e049      	b.n	80047e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004758:	d045      	beq.n	80047e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800475a:	f7fd fa0f 	bl	8001b7c <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	429a      	cmp	r2, r3
 8004768:	d302      	bcc.n	8004770 <I2C_IsErrorOccurred+0x54>
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d13a      	bne.n	80047e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800477a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004782:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800478e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004792:	d121      	bne.n	80047d8 <I2C_IsErrorOccurred+0xbc>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800479a:	d01d      	beq.n	80047d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800479c:	7cfb      	ldrb	r3, [r7, #19]
 800479e:	2b20      	cmp	r3, #32
 80047a0:	d01a      	beq.n	80047d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80047b2:	f7fd f9e3 	bl	8001b7c <HAL_GetTick>
 80047b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047b8:	e00e      	b.n	80047d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80047ba:	f7fd f9df 	bl	8001b7c <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	2b19      	cmp	r3, #25
 80047c6:	d907      	bls.n	80047d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	f043 0320 	orr.w	r3, r3, #32
 80047ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80047d6:	e006      	b.n	80047e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	f003 0320 	and.w	r3, r3, #32
 80047e2:	2b20      	cmp	r3, #32
 80047e4:	d1e9      	bne.n	80047ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	f003 0320 	and.w	r3, r3, #32
 80047f0:	2b20      	cmp	r3, #32
 80047f2:	d003      	beq.n	80047fc <I2C_IsErrorOccurred+0xe0>
 80047f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0aa      	beq.n	8004752 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80047fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004800:	2b00      	cmp	r3, #0
 8004802:	d103      	bne.n	800480c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2220      	movs	r2, #32
 800480a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	f043 0304 	orr.w	r3, r3, #4
 8004812:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00b      	beq.n	8004844 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800482c:	6a3b      	ldr	r3, [r7, #32]
 800482e:	f043 0301 	orr.w	r3, r3, #1
 8004832:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f44f 7280 	mov.w	r2, #256	; 0x100
 800483c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00b      	beq.n	8004866 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	f043 0308 	orr.w	r3, r3, #8
 8004854:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800485e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00b      	beq.n	8004888 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004870:	6a3b      	ldr	r3, [r7, #32]
 8004872:	f043 0302 	orr.w	r3, r3, #2
 8004876:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004880:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800488c:	2b00      	cmp	r3, #0
 800488e:	d01c      	beq.n	80048ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f7ff fe45 	bl	8004520 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6859      	ldr	r1, [r3, #4]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	4b0d      	ldr	r3, [pc, #52]	; (80048d8 <I2C_IsErrorOccurred+0x1bc>)
 80048a2:	400b      	ands	r3, r1
 80048a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048aa:	6a3b      	ldr	r3, [r7, #32]
 80048ac:	431a      	orrs	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80048ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3728      	adds	r7, #40	; 0x28
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	fe00e800 	.word	0xfe00e800

080048dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	607b      	str	r3, [r7, #4]
 80048e6:	460b      	mov	r3, r1
 80048e8:	817b      	strh	r3, [r7, #10]
 80048ea:	4613      	mov	r3, r2
 80048ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048ee:	897b      	ldrh	r3, [r7, #10]
 80048f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048f4:	7a7b      	ldrb	r3, [r7, #9]
 80048f6:	041b      	lsls	r3, r3, #16
 80048f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	4313      	orrs	r3, r2
 8004906:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800490a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685a      	ldr	r2, [r3, #4]
 8004912:	6a3b      	ldr	r3, [r7, #32]
 8004914:	0d5b      	lsrs	r3, r3, #21
 8004916:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800491a:	4b08      	ldr	r3, [pc, #32]	; (800493c <I2C_TransferConfig+0x60>)
 800491c:	430b      	orrs	r3, r1
 800491e:	43db      	mvns	r3, r3
 8004920:	ea02 0103 	and.w	r1, r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	697a      	ldr	r2, [r7, #20]
 800492a:	430a      	orrs	r2, r1
 800492c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800492e:	bf00      	nop
 8004930:	371c      	adds	r7, #28
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	03ff63ff 	.word	0x03ff63ff

08004940 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b20      	cmp	r3, #32
 8004954:	d138      	bne.n	80049c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004960:	2302      	movs	r3, #2
 8004962:	e032      	b.n	80049ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2224      	movs	r2, #36	; 0x24
 8004970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0201 	bic.w	r2, r2, #1
 8004982:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004992:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6819      	ldr	r1, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0201 	orr.w	r2, r2, #1
 80049b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049c4:	2300      	movs	r3, #0
 80049c6:	e000      	b.n	80049ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80049c8:	2302      	movs	r3, #2
  }
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b085      	sub	sp, #20
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
 80049de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d139      	bne.n	8004a60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d101      	bne.n	80049fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80049f6:	2302      	movs	r3, #2
 80049f8:	e033      	b.n	8004a62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2224      	movs	r2, #36	; 0x24
 8004a06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0201 	bic.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004a28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	021b      	lsls	r3, r3, #8
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0201 	orr.w	r2, r2, #1
 8004a4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	e000      	b.n	8004a62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004a60:	2302      	movs	r3, #2
  }
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004a6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a70:	b08b      	sub	sp, #44	; 0x2c
 8004a72:	af06      	add	r7, sp, #24
 8004a74:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e0cb      	b.n	8004c18 <HAL_PCD_Init+0x1aa>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d106      	bne.n	8004a9a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7fc fec9 	bl	800182c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2203      	movs	r2, #3
 8004a9e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f005 f8c8 	bl	8009c3c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004aac:	2300      	movs	r3, #0
 8004aae:	73fb      	strb	r3, [r7, #15]
 8004ab0:	e040      	b.n	8004b34 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
 8004ab4:	6879      	ldr	r1, [r7, #4]
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	4613      	mov	r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	4413      	add	r3, r2
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	440b      	add	r3, r1
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	4613      	mov	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	440b      	add	r3, r1
 8004ad8:	7bfa      	ldrb	r2, [r7, #15]
 8004ada:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	1c5a      	adds	r2, r3, #1
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	4413      	add	r3, r2
 8004ae8:	00db      	lsls	r3, r3, #3
 8004aea:	440b      	add	r3, r1
 8004aec:	3303      	adds	r3, #3
 8004aee:	2200      	movs	r2, #0
 8004af0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004af2:	7bfa      	ldrb	r2, [r7, #15]
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	4613      	mov	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	4413      	add	r3, r2
 8004afc:	00db      	lsls	r3, r3, #3
 8004afe:	440b      	add	r3, r1
 8004b00:	3338      	adds	r3, #56	; 0x38
 8004b02:	2200      	movs	r2, #0
 8004b04:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004b06:	7bfa      	ldrb	r2, [r7, #15]
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	4413      	add	r3, r2
 8004b10:	00db      	lsls	r3, r3, #3
 8004b12:	440b      	add	r3, r1
 8004b14:	333c      	adds	r3, #60	; 0x3c
 8004b16:	2200      	movs	r2, #0
 8004b18:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004b1a:	7bfa      	ldrb	r2, [r7, #15]
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	00db      	lsls	r3, r3, #3
 8004b26:	440b      	add	r3, r1
 8004b28:	3340      	adds	r3, #64	; 0x40
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
 8004b30:	3301      	adds	r3, #1
 8004b32:	73fb      	strb	r3, [r7, #15]
 8004b34:	7bfa      	ldrb	r2, [r7, #15]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d3b9      	bcc.n	8004ab2 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b3e:	2300      	movs	r3, #0
 8004b40:	73fb      	strb	r3, [r7, #15]
 8004b42:	e044      	b.n	8004bce <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004b44:	7bfa      	ldrb	r2, [r7, #15]
 8004b46:	6879      	ldr	r1, [r7, #4]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	00db      	lsls	r3, r3, #3
 8004b50:	440b      	add	r3, r1
 8004b52:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004b56:	2200      	movs	r2, #0
 8004b58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004b5a:	7bfa      	ldrb	r2, [r7, #15]
 8004b5c:	6879      	ldr	r1, [r7, #4]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4413      	add	r3, r2
 8004b64:	00db      	lsls	r3, r3, #3
 8004b66:	440b      	add	r3, r1
 8004b68:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004b6c:	7bfa      	ldrb	r2, [r7, #15]
 8004b6e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004b70:	7bfa      	ldrb	r2, [r7, #15]
 8004b72:	6879      	ldr	r1, [r7, #4]
 8004b74:	4613      	mov	r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	4413      	add	r3, r2
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	440b      	add	r3, r1
 8004b7e:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004b82:	2200      	movs	r2, #0
 8004b84:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004b86:	7bfa      	ldrb	r2, [r7, #15]
 8004b88:	6879      	ldr	r1, [r7, #4]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	4413      	add	r3, r2
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	440b      	add	r3, r1
 8004b94:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004b98:	2200      	movs	r2, #0
 8004b9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004b9c:	7bfa      	ldrb	r2, [r7, #15]
 8004b9e:	6879      	ldr	r1, [r7, #4]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	440b      	add	r3, r1
 8004baa:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004bae:	2200      	movs	r2, #0
 8004bb0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004bb2:	7bfa      	ldrb	r2, [r7, #15]
 8004bb4:	6879      	ldr	r1, [r7, #4]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4413      	add	r3, r2
 8004bbc:	00db      	lsls	r3, r3, #3
 8004bbe:	440b      	add	r3, r1
 8004bc0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bc8:	7bfb      	ldrb	r3, [r7, #15]
 8004bca:	3301      	adds	r3, #1
 8004bcc:	73fb      	strb	r3, [r7, #15]
 8004bce:	7bfa      	ldrb	r2, [r7, #15]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d3b5      	bcc.n	8004b44 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	603b      	str	r3, [r7, #0]
 8004bde:	687e      	ldr	r6, [r7, #4]
 8004be0:	466d      	mov	r5, sp
 8004be2:	f106 0410 	add.w	r4, r6, #16
 8004be6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004be8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bea:	6823      	ldr	r3, [r4, #0]
 8004bec:	602b      	str	r3, [r5, #0]
 8004bee:	1d33      	adds	r3, r6, #4
 8004bf0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bf2:	6838      	ldr	r0, [r7, #0]
 8004bf4:	f005 f83d 	bl	8009c72 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	69db      	ldr	r3, [r3, #28]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d102      	bne.n	8004c16 <HAL_PCD_Init+0x1a8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 f805 	bl	8004c20 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c20 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	f043 0301 	orr.w	r3, r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	f043 0302 	orr.w	r3, r3, #2
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004c74:	b480      	push	{r7}
 8004c76:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c78:	4b05      	ldr	r3, [pc, #20]	; (8004c90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a04      	ldr	r2, [pc, #16]	; (8004c90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c82:	6013      	str	r3, [r2, #0]
}
 8004c84:	bf00      	nop
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	58000400 	.word	0x58000400

08004c94 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004c94:	b480      	push	{r7}
 8004c96:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004c98:	4b04      	ldr	r3, [pc, #16]	; (8004cac <HAL_PWREx_GetVoltageRange+0x18>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	58000400 	.word	0x58000400

08004cb0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004cb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cc2:	d101      	bne.n	8004cc8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e000      	b.n	8004cca <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <LL_RCC_HSE_Enable>:
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004cd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ce2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce6:	6013      	str	r3, [r2, #0]
}
 8004ce8:	bf00      	nop
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <LL_RCC_HSE_Disable>:
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004cf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d04:	6013      	str	r3, [r2, #0]
}
 8004d06:	bf00      	nop
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <LL_RCC_HSE_IsReady>:
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004d14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d1e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d22:	d101      	bne.n	8004d28 <LL_RCC_HSE_IsReady+0x18>
 8004d24:	2301      	movs	r3, #1
 8004d26:	e000      	b.n	8004d2a <LL_RCC_HSE_IsReady+0x1a>
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <LL_RCC_HSI_Enable>:
{
 8004d34:	b480      	push	{r7}
 8004d36:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004d38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d46:	6013      	str	r3, [r2, #0]
}
 8004d48:	bf00      	nop
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr

08004d52 <LL_RCC_HSI_Disable>:
{
 8004d52:	b480      	push	{r7}
 8004d54:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004d56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d64:	6013      	str	r3, [r2, #0]
}
 8004d66:	bf00      	nop
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <LL_RCC_HSI_IsReady>:
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004d74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d82:	d101      	bne.n	8004d88 <LL_RCC_HSI_IsReady+0x18>
 8004d84:	2301      	movs	r3, #1
 8004d86:	e000      	b.n	8004d8a <LL_RCC_HSI_IsReady+0x1a>
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004d9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	061b      	lsls	r3, r3, #24
 8004daa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004dae:	4313      	orrs	r3, r2
 8004db0:	604b      	str	r3, [r1, #4]
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <LL_RCC_HSI48_Enable>:
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004dc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004dca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8004dd6:	bf00      	nop
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <LL_RCC_HSI48_Disable>:
{
 8004de0:	b480      	push	{r7}
 8004de2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004de4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004de8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004dec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004df0:	f023 0301 	bic.w	r3, r3, #1
 8004df4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8004df8:	bf00      	nop
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <LL_RCC_HSI48_IsReady>:
{
 8004e02:	b480      	push	{r7}
 8004e04:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004e06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d101      	bne.n	8004e1a <LL_RCC_HSI48_IsReady+0x18>
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <LL_RCC_HSI48_IsReady+0x1a>
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <LL_RCC_LSE_Enable>:
{
 8004e26:	b480      	push	{r7}
 8004e28:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e36:	f043 0301 	orr.w	r3, r3, #1
 8004e3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004e3e:	bf00      	nop
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <LL_RCC_LSE_Disable>:
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e58:	f023 0301 	bic.w	r3, r3, #1
 8004e5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004e60:	bf00      	nop
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr

08004e6a <LL_RCC_LSE_EnableBypass>:
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004e6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e7a:	f043 0304 	orr.w	r3, r3, #4
 8004e7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004e82:	bf00      	nop
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <LL_RCC_LSE_DisableBypass>:
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004e90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e98:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e9c:	f023 0304 	bic.w	r3, r3, #4
 8004ea0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004ea4:	bf00      	nop
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004eb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d101      	bne.n	8004ec6 <LL_RCC_LSE_IsReady+0x18>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <LL_RCC_LSE_IsReady+0x1a>
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr

08004ed2 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ede:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ee2:	f043 0301 	orr.w	r3, r3, #1
 8004ee6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004eea:	bf00      	nop
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004ef8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004efc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f04:	f023 0301 	bic.w	r3, r3, #1
 8004f08:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004f0c:	bf00      	nop
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8004f16:	b480      	push	{r7}
 8004f18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004f1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d101      	bne.n	8004f2e <LL_RCC_LSI1_IsReady+0x18>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e000      	b.n	8004f30 <LL_RCC_LSI1_IsReady+0x1a>
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004f3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f46:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f4a:	f043 0304 	orr.w	r3, r3, #4
 8004f4e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004f52:	bf00      	nop
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004f60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f6c:	f023 0304 	bic.w	r3, r3, #4
 8004f70:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004f74:	bf00      	nop
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr

08004f7e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8004f7e:	b480      	push	{r7}
 8004f80:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004f82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f8a:	f003 0308 	and.w	r3, r3, #8
 8004f8e:	2b08      	cmp	r3, #8
 8004f90:	d101      	bne.n	8004f96 <LL_RCC_LSI2_IsReady+0x18>
 8004f92:	2301      	movs	r3, #1
 8004f94:	e000      	b.n	8004f98 <LL_RCC_LSI2_IsReady+0x1a>
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	b083      	sub	sp, #12
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8004faa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fb2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	021b      	lsls	r3, r3, #8
 8004fba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004fd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fde:	f043 0301 	orr.w	r3, r3, #1
 8004fe2:	6013      	str	r3, [r2, #0]
}
 8004fe4:	bf00      	nop
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004ff2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ffc:	f023 0301 	bic.w	r3, r3, #1
 8005000:	6013      	str	r3, [r2, #0]
}
 8005002:	bf00      	nop
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800500c:	b480      	push	{r7}
 800500e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005010:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b02      	cmp	r3, #2
 800501c:	d101      	bne.n	8005022 <LL_RCC_MSI_IsReady+0x16>
 800501e:	2301      	movs	r3, #1
 8005020:	e000      	b.n	8005024 <LL_RCC_MSI_IsReady+0x18>
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr

0800502e <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 800502e:	b480      	push	{r7}
 8005030:	b083      	sub	sp, #12
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005036:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005040:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4313      	orrs	r3, r2
 8005048:	600b      	str	r3, [r1, #0]
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr

08005056 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800505c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005066:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2bb0      	cmp	r3, #176	; 0xb0
 800506c:	d901      	bls.n	8005072 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800506e:	23b0      	movs	r3, #176	; 0xb0
 8005070:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8005072:	687b      	ldr	r3, [r7, #4]
}
 8005074:	4618      	mov	r0, r3
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	021b      	lsls	r3, r3, #8
 8005096:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800509a:	4313      	orrs	r3, r2
 800509c:	604b      	str	r3, [r1, #4]
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr

080050aa <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80050aa:	b480      	push	{r7}
 80050ac:	b083      	sub	sp, #12
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80050b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f023 0203 	bic.w	r2, r3, #3
 80050bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	608b      	str	r3, [r1, #8]
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80050d2:	b480      	push	{r7}
 80050d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80050d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f003 030c 	and.w	r3, r3, #12
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80050ea:	b480      	push	{r7}
 80050ec:	b083      	sub	sp, #12
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80050f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4313      	orrs	r3, r2
 8005104:	608b      	str	r3, [r1, #8]
}
 8005106:	bf00      	nop
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8005112:	b480      	push	{r7}
 8005114:	b083      	sub	sp, #12
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800511a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800511e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005122:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005126:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4313      	orrs	r3, r2
 800512e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005146:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800514a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800514e:	f023 020f 	bic.w	r2, r3, #15
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	091b      	lsrs	r3, r3, #4
 8005156:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800515a:	4313      	orrs	r3, r2
 800515c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005174:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800517e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4313      	orrs	r3, r2
 8005186:	608b      	str	r3, [r1, #8]
}
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800519c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80051a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	608b      	str	r3, [r1, #8]
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80051c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 80051d4:	b480      	push	{r7}
 80051d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80051d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051dc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80051e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80051ee:	b480      	push	{r7}
 80051f0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80051f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051f6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80051fa:	011b      	lsls	r3, r3, #4
 80051fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005200:	4618      	mov	r0, r3
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr

0800520a <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800520a:	b480      	push	{r7}
 800520c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800520e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005218:	4618      	mov	r0, r3
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr

08005222 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8005222:	b480      	push	{r7}
 8005224:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005226:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005230:	4618      	mov	r0, r3
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr

0800523a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800523a:	b480      	push	{r7}
 800523c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800523e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005248:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800524c:	6013      	str	r3, [r2, #0]
}
 800524e:	bf00      	nop
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800525c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005266:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800526a:	6013      	str	r3, [r2, #0]
}
 800526c:	bf00      	nop
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr

08005276 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005276:	b480      	push	{r7}
 8005278:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800527a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005284:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005288:	d101      	bne.n	800528e <LL_RCC_PLL_IsReady+0x18>
 800528a:	2301      	movs	r3, #1
 800528c:	e000      	b.n	8005290 <LL_RCC_PLL_IsReady+0x1a>
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800529a:	b480      	push	{r7}
 800529c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800529e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	0a1b      	lsrs	r3, r3, #8
 80052a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80052b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80052d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80052da:	4618      	mov	r0, r3
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80052e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	f003 0303 	and.w	r3, r3, #3
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80052fc:	b480      	push	{r7}
 80052fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800530a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800530e:	d101      	bne.n	8005314 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005310:	2301      	movs	r3, #1
 8005312:	e000      	b.n	8005316 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8005320:	b480      	push	{r7}
 8005322:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8005324:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005328:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800532c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005330:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005334:	d101      	bne.n	800533a <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8005336:	2301      	movs	r3, #1
 8005338:	e000      	b.n	800533c <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005346:	b480      	push	{r7}
 8005348:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800534a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800534e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005356:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800535a:	d101      	bne.n	8005360 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800535c:	2301      	movs	r3, #1
 800535e:	e000      	b.n	8005362 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800536c:	b480      	push	{r7}
 800536e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005370:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800537a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800537e:	d101      	bne.n	8005384 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005380:	2301      	movs	r3, #1
 8005382:	e000      	b.n	8005386 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005390:	b480      	push	{r7}
 8005392:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005394:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800539e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80053a2:	d101      	bne.n	80053a8 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80053a4:	2301      	movs	r3, #1
 80053a6:	e000      	b.n	80053aa <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053b4:	b590      	push	{r4, r7, lr}
 80053b6:	b08d      	sub	sp, #52	; 0x34
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e363      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0320 	and.w	r3, r3, #32
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f000 808d 	beq.w	80054ee <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053d4:	f7ff fe7d 	bl	80050d2 <LL_RCC_GetSysClkSource>
 80053d8:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053da:	f7ff ff83 	bl	80052e4 <LL_RCC_PLL_GetMainSource>
 80053de:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80053e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d005      	beq.n	80053f2 <HAL_RCC_OscConfig+0x3e>
 80053e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e8:	2b0c      	cmp	r3, #12
 80053ea:	d147      	bne.n	800547c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80053ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d144      	bne.n	800547c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d101      	bne.n	80053fe <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e347      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8005402:	f7ff fe28 	bl	8005056 <LL_RCC_MSI_GetRange>
 8005406:	4603      	mov	r3, r0
 8005408:	429c      	cmp	r4, r3
 800540a:	d914      	bls.n	8005436 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	4618      	mov	r0, r3
 8005412:	f000 fd61 	bl	8005ed8 <RCC_SetFlashLatencyFromMSIRange>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e336      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	4618      	mov	r0, r3
 8005426:	f7ff fe02 	bl	800502e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	4618      	mov	r0, r3
 8005430:	f7ff fe26 	bl	8005080 <LL_RCC_MSI_SetCalibTrimming>
 8005434:	e013      	b.n	800545e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543a:	4618      	mov	r0, r3
 800543c:	f7ff fdf7 	bl	800502e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff fe1b 	bl	8005080 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544e:	4618      	mov	r0, r3
 8005450:	f000 fd42 	bl	8005ed8 <RCC_SetFlashLatencyFromMSIRange>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d001      	beq.n	800545e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e317      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800545e:	f000 fcc9 	bl	8005df4 <HAL_RCC_GetHCLKFreq>
 8005462:	4603      	mov	r3, r0
 8005464:	4aa4      	ldr	r2, [pc, #656]	; (80056f8 <HAL_RCC_OscConfig+0x344>)
 8005466:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005468:	4ba4      	ldr	r3, [pc, #656]	; (80056fc <HAL_RCC_OscConfig+0x348>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4618      	mov	r0, r3
 800546e:	f7fc fa27 	bl	80018c0 <HAL_InitTick>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d039      	beq.n	80054ec <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e308      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	69db      	ldr	r3, [r3, #28]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d01e      	beq.n	80054c2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005484:	f7ff fda4 	bl	8004fd0 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005488:	f7fc fb78 	bl	8001b7c <HAL_GetTick>
 800548c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800548e:	e008      	b.n	80054a2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005490:	f7fc fb74 	bl	8001b7c <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e2f5      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80054a2:	f7ff fdb3 	bl	800500c <LL_RCC_MSI_IsReady>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d0f1      	beq.n	8005490 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff fdbc 	bl	800502e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a1b      	ldr	r3, [r3, #32]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f7ff fde0 	bl	8005080 <LL_RCC_MSI_SetCalibTrimming>
 80054c0:	e015      	b.n	80054ee <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80054c2:	f7ff fd94 	bl	8004fee <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80054c6:	f7fc fb59 	bl	8001b7c <HAL_GetTick>
 80054ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80054cc:	e008      	b.n	80054e0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054ce:	f7fc fb55 	bl	8001b7c <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d901      	bls.n	80054e0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e2d6      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80054e0:	f7ff fd94 	bl	800500c <LL_RCC_MSI_IsReady>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1f1      	bne.n	80054ce <HAL_RCC_OscConfig+0x11a>
 80054ea:	e000      	b.n	80054ee <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80054ec:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d047      	beq.n	800558a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054fa:	f7ff fdea 	bl	80050d2 <LL_RCC_GetSysClkSource>
 80054fe:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005500:	f7ff fef0 	bl	80052e4 <LL_RCC_PLL_GetMainSource>
 8005504:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005506:	6a3b      	ldr	r3, [r7, #32]
 8005508:	2b08      	cmp	r3, #8
 800550a:	d005      	beq.n	8005518 <HAL_RCC_OscConfig+0x164>
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	2b0c      	cmp	r3, #12
 8005510:	d108      	bne.n	8005524 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	2b03      	cmp	r3, #3
 8005516:	d105      	bne.n	8005524 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d134      	bne.n	800558a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e2b4      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800552c:	d102      	bne.n	8005534 <HAL_RCC_OscConfig+0x180>
 800552e:	f7ff fbd1 	bl	8004cd4 <LL_RCC_HSE_Enable>
 8005532:	e001      	b.n	8005538 <HAL_RCC_OscConfig+0x184>
 8005534:	f7ff fbdd 	bl	8004cf2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d012      	beq.n	8005566 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005540:	f7fc fb1c 	bl	8001b7c <HAL_GetTick>
 8005544:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005546:	e008      	b.n	800555a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005548:	f7fc fb18 	bl	8001b7c <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	2b64      	cmp	r3, #100	; 0x64
 8005554:	d901      	bls.n	800555a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e299      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800555a:	f7ff fbd9 	bl	8004d10 <LL_RCC_HSE_IsReady>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d0f1      	beq.n	8005548 <HAL_RCC_OscConfig+0x194>
 8005564:	e011      	b.n	800558a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005566:	f7fc fb09 	bl	8001b7c <HAL_GetTick>
 800556a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800556c:	e008      	b.n	8005580 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800556e:	f7fc fb05 	bl	8001b7c <HAL_GetTick>
 8005572:	4602      	mov	r2, r0
 8005574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	2b64      	cmp	r3, #100	; 0x64
 800557a:	d901      	bls.n	8005580 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	e286      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005580:	f7ff fbc6 	bl	8004d10 <LL_RCC_HSE_IsReady>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1f1      	bne.n	800556e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b00      	cmp	r3, #0
 8005594:	d04c      	beq.n	8005630 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005596:	f7ff fd9c 	bl	80050d2 <LL_RCC_GetSysClkSource>
 800559a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800559c:	f7ff fea2 	bl	80052e4 <LL_RCC_PLL_GetMainSource>
 80055a0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	2b04      	cmp	r3, #4
 80055a6:	d005      	beq.n	80055b4 <HAL_RCC_OscConfig+0x200>
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	2b0c      	cmp	r3, #12
 80055ac:	d10e      	bne.n	80055cc <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d10b      	bne.n	80055cc <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e266      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff fbe5 	bl	8004d94 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80055ca:	e031      	b.n	8005630 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d019      	beq.n	8005608 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055d4:	f7ff fbae 	bl	8004d34 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d8:	f7fc fad0 	bl	8001b7c <HAL_GetTick>
 80055dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80055de:	e008      	b.n	80055f2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055e0:	f7fc facc 	bl	8001b7c <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e24d      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80055f2:	f7ff fbbd 	bl	8004d70 <LL_RCC_HSI_IsReady>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0f1      	beq.n	80055e0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	4618      	mov	r0, r3
 8005602:	f7ff fbc7 	bl	8004d94 <LL_RCC_HSI_SetCalibTrimming>
 8005606:	e013      	b.n	8005630 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005608:	f7ff fba3 	bl	8004d52 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800560c:	f7fc fab6 	bl	8001b7c <HAL_GetTick>
 8005610:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005612:	e008      	b.n	8005626 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005614:	f7fc fab2 	bl	8001b7c <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d901      	bls.n	8005626 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e233      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8005626:	f7ff fba3 	bl	8004d70 <LL_RCC_HSI_IsReady>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1f1      	bne.n	8005614 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0308 	and.w	r3, r3, #8
 8005638:	2b00      	cmp	r3, #0
 800563a:	d106      	bne.n	800564a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005644:	2b00      	cmp	r3, #0
 8005646:	f000 80a3 	beq.w	8005790 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d076      	beq.n	8005740 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0310 	and.w	r3, r3, #16
 800565a:	2b00      	cmp	r3, #0
 800565c:	d046      	beq.n	80056ec <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800565e:	f7ff fc5a 	bl	8004f16 <LL_RCC_LSI1_IsReady>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d113      	bne.n	8005690 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8005668:	f7ff fc33 	bl	8004ed2 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800566c:	f7fc fa86 	bl	8001b7c <HAL_GetTick>
 8005670:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8005672:	e008      	b.n	8005686 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005674:	f7fc fa82 	bl	8001b7c <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b02      	cmp	r3, #2
 8005680:	d901      	bls.n	8005686 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e203      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8005686:	f7ff fc46 	bl	8004f16 <LL_RCC_LSI1_IsReady>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d0f1      	beq.n	8005674 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8005690:	f7ff fc53 	bl	8004f3a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005694:	f7fc fa72 	bl	8001b7c <HAL_GetTick>
 8005698:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800569a:	e008      	b.n	80056ae <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800569c:	f7fc fa6e 	bl	8001b7c <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b03      	cmp	r3, #3
 80056a8:	d901      	bls.n	80056ae <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e1ef      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80056ae:	f7ff fc66 	bl	8004f7e <LL_RCC_LSI2_IsReady>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0f1      	beq.n	800569c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fc70 	bl	8004fa2 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80056c2:	f7ff fc17 	bl	8004ef4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c6:	f7fc fa59 	bl	8001b7c <HAL_GetTick>
 80056ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80056cc:	e008      	b.n	80056e0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80056ce:	f7fc fa55 	bl	8001b7c <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d901      	bls.n	80056e0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e1d6      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80056e0:	f7ff fc19 	bl	8004f16 <LL_RCC_LSI1_IsReady>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1f1      	bne.n	80056ce <HAL_RCC_OscConfig+0x31a>
 80056ea:	e051      	b.n	8005790 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80056ec:	f7ff fbf1 	bl	8004ed2 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f0:	f7fc fa44 	bl	8001b7c <HAL_GetTick>
 80056f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80056f6:	e00c      	b.n	8005712 <HAL_RCC_OscConfig+0x35e>
 80056f8:	20000050 	.word	0x20000050
 80056fc:	20000054 	.word	0x20000054
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005700:	f7fc fa3c 	bl	8001b7c <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b02      	cmp	r3, #2
 800570c:	d901      	bls.n	8005712 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e1bd      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8005712:	f7ff fc00 	bl	8004f16 <LL_RCC_LSI1_IsReady>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0f1      	beq.n	8005700 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800571c:	f7ff fc1e 	bl	8004f5c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005720:	e008      	b.n	8005734 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005722:	f7fc fa2b 	bl	8001b7c <HAL_GetTick>
 8005726:	4602      	mov	r2, r0
 8005728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	2b03      	cmp	r3, #3
 800572e:	d901      	bls.n	8005734 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e1ac      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005734:	f7ff fc23 	bl	8004f7e <LL_RCC_LSI2_IsReady>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1f1      	bne.n	8005722 <HAL_RCC_OscConfig+0x36e>
 800573e:	e027      	b.n	8005790 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8005740:	f7ff fc0c 	bl	8004f5c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005744:	f7fc fa1a 	bl	8001b7c <HAL_GetTick>
 8005748:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800574a:	e008      	b.n	800575e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800574c:	f7fc fa16 	bl	8001b7c <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	2b03      	cmp	r3, #3
 8005758:	d901      	bls.n	800575e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e197      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800575e:	f7ff fc0e 	bl	8004f7e <LL_RCC_LSI2_IsReady>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1f1      	bne.n	800574c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005768:	f7ff fbc4 	bl	8004ef4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800576c:	f7fc fa06 	bl	8001b7c <HAL_GetTick>
 8005770:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8005772:	e008      	b.n	8005786 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005774:	f7fc fa02 	bl	8001b7c <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b02      	cmp	r3, #2
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e183      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8005786:	f7ff fbc6 	bl	8004f16 <LL_RCC_LSI1_IsReady>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1f1      	bne.n	8005774 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0304 	and.w	r3, r3, #4
 8005798:	2b00      	cmp	r3, #0
 800579a:	d05b      	beq.n	8005854 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800579c:	4ba7      	ldr	r3, [pc, #668]	; (8005a3c <HAL_RCC_OscConfig+0x688>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d114      	bne.n	80057d2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80057a8:	f7ff fa64 	bl	8004c74 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ac:	f7fc f9e6 	bl	8001b7c <HAL_GetTick>
 80057b0:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b4:	f7fc f9e2 	bl	8001b7c <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e163      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057c6:	4b9d      	ldr	r3, [pc, #628]	; (8005a3c <HAL_RCC_OscConfig+0x688>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0f0      	beq.n	80057b4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d102      	bne.n	80057e0 <HAL_RCC_OscConfig+0x42c>
 80057da:	f7ff fb24 	bl	8004e26 <LL_RCC_LSE_Enable>
 80057de:	e00c      	b.n	80057fa <HAL_RCC_OscConfig+0x446>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	2b05      	cmp	r3, #5
 80057e6:	d104      	bne.n	80057f2 <HAL_RCC_OscConfig+0x43e>
 80057e8:	f7ff fb3f 	bl	8004e6a <LL_RCC_LSE_EnableBypass>
 80057ec:	f7ff fb1b 	bl	8004e26 <LL_RCC_LSE_Enable>
 80057f0:	e003      	b.n	80057fa <HAL_RCC_OscConfig+0x446>
 80057f2:	f7ff fb29 	bl	8004e48 <LL_RCC_LSE_Disable>
 80057f6:	f7ff fb49 	bl	8004e8c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d014      	beq.n	800582c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005802:	f7fc f9bb 	bl	8001b7c <HAL_GetTick>
 8005806:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005808:	e00a      	b.n	8005820 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800580a:	f7fc f9b7 	bl	8001b7c <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	f241 3288 	movw	r2, #5000	; 0x1388
 8005818:	4293      	cmp	r3, r2
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e136      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005820:	f7ff fb45 	bl	8004eae <LL_RCC_LSE_IsReady>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0ef      	beq.n	800580a <HAL_RCC_OscConfig+0x456>
 800582a:	e013      	b.n	8005854 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800582c:	f7fc f9a6 	bl	8001b7c <HAL_GetTick>
 8005830:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005832:	e00a      	b.n	800584a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005834:	f7fc f9a2 	bl	8001b7c <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005842:	4293      	cmp	r3, r2
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e121      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800584a:	f7ff fb30 	bl	8004eae <LL_RCC_LSE_IsReady>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1ef      	bne.n	8005834 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800585c:	2b00      	cmp	r3, #0
 800585e:	d02c      	beq.n	80058ba <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005864:	2b00      	cmp	r3, #0
 8005866:	d014      	beq.n	8005892 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005868:	f7ff faa9 	bl	8004dbe <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800586c:	f7fc f986 	bl	8001b7c <HAL_GetTick>
 8005870:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8005872:	e008      	b.n	8005886 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005874:	f7fc f982 	bl	8001b7c <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	2b02      	cmp	r3, #2
 8005880:	d901      	bls.n	8005886 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e103      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8005886:	f7ff fabc 	bl	8004e02 <LL_RCC_HSI48_IsReady>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d0f1      	beq.n	8005874 <HAL_RCC_OscConfig+0x4c0>
 8005890:	e013      	b.n	80058ba <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005892:	f7ff faa5 	bl	8004de0 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005896:	f7fc f971 	bl	8001b7c <HAL_GetTick>
 800589a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800589c:	e008      	b.n	80058b0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800589e:	f7fc f96d 	bl	8001b7c <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d901      	bls.n	80058b0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e0ee      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80058b0:	f7ff faa7 	bl	8004e02 <LL_RCC_HSI48_IsReady>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1f1      	bne.n	800589e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f000 80e4 	beq.w	8005a8c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058c4:	f7ff fc05 	bl	80050d2 <LL_RCC_GetSysClkSource>
 80058c8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80058ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	f040 80b4 	bne.w	8005a44 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f003 0203 	and.w	r2, r3, #3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d123      	bne.n	8005932 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d11c      	bne.n	8005932 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	0a1b      	lsrs	r3, r3, #8
 80058fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005904:	429a      	cmp	r2, r3
 8005906:	d114      	bne.n	8005932 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005912:	429a      	cmp	r2, r3
 8005914:	d10d      	bne.n	8005932 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005920:	429a      	cmp	r2, r3
 8005922:	d106      	bne.n	8005932 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800592e:	429a      	cmp	r2, r3
 8005930:	d05d      	beq.n	80059ee <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	2b0c      	cmp	r3, #12
 8005936:	d058      	beq.n	80059ea <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005938:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d001      	beq.n	800594a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e0a1      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800594a:	f7ff fc85 	bl	8005258 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800594e:	f7fc f915 	bl	8001b7c <HAL_GetTick>
 8005952:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005954:	e008      	b.n	8005968 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005956:	f7fc f911 	bl	8001b7c <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	2b02      	cmp	r3, #2
 8005962:	d901      	bls.n	8005968 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e092      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005968:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1ef      	bne.n	8005956 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005976:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800597a:	68da      	ldr	r2, [r3, #12]
 800597c:	4b30      	ldr	r3, [pc, #192]	; (8005a40 <HAL_RCC_OscConfig+0x68c>)
 800597e:	4013      	ands	r3, r2
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005988:	4311      	orrs	r1, r2
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800598e:	0212      	lsls	r2, r2, #8
 8005990:	4311      	orrs	r1, r2
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005996:	4311      	orrs	r1, r2
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800599c:	4311      	orrs	r1, r2
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80059a2:	430a      	orrs	r2, r1
 80059a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059a8:	4313      	orrs	r3, r2
 80059aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80059ac:	f7ff fc45 	bl	800523a <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80059c0:	f7fc f8dc 	bl	8001b7c <HAL_GetTick>
 80059c4:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059c8:	f7fc f8d8 	bl	8001b7c <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e059      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d0ef      	beq.n	80059c8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059e8:	e050      	b.n	8005a8c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e04f      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d147      	bne.n	8005a8c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80059fc:	f7ff fc1d 	bl	800523a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a0e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005a10:	f7fc f8b4 	bl	8001b7c <HAL_GetTick>
 8005a14:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a16:	e008      	b.n	8005a2a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a18:	f7fc f8b0 	bl	8001b7c <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	d901      	bls.n	8005a2a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e031      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d0ef      	beq.n	8005a18 <HAL_RCC_OscConfig+0x664>
 8005a38:	e028      	b.n	8005a8c <HAL_RCC_OscConfig+0x6d8>
 8005a3a:	bf00      	nop
 8005a3c:	58000400 	.word	0x58000400
 8005a40:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	2b0c      	cmp	r3, #12
 8005a48:	d01e      	beq.n	8005a88 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a4a:	f7ff fc05 	bl	8005258 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a4e:	f7fc f895 	bl	8001b7c <HAL_GetTick>
 8005a52:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a56:	f7fc f891 	bl	8001b7c <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e012      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1ef      	bne.n	8005a56 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005a76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a7a:	68da      	ldr	r2, [r3, #12]
 8005a7c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a80:	4b05      	ldr	r3, [pc, #20]	; (8005a98 <HAL_RCC_OscConfig+0x6e4>)
 8005a82:	4013      	ands	r3, r2
 8005a84:	60cb      	str	r3, [r1, #12]
 8005a86:	e001      	b.n	8005a8c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e000      	b.n	8005a8e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3734      	adds	r7, #52	; 0x34
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd90      	pop	{r4, r7, pc}
 8005a96:	bf00      	nop
 8005a98:	eefefffc 	.word	0xeefefffc

08005a9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e12d      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ab0:	4b98      	ldr	r3, [pc, #608]	; (8005d14 <HAL_RCC_ClockConfig+0x278>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0307 	and.w	r3, r3, #7
 8005ab8:	683a      	ldr	r2, [r7, #0]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d91b      	bls.n	8005af6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005abe:	4b95      	ldr	r3, [pc, #596]	; (8005d14 <HAL_RCC_ClockConfig+0x278>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f023 0207 	bic.w	r2, r3, #7
 8005ac6:	4993      	ldr	r1, [pc, #588]	; (8005d14 <HAL_RCC_ClockConfig+0x278>)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ace:	f7fc f855 	bl	8001b7c <HAL_GetTick>
 8005ad2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ad4:	e008      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005ad6:	f7fc f851 	bl	8001b7c <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d901      	bls.n	8005ae8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e111      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ae8:	4b8a      	ldr	r3, [pc, #552]	; (8005d14 <HAL_RCC_ClockConfig+0x278>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0307 	and.w	r3, r3, #7
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d1ef      	bne.n	8005ad6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d016      	beq.n	8005b30 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7ff faef 	bl	80050ea <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b0c:	f7fc f836 	bl	8001b7c <HAL_GetTick>
 8005b10:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005b12:	e008      	b.n	8005b26 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b14:	f7fc f832 	bl	8001b7c <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d901      	bls.n	8005b26 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e0f2      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005b26:	f7ff fbe9 	bl	80052fc <LL_RCC_IsActiveFlag_HPRE>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d0f1      	beq.n	8005b14 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0320 	and.w	r3, r3, #32
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d016      	beq.n	8005b6a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	695b      	ldr	r3, [r3, #20]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f7ff fae6 	bl	8005112 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b46:	f7fc f819 	bl	8001b7c <HAL_GetTick>
 8005b4a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005b4c:	e008      	b.n	8005b60 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b4e:	f7fc f815 	bl	8001b7c <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	2b02      	cmp	r3, #2
 8005b5a:	d901      	bls.n	8005b60 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e0d5      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005b60:	f7ff fbde 	bl	8005320 <LL_RCC_IsActiveFlag_C2HPRE>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d0f1      	beq.n	8005b4e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d016      	beq.n	8005ba4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7ff fadf 	bl	800513e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b80:	f7fb fffc 	bl	8001b7c <HAL_GetTick>
 8005b84:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005b86:	e008      	b.n	8005b9a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b88:	f7fb fff8 	bl	8001b7c <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e0b8      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005b9a:	f7ff fbd4 	bl	8005346 <LL_RCC_IsActiveFlag_SHDHPRE>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d0f1      	beq.n	8005b88 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0304 	and.w	r3, r3, #4
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d016      	beq.n	8005bde <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7ff fad9 	bl	800516c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005bba:	f7fb ffdf 	bl	8001b7c <HAL_GetTick>
 8005bbe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005bc0:	e008      	b.n	8005bd4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005bc2:	f7fb ffdb 	bl	8001b7c <HAL_GetTick>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d901      	bls.n	8005bd4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e09b      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005bd4:	f7ff fbca 	bl	800536c <LL_RCC_IsActiveFlag_PPRE1>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d0f1      	beq.n	8005bc2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0308 	and.w	r3, r3, #8
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d017      	beq.n	8005c1a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	00db      	lsls	r3, r3, #3
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7ff facf 	bl	8005194 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005bf6:	f7fb ffc1 	bl	8001b7c <HAL_GetTick>
 8005bfa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005bfc:	e008      	b.n	8005c10 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005bfe:	f7fb ffbd 	bl	8001b7c <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d901      	bls.n	8005c10 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e07d      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005c10:	f7ff fbbe 	bl	8005390 <LL_RCC_IsActiveFlag_PPRE2>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d0f1      	beq.n	8005bfe <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d043      	beq.n	8005cae <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d106      	bne.n	8005c3c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005c2e:	f7ff f86f 	bl	8004d10 <LL_RCC_HSE_IsReady>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d11e      	bne.n	8005c76 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e067      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	2b03      	cmp	r3, #3
 8005c42:	d106      	bne.n	8005c52 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005c44:	f7ff fb17 	bl	8005276 <LL_RCC_PLL_IsReady>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d113      	bne.n	8005c76 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e05c      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d106      	bne.n	8005c68 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005c5a:	f7ff f9d7 	bl	800500c <LL_RCC_MSI_IsReady>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d108      	bne.n	8005c76 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e051      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005c68:	f7ff f882 	bl	8004d70 <LL_RCC_HSI_IsReady>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e04a      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7ff fa15 	bl	80050aa <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c80:	f7fb ff7c 	bl	8001b7c <HAL_GetTick>
 8005c84:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c86:	e00a      	b.n	8005c9e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c88:	f7fb ff78 	bl	8001b7c <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e036      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c9e:	f7ff fa18 	bl	80050d2 <LL_RCC_GetSysClkSource>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d1ec      	bne.n	8005c88 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cae:	4b19      	ldr	r3, [pc, #100]	; (8005d14 <HAL_RCC_ClockConfig+0x278>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0307 	and.w	r3, r3, #7
 8005cb6:	683a      	ldr	r2, [r7, #0]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d21b      	bcs.n	8005cf4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cbc:	4b15      	ldr	r3, [pc, #84]	; (8005d14 <HAL_RCC_ClockConfig+0x278>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f023 0207 	bic.w	r2, r3, #7
 8005cc4:	4913      	ldr	r1, [pc, #76]	; (8005d14 <HAL_RCC_ClockConfig+0x278>)
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ccc:	f7fb ff56 	bl	8001b7c <HAL_GetTick>
 8005cd0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd2:	e008      	b.n	8005ce6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005cd4:	f7fb ff52 	bl	8001b7c <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	2b02      	cmp	r3, #2
 8005ce0:	d901      	bls.n	8005ce6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e012      	b.n	8005d0c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ce6:	4b0b      	ldr	r3, [pc, #44]	; (8005d14 <HAL_RCC_ClockConfig+0x278>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0307 	and.w	r3, r3, #7
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d1ef      	bne.n	8005cd4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005cf4:	f000 f87e 	bl	8005df4 <HAL_RCC_GetHCLKFreq>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	4a07      	ldr	r2, [pc, #28]	; (8005d18 <HAL_RCC_ClockConfig+0x27c>)
 8005cfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005cfe:	f7fb ff49 	bl	8001b94 <HAL_GetTickPrio>
 8005d02:	4603      	mov	r3, r0
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7fb fddb 	bl	80018c0 <HAL_InitTick>
 8005d0a:	4603      	mov	r3, r0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	58004000 	.word	0x58004000
 8005d18:	20000050 	.word	0x20000050

08005d1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d1c:	b590      	push	{r4, r7, lr}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d22:	f7ff f9d6 	bl	80050d2 <LL_RCC_GetSysClkSource>
 8005d26:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10a      	bne.n	8005d44 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005d2e:	f7ff f992 	bl	8005056 <LL_RCC_MSI_GetRange>
 8005d32:	4603      	mov	r3, r0
 8005d34:	091b      	lsrs	r3, r3, #4
 8005d36:	f003 030f 	and.w	r3, r3, #15
 8005d3a:	4a2b      	ldr	r2, [pc, #172]	; (8005de8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d40:	60fb      	str	r3, [r7, #12]
 8005d42:	e04b      	b.n	8005ddc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b04      	cmp	r3, #4
 8005d48:	d102      	bne.n	8005d50 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005d4a:	4b28      	ldr	r3, [pc, #160]	; (8005dec <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	e045      	b.n	8005ddc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b08      	cmp	r3, #8
 8005d54:	d10a      	bne.n	8005d6c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005d56:	f7fe ffab 	bl	8004cb0 <LL_RCC_HSE_IsEnabledDiv2>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d102      	bne.n	8005d66 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005d60:	4b22      	ldr	r3, [pc, #136]	; (8005dec <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	e03a      	b.n	8005ddc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005d66:	4b22      	ldr	r3, [pc, #136]	; (8005df0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005d68:	60fb      	str	r3, [r7, #12]
 8005d6a:	e037      	b.n	8005ddc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005d6c:	f7ff faba 	bl	80052e4 <LL_RCC_PLL_GetMainSource>
 8005d70:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	d003      	beq.n	8005d80 <HAL_RCC_GetSysClockFreq+0x64>
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b03      	cmp	r3, #3
 8005d7c:	d003      	beq.n	8005d86 <HAL_RCC_GetSysClockFreq+0x6a>
 8005d7e:	e00d      	b.n	8005d9c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005d80:	4b1a      	ldr	r3, [pc, #104]	; (8005dec <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d82:	60bb      	str	r3, [r7, #8]
        break;
 8005d84:	e015      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005d86:	f7fe ff93 	bl	8004cb0 <LL_RCC_HSE_IsEnabledDiv2>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d102      	bne.n	8005d96 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005d90:	4b16      	ldr	r3, [pc, #88]	; (8005dec <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d92:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005d94:	e00d      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005d96:	4b16      	ldr	r3, [pc, #88]	; (8005df0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005d98:	60bb      	str	r3, [r7, #8]
        break;
 8005d9a:	e00a      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005d9c:	f7ff f95b 	bl	8005056 <LL_RCC_MSI_GetRange>
 8005da0:	4603      	mov	r3, r0
 8005da2:	091b      	lsrs	r3, r3, #4
 8005da4:	f003 030f 	and.w	r3, r3, #15
 8005da8:	4a0f      	ldr	r2, [pc, #60]	; (8005de8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005daa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dae:	60bb      	str	r3, [r7, #8]
        break;
 8005db0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005db2:	f7ff fa72 	bl	800529a <LL_RCC_PLL_GetN>
 8005db6:	4602      	mov	r2, r0
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	fb03 f402 	mul.w	r4, r3, r2
 8005dbe:	f7ff fa85 	bl	80052cc <LL_RCC_PLL_GetDivider>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	091b      	lsrs	r3, r3, #4
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	fbb4 f4f3 	udiv	r4, r4, r3
 8005dcc:	f7ff fa72 	bl	80052b4 <LL_RCC_PLL_GetR>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	0f5b      	lsrs	r3, r3, #29
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	fbb4 f3f3 	udiv	r3, r4, r3
 8005dda:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3714      	adds	r7, #20
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd90      	pop	{r4, r7, pc}
 8005de6:	bf00      	nop
 8005de8:	0800f7b0 	.word	0x0800f7b0
 8005dec:	00f42400 	.word	0x00f42400
 8005df0:	01e84800 	.word	0x01e84800

08005df4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005df4:	b598      	push	{r3, r4, r7, lr}
 8005df6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005df8:	f7ff ff90 	bl	8005d1c <HAL_RCC_GetSysClockFreq>
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	f7ff f9dd 	bl	80051bc <LL_RCC_GetAHBPrescaler>
 8005e02:	4603      	mov	r3, r0
 8005e04:	091b      	lsrs	r3, r3, #4
 8005e06:	f003 030f 	and.w	r3, r3, #15
 8005e0a:	4a03      	ldr	r2, [pc, #12]	; (8005e18 <HAL_RCC_GetHCLKFreq+0x24>)
 8005e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e10:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	bd98      	pop	{r3, r4, r7, pc}
 8005e18:	0800f750 	.word	0x0800f750

08005e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e1c:	b598      	push	{r3, r4, r7, lr}
 8005e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005e20:	f7ff ffe8 	bl	8005df4 <HAL_RCC_GetHCLKFreq>
 8005e24:	4604      	mov	r4, r0
 8005e26:	f7ff f9f0 	bl	800520a <LL_RCC_GetAPB1Prescaler>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	0a1b      	lsrs	r3, r3, #8
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	4a04      	ldr	r2, [pc, #16]	; (8005e44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e38:	f003 031f 	and.w	r3, r3, #31
 8005e3c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	bd98      	pop	{r3, r4, r7, pc}
 8005e44:	0800f790 	.word	0x0800f790

08005e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e48:	b598      	push	{r3, r4, r7, lr}
 8005e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005e4c:	f7ff ffd2 	bl	8005df4 <HAL_RCC_GetHCLKFreq>
 8005e50:	4604      	mov	r4, r0
 8005e52:	f7ff f9e6 	bl	8005222 <LL_RCC_GetAPB2Prescaler>
 8005e56:	4603      	mov	r3, r0
 8005e58:	0adb      	lsrs	r3, r3, #11
 8005e5a:	f003 0307 	and.w	r3, r3, #7
 8005e5e:	4a04      	ldr	r2, [pc, #16]	; (8005e70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e64:	f003 031f 	and.w	r3, r3, #31
 8005e68:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	bd98      	pop	{r3, r4, r7, pc}
 8005e70:	0800f790 	.word	0x0800f790

08005e74 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	226f      	movs	r2, #111	; 0x6f
 8005e82:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8005e84:	f7ff f925 	bl	80050d2 <LL_RCC_GetSysClkSource>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8005e8e:	f7ff f995 	bl	80051bc <LL_RCC_GetAHBPrescaler>
 8005e92:	4602      	mov	r2, r0
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8005e98:	f7ff f9b7 	bl	800520a <LL_RCC_GetAPB1Prescaler>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8005ea2:	f7ff f9be 	bl	8005222 <LL_RCC_GetAPB2Prescaler>
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8005eac:	f7ff f992 	bl	80051d4 <LL_C2_RCC_GetAHBPrescaler>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8005eb6:	f7ff f99a 	bl	80051ee <LL_RCC_GetAHB4Prescaler>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005ec0:	4b04      	ldr	r3, [pc, #16]	; (8005ed4 <HAL_RCC_GetClockConfig+0x60>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0207 	and.w	r2, r3, #7
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	601a      	str	r2, [r3, #0]
}
 8005ecc:	bf00      	nop
 8005ece:	3708      	adds	r7, #8
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	58004000 	.word	0x58004000

08005ed8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005ed8:	b590      	push	{r4, r7, lr}
 8005eda:	b085      	sub	sp, #20
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2bb0      	cmp	r3, #176	; 0xb0
 8005ee4:	d903      	bls.n	8005eee <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8005ee6:	4b15      	ldr	r3, [pc, #84]	; (8005f3c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eea:	60fb      	str	r3, [r7, #12]
 8005eec:	e007      	b.n	8005efe <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	091b      	lsrs	r3, r3, #4
 8005ef2:	f003 030f 	and.w	r3, r3, #15
 8005ef6:	4a11      	ldr	r2, [pc, #68]	; (8005f3c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005efc:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005efe:	f7ff f976 	bl	80051ee <LL_RCC_GetAHB4Prescaler>
 8005f02:	4603      	mov	r3, r0
 8005f04:	091b      	lsrs	r3, r3, #4
 8005f06:	f003 030f 	and.w	r3, r3, #15
 8005f0a:	4a0d      	ldr	r2, [pc, #52]	; (8005f40 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f16:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	4a0a      	ldr	r2, [pc, #40]	; (8005f44 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8005f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f20:	0c9c      	lsrs	r4, r3, #18
 8005f22:	f7fe feb7 	bl	8004c94 <HAL_PWREx_GetVoltageRange>
 8005f26:	4603      	mov	r3, r0
 8005f28:	4619      	mov	r1, r3
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	f000 f80c 	bl	8005f48 <RCC_SetFlashLatency>
 8005f30:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3714      	adds	r7, #20
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd90      	pop	{r4, r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	0800f7b0 	.word	0x0800f7b0
 8005f40:	0800f750 	.word	0x0800f750
 8005f44:	431bde83 	.word	0x431bde83

08005f48 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005f48:	b590      	push	{r4, r7, lr}
 8005f4a:	b093      	sub	sp, #76	; 0x4c
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005f52:	4b37      	ldr	r3, [pc, #220]	; (8006030 <RCC_SetFlashLatency+0xe8>)
 8005f54:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8005f58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f5a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005f5e:	4a35      	ldr	r2, [pc, #212]	; (8006034 <RCC_SetFlashLatency+0xec>)
 8005f60:	f107 031c 	add.w	r3, r7, #28
 8005f64:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005f6a:	4b33      	ldr	r3, [pc, #204]	; (8006038 <RCC_SetFlashLatency+0xf0>)
 8005f6c:	f107 040c 	add.w	r4, r7, #12
 8005f70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f72:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005f76:	2300      	movs	r3, #0
 8005f78:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f80:	d11a      	bne.n	8005fb8 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005f82:	2300      	movs	r3, #0
 8005f84:	643b      	str	r3, [r7, #64]	; 0x40
 8005f86:	e013      	b.n	8005fb0 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005f88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	3348      	adds	r3, #72	; 0x48
 8005f8e:	443b      	add	r3, r7
 8005f90:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d807      	bhi.n	8005faa <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005f9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	3348      	adds	r3, #72	; 0x48
 8005fa0:	443b      	add	r3, r7
 8005fa2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005fa6:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8005fa8:	e020      	b.n	8005fec <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005faa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fac:	3301      	adds	r3, #1
 8005fae:	643b      	str	r3, [r7, #64]	; 0x40
 8005fb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fb2:	2b03      	cmp	r3, #3
 8005fb4:	d9e8      	bls.n	8005f88 <RCC_SetFlashLatency+0x40>
 8005fb6:	e019      	b.n	8005fec <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005fb8:	2300      	movs	r3, #0
 8005fba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fbc:	e013      	b.n	8005fe6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	3348      	adds	r3, #72	; 0x48
 8005fc4:	443b      	add	r3, r7
 8005fc6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d807      	bhi.n	8005fe0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	3348      	adds	r3, #72	; 0x48
 8005fd6:	443b      	add	r3, r7
 8005fd8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005fdc:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8005fde:	e005      	b.n	8005fec <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d9e8      	bls.n	8005fbe <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005fec:	4b13      	ldr	r3, [pc, #76]	; (800603c <RCC_SetFlashLatency+0xf4>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f023 0207 	bic.w	r2, r3, #7
 8005ff4:	4911      	ldr	r1, [pc, #68]	; (800603c <RCC_SetFlashLatency+0xf4>)
 8005ff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005ffc:	f7fb fdbe 	bl	8001b7c <HAL_GetTick>
 8006000:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006002:	e008      	b.n	8006016 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006004:	f7fb fdba 	bl	8001b7c <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d901      	bls.n	8006016 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e007      	b.n	8006026 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006016:	4b09      	ldr	r3, [pc, #36]	; (800603c <RCC_SetFlashLatency+0xf4>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 0307 	and.w	r3, r3, #7
 800601e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006020:	429a      	cmp	r2, r3
 8006022:	d1ef      	bne.n	8006004 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	374c      	adds	r7, #76	; 0x4c
 800602a:	46bd      	mov	sp, r7
 800602c:	bd90      	pop	{r4, r7, pc}
 800602e:	bf00      	nop
 8006030:	0800f630 	.word	0x0800f630
 8006034:	0800f640 	.word	0x0800f640
 8006038:	0800f64c 	.word	0x0800f64c
 800603c:	58004000 	.word	0x58004000

08006040 <LL_RCC_LSE_IsEnabled>:
{
 8006040:	b480      	push	{r7}
 8006042:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006044:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800604c:	f003 0301 	and.w	r3, r3, #1
 8006050:	2b01      	cmp	r3, #1
 8006052:	d101      	bne.n	8006058 <LL_RCC_LSE_IsEnabled+0x18>
 8006054:	2301      	movs	r3, #1
 8006056:	e000      	b.n	800605a <LL_RCC_LSE_IsEnabled+0x1a>
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <LL_RCC_LSE_IsReady>:
{
 8006064:	b480      	push	{r7}
 8006066:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800606c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b02      	cmp	r3, #2
 8006076:	d101      	bne.n	800607c <LL_RCC_LSE_IsReady+0x18>
 8006078:	2301      	movs	r3, #1
 800607a:	e000      	b.n	800607e <LL_RCC_LSE_IsReady+0x1a>
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <LL_RCC_MSI_EnablePLLMode>:
{
 8006088:	b480      	push	{r7}
 800608a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 800608c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006096:	f043 0304 	orr.w	r3, r3, #4
 800609a:	6013      	str	r3, [r2, #0]
}
 800609c:	bf00      	nop
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <LL_RCC_SetRFWKPClockSource>:
{
 80060a6:	b480      	push	{r7}
 80060a8:	b083      	sub	sp, #12
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80060ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060b6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80060ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80060c6:	bf00      	nop
 80060c8:	370c      	adds	r7, #12
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr

080060d2 <LL_RCC_SetSMPSClockSource>:
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80060da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e0:	f023 0203 	bic.w	r2, r3, #3
 80060e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	624b      	str	r3, [r1, #36]	; 0x24
}
 80060ee:	bf00      	nop
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr

080060fa <LL_RCC_SetSMPSPrescaler>:
{
 80060fa:	b480      	push	{r7}
 80060fc:	b083      	sub	sp, #12
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006102:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006108:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800610c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4313      	orrs	r3, r2
 8006114:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006116:	bf00      	nop
 8006118:	370c      	adds	r7, #12
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr

08006122 <LL_RCC_SetUSARTClockSource>:
{
 8006122:	b480      	push	{r7}
 8006124:	b083      	sub	sp, #12
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800612a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800612e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006132:	f023 0203 	bic.w	r2, r3, #3
 8006136:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4313      	orrs	r3, r2
 800613e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006142:	bf00      	nop
 8006144:	370c      	adds	r7, #12
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr

0800614e <LL_RCC_SetLPUARTClockSource>:
{
 800614e:	b480      	push	{r7}
 8006150:	b083      	sub	sp, #12
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006156:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800615a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800615e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006162:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4313      	orrs	r3, r2
 800616a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800616e:	bf00      	nop
 8006170:	370c      	adds	r7, #12
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <LL_RCC_SetI2CClockSource>:
{
 800617a:	b480      	push	{r7}
 800617c:	b083      	sub	sp, #12
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006182:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006186:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	091b      	lsrs	r3, r3, #4
 800618e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006192:	43db      	mvns	r3, r3
 8006194:	401a      	ands	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800619e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061a2:	4313      	orrs	r3, r2
 80061a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <LL_RCC_SetLPTIMClockSource>:
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80061bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	0c1b      	lsrs	r3, r3, #16
 80061c8:	041b      	lsls	r3, r3, #16
 80061ca:	43db      	mvns	r3, r3
 80061cc:	401a      	ands	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	041b      	lsls	r3, r3, #16
 80061d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061d6:	4313      	orrs	r3, r2
 80061d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <LL_RCC_SetSAIClockSource>:
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80061f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80061fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4313      	orrs	r3, r2
 8006204:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006208:	bf00      	nop
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <LL_RCC_SetRNGClockSource>:
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800621c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006224:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006228:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4313      	orrs	r3, r2
 8006230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <LL_RCC_SetCLK48ClockSource>:
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006248:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800624c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006250:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006254:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4313      	orrs	r3, r2
 800625c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <LL_RCC_SetUSBClockSource>:
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f7ff ffe3 	bl	8006240 <LL_RCC_SetCLK48ClockSource>
}
 800627a:	bf00      	nop
 800627c:	3708      	adds	r7, #8
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <LL_RCC_SetADCClockSource>:
{
 8006282:	b480      	push	{r7}
 8006284:	b083      	sub	sp, #12
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800628a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800628e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006292:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006296:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4313      	orrs	r3, r2
 800629e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80062a2:	bf00      	nop
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr

080062ae <LL_RCC_SetRTCClockSource>:
{
 80062ae:	b480      	push	{r7}
 80062b0:	b083      	sub	sp, #12
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80062b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80062ce:	bf00      	nop
 80062d0:	370c      	adds	r7, #12
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <LL_RCC_GetRTCClockSource>:
{
 80062da:	b480      	push	{r7}
 80062dc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80062de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <LL_RCC_ForceBackupDomainReset>:
{
 80062f4:	b480      	push	{r7}
 80062f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80062f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006300:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006308:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800630c:	bf00      	nop
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr

08006316 <LL_RCC_ReleaseBackupDomainReset>:
{
 8006316:	b480      	push	{r7}
 8006318:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800631a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800631e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006322:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006326:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800632a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800632e:	bf00      	nop
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <LL_RCC_PLLSAI1_Enable>:
{
 8006338:	b480      	push	{r7}
 800633a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800633c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006346:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800634a:	6013      	str	r3, [r2, #0]
}
 800634c:	bf00      	nop
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <LL_RCC_PLLSAI1_Disable>:
{
 8006356:	b480      	push	{r7}
 8006358:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800635a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006364:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006368:	6013      	str	r3, [r2, #0]
}
 800636a:	bf00      	nop
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <LL_RCC_PLLSAI1_IsReady>:
{
 8006374:	b480      	push	{r7}
 8006376:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006378:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006382:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006386:	d101      	bne.n	800638c <LL_RCC_PLLSAI1_IsReady+0x18>
 8006388:	2301      	movs	r3, #1
 800638a:	e000      	b.n	800638e <LL_RCC_PLLSAI1_IsReady+0x1a>
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b088      	sub	sp, #32
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80063a0:	2300      	movs	r3, #0
 80063a2:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80063a4:	2300      	movs	r3, #0
 80063a6:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d034      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80063bc:	d021      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80063be:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80063c2:	d81b      	bhi.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80063c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80063c8:	d01d      	beq.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80063ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80063ce:	d815      	bhi.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d00b      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x54>
 80063d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063d8:	d110      	bne.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80063da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063e8:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80063ea:	e00d      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	3304      	adds	r3, #4
 80063f0:	4618      	mov	r0, r3
 80063f2:	f000 f94d 	bl	8006690 <RCCEx_PLLSAI1_ConfigNP>
 80063f6:	4603      	mov	r3, r0
 80063f8:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80063fa:	e005      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	77fb      	strb	r3, [r7, #31]
        break;
 8006400:	e002      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8006402:	bf00      	nop
 8006404:	e000      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8006406:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006408:	7ffb      	ldrb	r3, [r7, #31]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d105      	bne.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006412:	4618      	mov	r0, r3
 8006414:	f7ff fee8 	bl	80061e8 <LL_RCC_SetSAIClockSource>
 8006418:	e001      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800641a:	7ffb      	ldrb	r3, [r7, #31]
 800641c:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006426:	2b00      	cmp	r3, #0
 8006428:	d046      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800642a:	f7ff ff56 	bl	80062da <LL_RCC_GetRTCClockSource>
 800642e:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006434:	69ba      	ldr	r2, [r7, #24]
 8006436:	429a      	cmp	r2, r3
 8006438:	d03c      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800643a:	f7fe fc1b 	bl	8004c74 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d105      	bne.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006448:	4618      	mov	r0, r3
 800644a:	f7ff ff30 	bl	80062ae <LL_RCC_SetRTCClockSource>
 800644e:	e02e      	b.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8006450:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006458:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800645a:	f7ff ff4b 	bl	80062f4 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800645e:	f7ff ff5a 	bl	8006316 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646c:	4313      	orrs	r3, r2
 800646e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8006470:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800647a:	f7ff fde1 	bl	8006040 <LL_RCC_LSE_IsEnabled>
 800647e:	4603      	mov	r3, r0
 8006480:	2b01      	cmp	r3, #1
 8006482:	d114      	bne.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006484:	f7fb fb7a 	bl	8001b7c <HAL_GetTick>
 8006488:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800648a:	e00b      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800648c:	f7fb fb76 	bl	8001b7c <HAL_GetTick>
 8006490:	4602      	mov	r2, r0
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	f241 3288 	movw	r2, #5000	; 0x1388
 800649a:	4293      	cmp	r3, r2
 800649c:	d902      	bls.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	77fb      	strb	r3, [r7, #31]
              break;
 80064a2:	e004      	b.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80064a4:	f7ff fdde 	bl	8006064 <LL_RCC_LSE_IsReady>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d1ee      	bne.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80064ae:	7ffb      	ldrb	r3, [r7, #31]
 80064b0:	77bb      	strb	r3, [r7, #30]
 80064b2:	e001      	b.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b4:	7ffb      	ldrb	r3, [r7, #31]
 80064b6:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0301 	and.w	r3, r3, #1
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d004      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff fe2a 	bl	8006122 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d004      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	4618      	mov	r0, r3
 80064e0:	f7ff fe35 	bl	800614e <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0310 	and.w	r3, r3, #16
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d004      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f4:	4618      	mov	r0, r3
 80064f6:	f7ff fe5d 	bl	80061b4 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 0320 	and.w	r3, r3, #32
 8006502:	2b00      	cmp	r3, #0
 8006504:	d004      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800650a:	4618      	mov	r0, r3
 800650c:	f7ff fe52 	bl	80061b4 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 0304 	and.w	r3, r3, #4
 8006518:	2b00      	cmp	r3, #0
 800651a:	d004      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	4618      	mov	r0, r3
 8006522:	f7ff fe2a 	bl	800617a <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 0308 	and.w	r3, r3, #8
 800652e:	2b00      	cmp	r3, #0
 8006530:	d004      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006536:	4618      	mov	r0, r3
 8006538:	f7ff fe1f 	bl	800617a <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006544:	2b00      	cmp	r3, #0
 8006546:	d022      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800654c:	4618      	mov	r0, r3
 800654e:	f7ff fe8d 	bl	800626c <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006556:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800655a:	d107      	bne.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800655c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006566:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800656a:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006570:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006574:	d10b      	bne.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	3304      	adds	r3, #4
 800657a:	4618      	mov	r0, r3
 800657c:	f000 f8e3 	bl	8006746 <RCCEx_PLLSAI1_ConfigNQ>
 8006580:	4603      	mov	r3, r0
 8006582:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006584:	7ffb      	ldrb	r3, [r7, #31]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d001      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800658a:	7ffb      	ldrb	r3, [r7, #31]
 800658c:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006596:	2b00      	cmp	r3, #0
 8006598:	d02b      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065a2:	d008      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065ac:	d003      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d105      	bne.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7ff fe2a 	bl	8006214 <LL_RCC_SetRNGClockSource>
 80065c0:	e00a      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065ca:	60fb      	str	r3, [r7, #12]
 80065cc:	2000      	movs	r0, #0
 80065ce:	f7ff fe21 	bl	8006214 <LL_RCC_SetRNGClockSource>
 80065d2:	68f8      	ldr	r0, [r7, #12]
 80065d4:	f7ff fe34 	bl	8006240 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065dc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80065e0:	d107      	bne.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80065e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80065f0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d022      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006602:	4618      	mov	r0, r3
 8006604:	f7ff fe3d 	bl	8006282 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800660c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006610:	d107      	bne.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006612:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800661c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006620:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006626:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800662a:	d10b      	bne.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	3304      	adds	r3, #4
 8006630:	4618      	mov	r0, r3
 8006632:	f000 f8e3 	bl	80067fc <RCCEx_PLLSAI1_ConfigNR>
 8006636:	4603      	mov	r3, r0
 8006638:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800663a:	7ffb      	ldrb	r3, [r7, #31]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d001      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8006640:	7ffb      	ldrb	r3, [r7, #31]
 8006642:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d004      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006654:	4618      	mov	r0, r3
 8006656:	f7ff fd26 	bl	80060a6 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d009      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800666a:	4618      	mov	r0, r3
 800666c:	f7ff fd45 	bl	80060fa <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006674:	4618      	mov	r0, r3
 8006676:	f7ff fd2c 	bl	80060d2 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800667a:	7fbb      	ldrb	r3, [r7, #30]
}
 800667c:	4618      	mov	r0, r3
 800667e:	3720      	adds	r7, #32
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8006688:	f7ff fcfe 	bl	8006088 <LL_RCC_MSI_EnablePLLMode>
}
 800668c:	bf00      	nop
 800668e:	bd80      	pop	{r7, pc}

08006690 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006698:	2300      	movs	r3, #0
 800669a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800669c:	f7ff fe5b 	bl	8006356 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80066a0:	f7fb fa6c 	bl	8001b7c <HAL_GetTick>
 80066a4:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80066a6:	e009      	b.n	80066bc <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80066a8:	f7fb fa68 	bl	8001b7c <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d902      	bls.n	80066bc <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	73fb      	strb	r3, [r7, #15]
      break;
 80066ba:	e004      	b.n	80066c6 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80066bc:	f7ff fe5a 	bl	8006374 <LL_RCC_PLLSAI1_IsReady>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1f0      	bne.n	80066a8 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80066c6:	7bfb      	ldrb	r3, [r7, #15]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d137      	bne.n	800673c <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80066cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	021b      	lsls	r3, r3, #8
 80066dc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80066e0:	4313      	orrs	r3, r2
 80066e2:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80066e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80066f6:	4313      	orrs	r3, r2
 80066f8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80066fa:	f7ff fe1d 	bl	8006338 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066fe:	f7fb fa3d 	bl	8001b7c <HAL_GetTick>
 8006702:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006704:	e009      	b.n	800671a <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006706:	f7fb fa39 	bl	8001b7c <HAL_GetTick>
 800670a:	4602      	mov	r2, r0
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	2b02      	cmp	r3, #2
 8006712:	d902      	bls.n	800671a <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	73fb      	strb	r3, [r7, #15]
        break;
 8006718:	e004      	b.n	8006724 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800671a:	f7ff fe2b 	bl	8006374 <LL_RCC_PLLSAI1_IsReady>
 800671e:	4603      	mov	r3, r0
 8006720:	2b01      	cmp	r3, #1
 8006722:	d1f0      	bne.n	8006706 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8006724:	7bfb      	ldrb	r3, [r7, #15]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d108      	bne.n	800673c <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800672a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800672e:	691a      	ldr	r2, [r3, #16]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006738:	4313      	orrs	r3, r2
 800673a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800673c:	7bfb      	ldrb	r3, [r7, #15]
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}

08006746 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006746:	b580      	push	{r7, lr}
 8006748:	b084      	sub	sp, #16
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800674e:	2300      	movs	r3, #0
 8006750:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006752:	f7ff fe00 	bl	8006356 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006756:	f7fb fa11 	bl	8001b7c <HAL_GetTick>
 800675a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800675c:	e009      	b.n	8006772 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800675e:	f7fb fa0d 	bl	8001b7c <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	2b02      	cmp	r3, #2
 800676a:	d902      	bls.n	8006772 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	73fb      	strb	r3, [r7, #15]
      break;
 8006770:	e004      	b.n	800677c <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006772:	f7ff fdff 	bl	8006374 <LL_RCC_PLLSAI1_IsReady>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d1f0      	bne.n	800675e <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800677c:	7bfb      	ldrb	r3, [r7, #15]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d137      	bne.n	80067f2 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006782:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	021b      	lsls	r3, r3, #8
 8006792:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006796:	4313      	orrs	r3, r2
 8006798:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800679a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80067ac:	4313      	orrs	r3, r2
 80067ae:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80067b0:	f7ff fdc2 	bl	8006338 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067b4:	f7fb f9e2 	bl	8001b7c <HAL_GetTick>
 80067b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80067ba:	e009      	b.n	80067d0 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80067bc:	f7fb f9de 	bl	8001b7c <HAL_GetTick>
 80067c0:	4602      	mov	r2, r0
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	1ad3      	subs	r3, r2, r3
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d902      	bls.n	80067d0 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	73fb      	strb	r3, [r7, #15]
        break;
 80067ce:	e004      	b.n	80067da <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80067d0:	f7ff fdd0 	bl	8006374 <LL_RCC_PLLSAI1_IsReady>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d1f0      	bne.n	80067bc <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80067da:	7bfb      	ldrb	r3, [r7, #15]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d108      	bne.n	80067f2 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80067e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067e4:	691a      	ldr	r2, [r3, #16]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80067ee:	4313      	orrs	r3, r2
 80067f0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80067f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3710      	adds	r7, #16
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006804:	2300      	movs	r3, #0
 8006806:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006808:	f7ff fda5 	bl	8006356 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800680c:	f7fb f9b6 	bl	8001b7c <HAL_GetTick>
 8006810:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006812:	e009      	b.n	8006828 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006814:	f7fb f9b2 	bl	8001b7c <HAL_GetTick>
 8006818:	4602      	mov	r2, r0
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	2b02      	cmp	r3, #2
 8006820:	d902      	bls.n	8006828 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	73fb      	strb	r3, [r7, #15]
      break;
 8006826:	e004      	b.n	8006832 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006828:	f7ff fda4 	bl	8006374 <LL_RCC_PLLSAI1_IsReady>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1f0      	bne.n	8006814 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8006832:	7bfb      	ldrb	r3, [r7, #15]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d137      	bne.n	80068a8 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006838:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	021b      	lsls	r3, r3, #8
 8006848:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800684c:	4313      	orrs	r3, r2
 800684e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8006850:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006862:	4313      	orrs	r3, r2
 8006864:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006866:	f7ff fd67 	bl	8006338 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800686a:	f7fb f987 	bl	8001b7c <HAL_GetTick>
 800686e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006870:	e009      	b.n	8006886 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006872:	f7fb f983 	bl	8001b7c <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	2b02      	cmp	r3, #2
 800687e:	d902      	bls.n	8006886 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8006880:	2303      	movs	r3, #3
 8006882:	73fb      	strb	r3, [r7, #15]
        break;
 8006884:	e004      	b.n	8006890 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006886:	f7ff fd75 	bl	8006374 <LL_RCC_PLLSAI1_IsReady>
 800688a:	4603      	mov	r3, r0
 800688c:	2b01      	cmp	r3, #1
 800688e:	d1f0      	bne.n	8006872 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8006890:	7bfb      	ldrb	r3, [r7, #15]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d108      	bne.n	80068a8 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006896:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800689a:	691a      	ldr	r2, [r3, #16]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80068a4:	4313      	orrs	r3, r2
 80068a6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068b2:	b580      	push	{r7, lr}
 80068b4:	b082      	sub	sp, #8
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d101      	bne.n	80068c4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	e049      	b.n	8006958 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d106      	bne.n	80068de <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f000 f841 	bl	8006960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2202      	movs	r2, #2
 80068e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	3304      	adds	r3, #4
 80068ee:	4619      	mov	r1, r3
 80068f0:	4610      	mov	r0, r2
 80068f2:	f000 f9b7 	bl	8006c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2201      	movs	r2, #1
 800690a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2201      	movs	r2, #1
 8006922:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2201      	movs	r2, #1
 8006932:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2201      	movs	r2, #1
 8006942:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2201      	movs	r2, #1
 8006952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	4618      	mov	r0, r3
 800695a:	3708      	adds	r7, #8
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006968:	bf00      	nop
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006982:	b2db      	uxtb	r3, r3
 8006984:	2b01      	cmp	r3, #1
 8006986:	d001      	beq.n	800698c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e036      	b.n	80069fa <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2202      	movs	r2, #2
 8006990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68da      	ldr	r2, [r3, #12]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f042 0201 	orr.w	r2, r2, #1
 80069a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a17      	ldr	r2, [pc, #92]	; (8006a08 <HAL_TIM_Base_Start_IT+0x94>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d004      	beq.n	80069b8 <HAL_TIM_Base_Start_IT+0x44>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069b6:	d115      	bne.n	80069e4 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689a      	ldr	r2, [r3, #8]
 80069be:	4b13      	ldr	r3, [pc, #76]	; (8006a0c <HAL_TIM_Base_Start_IT+0x98>)
 80069c0:	4013      	ands	r3, r2
 80069c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2b06      	cmp	r3, #6
 80069c8:	d015      	beq.n	80069f6 <HAL_TIM_Base_Start_IT+0x82>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069d0:	d011      	beq.n	80069f6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f042 0201 	orr.w	r2, r2, #1
 80069e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069e2:	e008      	b.n	80069f6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f042 0201 	orr.w	r2, r2, #1
 80069f2:	601a      	str	r2, [r3, #0]
 80069f4:	e000      	b.n	80069f8 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3714      	adds	r7, #20
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	40012c00 	.word	0x40012c00
 8006a0c:	00010007 	.word	0x00010007

08006a10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d020      	beq.n	8006a74 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f003 0302 	and.w	r3, r3, #2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d01b      	beq.n	8006a74 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f06f 0202 	mvn.w	r2, #2
 8006a44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	f003 0303 	and.w	r3, r3, #3
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 f8e4 	bl	8006c28 <HAL_TIM_IC_CaptureCallback>
 8006a60:	e005      	b.n	8006a6e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f8d6 	bl	8006c14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 f8e7 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	f003 0304 	and.w	r3, r3, #4
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d020      	beq.n	8006ac0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f003 0304 	and.w	r3, r3, #4
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d01b      	beq.n	8006ac0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f06f 0204 	mvn.w	r2, #4
 8006a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2202      	movs	r2, #2
 8006a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f8be 	bl	8006c28 <HAL_TIM_IC_CaptureCallback>
 8006aac:	e005      	b.n	8006aba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 f8b0 	bl	8006c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 f8c1 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	f003 0308 	and.w	r3, r3, #8
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d020      	beq.n	8006b0c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f003 0308 	and.w	r3, r3, #8
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d01b      	beq.n	8006b0c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f06f 0208 	mvn.w	r2, #8
 8006adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2204      	movs	r2, #4
 8006ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	69db      	ldr	r3, [r3, #28]
 8006aea:	f003 0303 	and.w	r3, r3, #3
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d003      	beq.n	8006afa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f898 	bl	8006c28 <HAL_TIM_IC_CaptureCallback>
 8006af8:	e005      	b.n	8006b06 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 f88a 	bl	8006c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 f89b 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	f003 0310 	and.w	r3, r3, #16
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d020      	beq.n	8006b58 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f003 0310 	and.w	r3, r3, #16
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d01b      	beq.n	8006b58 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f06f 0210 	mvn.w	r2, #16
 8006b28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2208      	movs	r2, #8
 8006b2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	69db      	ldr	r3, [r3, #28]
 8006b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d003      	beq.n	8006b46 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f872 	bl	8006c28 <HAL_TIM_IC_CaptureCallback>
 8006b44:	e005      	b.n	8006b52 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 f864 	bl	8006c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f000 f875 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	f003 0301 	and.w	r3, r3, #1
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00c      	beq.n	8006b7c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d007      	beq.n	8006b7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f06f 0201 	mvn.w	r2, #1
 8006b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f7fa fc9a 	bl	80014b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00c      	beq.n	8006ba0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d007      	beq.n	8006ba0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f8d0 	bl	8006d40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00c      	beq.n	8006bc4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d007      	beq.n	8006bc4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006bbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f8c8 	bl	8006d54 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00c      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d007      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 f834 	bl	8006c50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	f003 0320 	and.w	r3, r3, #32
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00c      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f003 0320 	and.w	r3, r3, #32
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d007      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f06f 0220 	mvn.w	r2, #32
 8006c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f890 	bl	8006d2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c0c:	bf00      	nop
 8006c0e:	3710      	adds	r7, #16
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c44:	bf00      	nop
 8006c46:	370c      	adds	r7, #12
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a2a      	ldr	r2, [pc, #168]	; (8006d20 <TIM_Base_SetConfig+0xbc>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d003      	beq.n	8006c84 <TIM_Base_SetConfig+0x20>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c82:	d108      	bne.n	8006c96 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a21      	ldr	r2, [pc, #132]	; (8006d20 <TIM_Base_SetConfig+0xbc>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00b      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ca4:	d007      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a1e      	ldr	r2, [pc, #120]	; (8006d24 <TIM_Base_SetConfig+0xc0>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d003      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a1d      	ldr	r2, [pc, #116]	; (8006d28 <TIM_Base_SetConfig+0xc4>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d108      	bne.n	8006cc8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	689a      	ldr	r2, [r3, #8]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a0c      	ldr	r2, [pc, #48]	; (8006d20 <TIM_Base_SetConfig+0xbc>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d007      	beq.n	8006d04 <TIM_Base_SetConfig+0xa0>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a0b      	ldr	r2, [pc, #44]	; (8006d24 <TIM_Base_SetConfig+0xc0>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d003      	beq.n	8006d04 <TIM_Base_SetConfig+0xa0>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a0a      	ldr	r2, [pc, #40]	; (8006d28 <TIM_Base_SetConfig+0xc4>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d103      	bne.n	8006d0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	691a      	ldr	r2, [r3, #16]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	615a      	str	r2, [r3, #20]
}
 8006d12:	bf00      	nop
 8006d14:	3714      	adds	r7, #20
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	40012c00 	.word	0x40012c00
 8006d24:	40014400 	.word	0x40014400
 8006d28:	40014800 	.word	0x40014800

08006d2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <LL_RCC_GetUSARTClockSource>:
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8006d70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d74:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4013      	ands	r3, r2
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <LL_RCC_GetLPUARTClockSource>:
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006d90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d94:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4013      	ands	r3, r2
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	370c      	adds	r7, #12
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr

08006da8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b082      	sub	sp, #8
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d101      	bne.n	8006dba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e042      	b.n	8006e40 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d106      	bne.n	8006dd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f7fa fc85 	bl	80016dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2224      	movs	r2, #36	; 0x24
 8006dd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f022 0201 	bic.w	r2, r2, #1
 8006de8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d002      	beq.n	8006df8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f001 f914 	bl	8008020 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 fee9 	bl	8007bd0 <UART_SetConfig>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d101      	bne.n	8006e08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e01b      	b.n	8006e40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689a      	ldr	r2, [r3, #8]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0201 	orr.w	r2, r2, #1
 8006e36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f001 f993 	bl	8008164 <UART_CheckIdleState>
 8006e3e:	4603      	mov	r3, r0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3708      	adds	r7, #8
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b091      	sub	sp, #68	; 0x44
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	4613      	mov	r3, r2
 8006e54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e5c:	2b20      	cmp	r3, #32
 8006e5e:	d178      	bne.n	8006f52 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d002      	beq.n	8006e6c <HAL_UART_Transmit_IT+0x24>
 8006e66:	88fb      	ldrh	r3, [r7, #6]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d101      	bne.n	8006e70 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e071      	b.n	8006f54 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	68ba      	ldr	r2, [r7, #8]
 8006e74:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	88fa      	ldrh	r2, [r7, #6]
 8006e7a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	88fa      	ldrh	r2, [r7, #6]
 8006e82:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2221      	movs	r2, #33	; 0x21
 8006e98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ea0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ea4:	d12a      	bne.n	8006efc <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eae:	d107      	bne.n	8006ec0 <HAL_UART_Transmit_IT+0x78>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d103      	bne.n	8006ec0 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	4a29      	ldr	r2, [pc, #164]	; (8006f60 <HAL_UART_Transmit_IT+0x118>)
 8006ebc:	679a      	str	r2, [r3, #120]	; 0x78
 8006ebe:	e002      	b.n	8006ec6 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	4a28      	ldr	r2, [pc, #160]	; (8006f64 <HAL_UART_Transmit_IT+0x11c>)
 8006ec4:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	3308      	adds	r3, #8
 8006ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed0:	e853 3f00 	ldrex	r3, [r3]
 8006ed4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006edc:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	3308      	adds	r3, #8
 8006ee4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ee6:	637a      	str	r2, [r7, #52]	; 0x34
 8006ee8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006eec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006eee:	e841 2300 	strex	r3, r2, [r1]
 8006ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d1e5      	bne.n	8006ec6 <HAL_UART_Transmit_IT+0x7e>
 8006efa:	e028      	b.n	8006f4e <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f04:	d107      	bne.n	8006f16 <HAL_UART_Transmit_IT+0xce>
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d103      	bne.n	8006f16 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	4a15      	ldr	r2, [pc, #84]	; (8006f68 <HAL_UART_Transmit_IT+0x120>)
 8006f12:	679a      	str	r2, [r3, #120]	; 0x78
 8006f14:	e002      	b.n	8006f1c <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	4a14      	ldr	r2, [pc, #80]	; (8006f6c <HAL_UART_Transmit_IT+0x124>)
 8006f1a:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	e853 3f00 	ldrex	r3, [r3]
 8006f28:	613b      	str	r3, [r7, #16]
   return(result);
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	461a      	mov	r2, r3
 8006f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f3a:	623b      	str	r3, [r7, #32]
 8006f3c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f3e:	69f9      	ldr	r1, [r7, #28]
 8006f40:	6a3a      	ldr	r2, [r7, #32]
 8006f42:	e841 2300 	strex	r3, r2, [r1]
 8006f46:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f48:	69bb      	ldr	r3, [r7, #24]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d1e6      	bne.n	8006f1c <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	e000      	b.n	8006f54 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006f52:	2302      	movs	r3, #2
  }
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3744      	adds	r7, #68	; 0x44
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr
 8006f60:	08008dd7 	.word	0x08008dd7
 8006f64:	08008cf7 	.word	0x08008cf7
 8006f68:	08008c35 	.word	0x08008c35
 8006f6c:	08008b7d 	.word	0x08008b7d

08006f70 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b08a      	sub	sp, #40	; 0x28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f84:	2b20      	cmp	r3, #32
 8006f86:	d137      	bne.n	8006ff8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d002      	beq.n	8006f94 <HAL_UART_Receive_IT+0x24>
 8006f8e:	88fb      	ldrh	r3, [r7, #6]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d101      	bne.n	8006f98 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e030      	b.n	8006ffa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	66da      	str	r2, [r3, #108]	; 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a18      	ldr	r2, [pc, #96]	; (8007004 <HAL_UART_Receive_IT+0x94>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d01f      	beq.n	8006fe8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d018      	beq.n	8006fe8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	e853 3f00 	ldrex	r3, [r3]
 8006fc2:	613b      	str	r3, [r7, #16]
   return(result);
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006fca:	627b      	str	r3, [r7, #36]	; 0x24
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd4:	623b      	str	r3, [r7, #32]
 8006fd6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd8:	69f9      	ldr	r1, [r7, #28]
 8006fda:	6a3a      	ldr	r2, [r7, #32]
 8006fdc:	e841 2300 	strex	r3, r2, [r1]
 8006fe0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d1e6      	bne.n	8006fb6 <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006fe8:	88fb      	ldrh	r3, [r7, #6]
 8006fea:	461a      	mov	r2, r3
 8006fec:	68b9      	ldr	r1, [r7, #8]
 8006fee:	68f8      	ldr	r0, [r7, #12]
 8006ff0:	f001 f9ca 	bl	8008388 <UART_Start_Receive_IT>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	e000      	b.n	8006ffa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006ff8:	2302      	movs	r3, #2
  }
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3728      	adds	r7, #40	; 0x28
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	40008000 	.word	0x40008000

08007008 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b08a      	sub	sp, #40	; 0x28
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	4613      	mov	r3, r2
 8007014:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800701c:	2b20      	cmp	r3, #32
 800701e:	d167      	bne.n	80070f0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <HAL_UART_Transmit_DMA+0x24>
 8007026:	88fb      	ldrh	r3, [r7, #6]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d101      	bne.n	8007030 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800702c:	2301      	movs	r3, #1
 800702e:	e060      	b.n	80070f2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	68ba      	ldr	r2, [r7, #8]
 8007034:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	88fa      	ldrh	r2, [r7, #6]
 800703a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	88fa      	ldrh	r2, [r7, #6]
 8007042:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2200      	movs	r2, #0
 800704a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2221      	movs	r2, #33	; 0x21
 8007052:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800705a:	2b00      	cmp	r3, #0
 800705c:	d028      	beq.n	80070b0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007062:	4a26      	ldr	r2, [pc, #152]	; (80070fc <HAL_UART_Transmit_DMA+0xf4>)
 8007064:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800706a:	4a25      	ldr	r2, [pc, #148]	; (8007100 <HAL_UART_Transmit_DMA+0xf8>)
 800706c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007072:	4a24      	ldr	r2, [pc, #144]	; (8007104 <HAL_UART_Transmit_DMA+0xfc>)
 8007074:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800707a:	2200      	movs	r2, #0
 800707c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007086:	4619      	mov	r1, r3
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3328      	adds	r3, #40	; 0x28
 800708e:	461a      	mov	r2, r3
 8007090:	88fb      	ldrh	r3, [r7, #6]
 8007092:	f7fc fc23 	bl	80038dc <HAL_DMA_Start_IT>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d009      	beq.n	80070b0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2210      	movs	r2, #16
 80070a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2220      	movs	r2, #32
 80070a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	e020      	b.n	80070f2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2240      	movs	r2, #64	; 0x40
 80070b6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	3308      	adds	r3, #8
 80070be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	e853 3f00 	ldrex	r3, [r3]
 80070c6:	613b      	str	r3, [r7, #16]
   return(result);
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070ce:	627b      	str	r3, [r7, #36]	; 0x24
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	3308      	adds	r3, #8
 80070d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070d8:	623a      	str	r2, [r7, #32]
 80070da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070dc:	69f9      	ldr	r1, [r7, #28]
 80070de:	6a3a      	ldr	r2, [r7, #32]
 80070e0:	e841 2300 	strex	r3, r2, [r1]
 80070e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1e5      	bne.n	80070b8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80070ec:	2300      	movs	r3, #0
 80070ee:	e000      	b.n	80070f2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80070f0:	2302      	movs	r3, #2
  }
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3728      	adds	r7, #40	; 0x28
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	08008867 	.word	0x08008867
 8007100:	08008901 	.word	0x08008901
 8007104:	08008a87 	.word	0x08008a87

08007108 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b090      	sub	sp, #64	; 0x40
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007116:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800711e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800712a:	2b80      	cmp	r3, #128	; 0x80
 800712c:	d139      	bne.n	80071a2 <HAL_UART_DMAStop+0x9a>
 800712e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007130:	2b21      	cmp	r3, #33	; 0x21
 8007132:	d136      	bne.n	80071a2 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	3308      	adds	r3, #8
 800713a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	e853 3f00 	ldrex	r3, [r3]
 8007142:	61fb      	str	r3, [r7, #28]
   return(result);
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800714a:	637b      	str	r3, [r7, #52]	; 0x34
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	3308      	adds	r3, #8
 8007152:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007154:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007156:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800715a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e5      	bne.n	8007134 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800716c:	2b00      	cmp	r3, #0
 800716e:	d015      	beq.n	800719c <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007174:	4618      	mov	r0, r3
 8007176:	f7fc fc2c 	bl	80039d2 <HAL_DMA_Abort>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d00d      	beq.n	800719c <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007184:	4618      	mov	r0, r3
 8007186:	f7fc fd91 	bl	8003cac <HAL_DMA_GetError>
 800718a:	4603      	mov	r3, r0
 800718c:	2b20      	cmp	r3, #32
 800718e:	d105      	bne.n	800719c <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2210      	movs	r2, #16
 8007194:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8007198:	2303      	movs	r3, #3
 800719a:	e047      	b.n	800722c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f001 fabb 	bl	8008718 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ac:	2b40      	cmp	r3, #64	; 0x40
 80071ae:	d13c      	bne.n	800722a <HAL_UART_DMAStop+0x122>
 80071b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b2:	2b22      	cmp	r3, #34	; 0x22
 80071b4:	d139      	bne.n	800722a <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	3308      	adds	r3, #8
 80071bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	e853 3f00 	ldrex	r3, [r3]
 80071c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071cc:	633b      	str	r3, [r7, #48]	; 0x30
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	3308      	adds	r3, #8
 80071d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071d6:	61ba      	str	r2, [r7, #24]
 80071d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071da:	6979      	ldr	r1, [r7, #20]
 80071dc:	69ba      	ldr	r2, [r7, #24]
 80071de:	e841 2300 	strex	r3, r2, [r1]
 80071e2:	613b      	str	r3, [r7, #16]
   return(result);
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1e5      	bne.n	80071b6 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d017      	beq.n	8007224 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7fc fbe9 	bl	80039d2 <HAL_DMA_Abort>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d00e      	beq.n	8007224 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800720c:	4618      	mov	r0, r3
 800720e:	f7fc fd4d 	bl	8003cac <HAL_DMA_GetError>
 8007212:	4603      	mov	r3, r0
 8007214:	2b20      	cmp	r3, #32
 8007216:	d105      	bne.n	8007224 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2210      	movs	r2, #16
 800721c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	e003      	b.n	800722c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f001 fab8 	bl	800879a <UART_EndRxTransfer>
  }

  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3740      	adds	r7, #64	; 0x40
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}

08007234 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b09a      	sub	sp, #104	; 0x68
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007244:	e853 3f00 	ldrex	r3, [r3]
 8007248:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800724a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800724c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007250:	667b      	str	r3, [r7, #100]	; 0x64
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	461a      	mov	r2, r3
 8007258:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800725a:	657b      	str	r3, [r7, #84]	; 0x54
 800725c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007260:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007262:	e841 2300 	strex	r3, r2, [r1]
 8007266:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1e6      	bne.n	800723c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	3308      	adds	r3, #8
 8007274:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800727e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007284:	f023 0301 	bic.w	r3, r3, #1
 8007288:	663b      	str	r3, [r7, #96]	; 0x60
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	3308      	adds	r3, #8
 8007290:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007292:	643a      	str	r2, [r7, #64]	; 0x40
 8007294:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007298:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80072a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e3      	bne.n	800726e <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d118      	bne.n	80072e0 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b4:	6a3b      	ldr	r3, [r7, #32]
 80072b6:	e853 3f00 	ldrex	r3, [r3]
 80072ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	f023 0310 	bic.w	r3, r3, #16
 80072c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	461a      	mov	r2, r3
 80072ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072ce:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80072d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80072d4:	e841 2300 	strex	r3, r2, [r1]
 80072d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80072da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1e6      	bne.n	80072ae <HAL_UART_AbortReceive_IT+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ea:	2b40      	cmp	r3, #64	; 0x40
 80072ec:	d154      	bne.n	8007398 <HAL_UART_AbortReceive_IT+0x164>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	3308      	adds	r3, #8
 80072f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	e853 3f00 	ldrex	r3, [r3]
 80072fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007304:	65bb      	str	r3, [r7, #88]	; 0x58
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3308      	adds	r3, #8
 800730c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800730e:	61ba      	str	r2, [r7, #24]
 8007310:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007312:	6979      	ldr	r1, [r7, #20]
 8007314:	69ba      	ldr	r2, [r7, #24]
 8007316:	e841 2300 	strex	r3, r2, [r1]
 800731a:	613b      	str	r3, [r7, #16]
   return(result);
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1e5      	bne.n	80072ee <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007328:	2b00      	cmp	r3, #0
 800732a:	d017      	beq.n	800735c <HAL_UART_AbortReceive_IT+0x128>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007332:	4a26      	ldr	r2, [pc, #152]	; (80073cc <HAL_UART_AbortReceive_IT+0x198>)
 8007334:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800733c:	4618      	mov	r0, r3
 800733e:	f7fc fba7 	bl	8003a90 <HAL_DMA_Abort_IT>
 8007342:	4603      	mov	r3, r0
 8007344:	2b00      	cmp	r3, #0
 8007346:	d03c      	beq.n	80073c2 <HAL_UART_AbortReceive_IT+0x18e>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800734e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007356:	4610      	mov	r0, r2
 8007358:	4798      	blx	r3
 800735a:	e032      	b.n	80073c2 <HAL_UART_AbortReceive_IT+0x18e>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	659a      	str	r2, [r3, #88]	; 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	220f      	movs	r2, #15
 8007370:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	699a      	ldr	r2, [r3, #24]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f042 0208 	orr.w	r2, r2, #8
 8007380:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2220      	movs	r2, #32
 8007386:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 fb55 	bl	8007a40 <HAL_UART_AbortReceiveCpltCallback>
 8007396:	e014      	b.n	80073c2 <HAL_UART_AbortReceive_IT+0x18e>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2200      	movs	r2, #0
 80073a4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	220f      	movs	r2, #15
 80073ac:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2220      	movs	r2, #32
 80073b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 fb3f 	bl	8007a40 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3768      	adds	r7, #104	; 0x68
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	08008b33 	.word	0x08008b33

080073d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b0ba      	sub	sp, #232	; 0xe8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	69db      	ldr	r3, [r3, #28]
 80073de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80073f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80073fa:	f640 030f 	movw	r3, #2063	; 0x80f
 80073fe:	4013      	ands	r3, r2
 8007400:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007404:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007408:	2b00      	cmp	r3, #0
 800740a:	d11b      	bne.n	8007444 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800740c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007410:	f003 0320 	and.w	r3, r3, #32
 8007414:	2b00      	cmp	r3, #0
 8007416:	d015      	beq.n	8007444 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800741c:	f003 0320 	and.w	r3, r3, #32
 8007420:	2b00      	cmp	r3, #0
 8007422:	d105      	bne.n	8007430 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800742c:	2b00      	cmp	r3, #0
 800742e:	d009      	beq.n	8007444 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007434:	2b00      	cmp	r3, #0
 8007436:	f000 82e3 	beq.w	8007a00 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	4798      	blx	r3
      }
      return;
 8007442:	e2dd      	b.n	8007a00 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007444:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007448:	2b00      	cmp	r3, #0
 800744a:	f000 8123 	beq.w	8007694 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800744e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007452:	4b8d      	ldr	r3, [pc, #564]	; (8007688 <HAL_UART_IRQHandler+0x2b8>)
 8007454:	4013      	ands	r3, r2
 8007456:	2b00      	cmp	r3, #0
 8007458:	d106      	bne.n	8007468 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800745a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800745e:	4b8b      	ldr	r3, [pc, #556]	; (800768c <HAL_UART_IRQHandler+0x2bc>)
 8007460:	4013      	ands	r3, r2
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 8116 	beq.w	8007694 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800746c:	f003 0301 	and.w	r3, r3, #1
 8007470:	2b00      	cmp	r3, #0
 8007472:	d011      	beq.n	8007498 <HAL_UART_IRQHandler+0xc8>
 8007474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800747c:	2b00      	cmp	r3, #0
 800747e:	d00b      	beq.n	8007498 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2201      	movs	r2, #1
 8007486:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800748e:	f043 0201 	orr.w	r2, r3, #1
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800749c:	f003 0302 	and.w	r3, r3, #2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d011      	beq.n	80074c8 <HAL_UART_IRQHandler+0xf8>
 80074a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074a8:	f003 0301 	and.w	r3, r3, #1
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00b      	beq.n	80074c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2202      	movs	r2, #2
 80074b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074be:	f043 0204 	orr.w	r2, r3, #4
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074cc:	f003 0304 	and.w	r3, r3, #4
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d011      	beq.n	80074f8 <HAL_UART_IRQHandler+0x128>
 80074d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00b      	beq.n	80074f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	2204      	movs	r2, #4
 80074e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ee:	f043 0202 	orr.w	r2, r3, #2
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80074f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074fc:	f003 0308 	and.w	r3, r3, #8
 8007500:	2b00      	cmp	r3, #0
 8007502:	d017      	beq.n	8007534 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007508:	f003 0320 	and.w	r3, r3, #32
 800750c:	2b00      	cmp	r3, #0
 800750e:	d105      	bne.n	800751c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007510:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007514:	4b5c      	ldr	r3, [pc, #368]	; (8007688 <HAL_UART_IRQHandler+0x2b8>)
 8007516:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00b      	beq.n	8007534 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2208      	movs	r2, #8
 8007522:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800752a:	f043 0208 	orr.w	r2, r3, #8
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007538:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800753c:	2b00      	cmp	r3, #0
 800753e:	d012      	beq.n	8007566 <HAL_UART_IRQHandler+0x196>
 8007540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007544:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00c      	beq.n	8007566 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007554:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800755c:	f043 0220 	orr.w	r2, r3, #32
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800756c:	2b00      	cmp	r3, #0
 800756e:	f000 8249 	beq.w	8007a04 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007576:	f003 0320 	and.w	r3, r3, #32
 800757a:	2b00      	cmp	r3, #0
 800757c:	d013      	beq.n	80075a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800757e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007582:	f003 0320 	and.w	r3, r3, #32
 8007586:	2b00      	cmp	r3, #0
 8007588:	d105      	bne.n	8007596 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800758a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800758e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d007      	beq.n	80075a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800759a:	2b00      	cmp	r3, #0
 800759c:	d003      	beq.n	80075a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075ac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ba:	2b40      	cmp	r3, #64	; 0x40
 80075bc:	d005      	beq.n	80075ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80075be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80075c2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d054      	beq.n	8007674 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f001 f8e5 	bl	800879a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075da:	2b40      	cmp	r3, #64	; 0x40
 80075dc:	d146      	bne.n	800766c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3308      	adds	r3, #8
 80075e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80075ec:	e853 3f00 	ldrex	r3, [r3]
 80075f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80075f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80075f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	3308      	adds	r3, #8
 8007606:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800760a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800760e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007612:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007616:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800761a:	e841 2300 	strex	r3, r2, [r1]
 800761e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007622:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1d9      	bne.n	80075de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007630:	2b00      	cmp	r3, #0
 8007632:	d017      	beq.n	8007664 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800763a:	4a15      	ldr	r2, [pc, #84]	; (8007690 <HAL_UART_IRQHandler+0x2c0>)
 800763c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007644:	4618      	mov	r0, r3
 8007646:	f7fc fa23 	bl	8003a90 <HAL_DMA_Abort_IT>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d019      	beq.n	8007684 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800765e:	4610      	mov	r0, r2
 8007660:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007662:	e00f      	b.n	8007684 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f007 fd7d 	bl	800f164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800766a:	e00b      	b.n	8007684 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f007 fd79 	bl	800f164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007672:	e007      	b.n	8007684 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f007 fd75 	bl	800f164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8007682:	e1bf      	b.n	8007a04 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007684:	bf00      	nop
    return;
 8007686:	e1bd      	b.n	8007a04 <HAL_UART_IRQHandler+0x634>
 8007688:	10000001 	.word	0x10000001
 800768c:	04000120 	.word	0x04000120
 8007690:	08008b07 	.word	0x08008b07

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007698:	2b01      	cmp	r3, #1
 800769a:	f040 8153 	bne.w	8007944 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800769e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076a2:	f003 0310 	and.w	r3, r3, #16
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 814c 	beq.w	8007944 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80076ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076b0:	f003 0310 	and.w	r3, r3, #16
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 8145 	beq.w	8007944 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	2210      	movs	r2, #16
 80076c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076cc:	2b40      	cmp	r3, #64	; 0x40
 80076ce:	f040 80bb 	bne.w	8007848 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80076e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f000 818f 	beq.w	8007a08 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80076f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80076f4:	429a      	cmp	r2, r3
 80076f6:	f080 8187 	bcs.w	8007a08 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007700:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0320 	and.w	r3, r3, #32
 8007712:	2b00      	cmp	r3, #0
 8007714:	f040 8087 	bne.w	8007826 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007720:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007724:	e853 3f00 	ldrex	r3, [r3]
 8007728:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800772c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007730:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007734:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	461a      	mov	r2, r3
 800773e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007742:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007746:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800774e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800775a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1da      	bne.n	8007718 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	3308      	adds	r3, #8
 8007768:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800776c:	e853 3f00 	ldrex	r3, [r3]
 8007770:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007772:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007774:	f023 0301 	bic.w	r3, r3, #1
 8007778:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	3308      	adds	r3, #8
 8007782:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007786:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800778a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800778e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007792:	e841 2300 	strex	r3, r2, [r1]
 8007796:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007798:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800779a:	2b00      	cmp	r3, #0
 800779c:	d1e1      	bne.n	8007762 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	3308      	adds	r3, #8
 80077a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077a8:	e853 3f00 	ldrex	r3, [r3]
 80077ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80077ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80077b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	3308      	adds	r3, #8
 80077be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80077c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80077c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80077c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80077ca:	e841 2300 	strex	r3, r2, [r1]
 80077ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80077d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1e3      	bne.n	800779e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2220      	movs	r2, #32
 80077da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077ec:	e853 3f00 	ldrex	r3, [r3]
 80077f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80077f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077f4:	f023 0310 	bic.w	r3, r3, #16
 80077f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	461a      	mov	r2, r3
 8007802:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007806:	65bb      	str	r3, [r7, #88]	; 0x58
 8007808:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800780c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800780e:	e841 2300 	strex	r3, r2, [r1]
 8007812:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007814:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1e4      	bne.n	80077e4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007820:	4618      	mov	r0, r3
 8007822:	f7fc f8d6 	bl	80039d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2202      	movs	r2, #2
 800782a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007838:	b29b      	uxth	r3, r3
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	b29b      	uxth	r3, r3
 800783e:	4619      	mov	r1, r3
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f007 fce9 	bl	800f218 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007846:	e0df      	b.n	8007a08 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007854:	b29b      	uxth	r3, r3
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007862:	b29b      	uxth	r3, r3
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 80d1 	beq.w	8007a0c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800786a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 80cc 	beq.w	8007a0c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800787c:	e853 3f00 	ldrex	r3, [r3]
 8007880:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007884:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007888:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	461a      	mov	r2, r3
 8007892:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007896:	647b      	str	r3, [r7, #68]	; 0x44
 8007898:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800789c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800789e:	e841 2300 	strex	r3, r2, [r1]
 80078a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80078a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1e4      	bne.n	8007874 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	3308      	adds	r3, #8
 80078b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b4:	e853 3f00 	ldrex	r3, [r3]
 80078b8:	623b      	str	r3, [r7, #32]
   return(result);
 80078ba:	6a3b      	ldr	r3, [r7, #32]
 80078bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078c0:	f023 0301 	bic.w	r3, r3, #1
 80078c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	3308      	adds	r3, #8
 80078ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80078d2:	633a      	str	r2, [r7, #48]	; 0x30
 80078d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80078d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80078e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e1      	bne.n	80078aa <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2220      	movs	r2, #32
 80078ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	e853 3f00 	ldrex	r3, [r3]
 8007906:	60fb      	str	r3, [r7, #12]
   return(result);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f023 0310 	bic.w	r3, r3, #16
 800790e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800791c:	61fb      	str	r3, [r7, #28]
 800791e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007920:	69b9      	ldr	r1, [r7, #24]
 8007922:	69fa      	ldr	r2, [r7, #28]
 8007924:	e841 2300 	strex	r3, r2, [r1]
 8007928:	617b      	str	r3, [r7, #20]
   return(result);
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1e4      	bne.n	80078fa <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007936:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800793a:	4619      	mov	r1, r3
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f007 fc6b 	bl	800f218 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007942:	e063      	b.n	8007a0c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007948:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00e      	beq.n	800796e <HAL_UART_IRQHandler+0x59e>
 8007950:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007954:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007958:	2b00      	cmp	r3, #0
 800795a:	d008      	beq.n	800796e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007964:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f001 fff2 	bl	8009950 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800796c:	e051      	b.n	8007a12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800796e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007976:	2b00      	cmp	r3, #0
 8007978:	d014      	beq.n	80079a4 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800797a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800797e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007982:	2b00      	cmp	r3, #0
 8007984:	d105      	bne.n	8007992 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800798a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d008      	beq.n	80079a4 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007996:	2b00      	cmp	r3, #0
 8007998:	d03a      	beq.n	8007a10 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	4798      	blx	r3
    }
    return;
 80079a2:	e035      	b.n	8007a10 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80079a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d009      	beq.n	80079c4 <HAL_UART_IRQHandler+0x5f4>
 80079b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d003      	beq.n	80079c4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f001 fa7f 	bl	8008ec0 <UART_EndTransmit_IT>
    return;
 80079c2:	e026      	b.n	8007a12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80079c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d009      	beq.n	80079e4 <HAL_UART_IRQHandler+0x614>
 80079d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079d4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d003      	beq.n	80079e4 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f001 ffcb 	bl	8009978 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079e2:	e016      	b.n	8007a12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80079e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d010      	beq.n	8007a12 <HAL_UART_IRQHandler+0x642>
 80079f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	da0c      	bge.n	8007a12 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f001 ffb3 	bl	8009964 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079fe:	e008      	b.n	8007a12 <HAL_UART_IRQHandler+0x642>
      return;
 8007a00:	bf00      	nop
 8007a02:	e006      	b.n	8007a12 <HAL_UART_IRQHandler+0x642>
    return;
 8007a04:	bf00      	nop
 8007a06:	e004      	b.n	8007a12 <HAL_UART_IRQHandler+0x642>
      return;
 8007a08:	bf00      	nop
 8007a0a:	e002      	b.n	8007a12 <HAL_UART_IRQHandler+0x642>
      return;
 8007a0c:	bf00      	nop
 8007a0e:	e000      	b.n	8007a12 <HAL_UART_IRQHandler+0x642>
    return;
 8007a10:	bf00      	nop
  }
}
 8007a12:	37e8      	adds	r7, #232	; 0xe8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b08f      	sub	sp, #60	; 0x3c
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d101      	bne.n	8007a6a <HAL_HalfDuplex_EnableTransmitter+0x16>
 8007a66:	2302      	movs	r3, #2
 8007a68:	e042      	b.n	8007af0 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2224      	movs	r2, #36	; 0x24
 8007a76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a80:	6a3b      	ldr	r3, [r7, #32]
 8007a82:	e853 3f00 	ldrex	r3, [r3]
 8007a86:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	f023 030c 	bic.w	r3, r3, #12
 8007a8e:	637b      	str	r3, [r7, #52]	; 0x34
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	461a      	mov	r2, r3
 8007a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a9a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007aa0:	e841 2300 	strex	r3, r2, [r1]
 8007aa4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1e6      	bne.n	8007a7a <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	e853 3f00 	ldrex	r3, [r3]
 8007ab8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	f043 0308 	orr.w	r3, r3, #8
 8007ac0:	633b      	str	r3, [r7, #48]	; 0x30
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aca:	61bb      	str	r3, [r7, #24]
 8007acc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ace:	6979      	ldr	r1, [r7, #20]
 8007ad0:	69ba      	ldr	r2, [r7, #24]
 8007ad2:	e841 2300 	strex	r3, r2, [r1]
 8007ad6:	613b      	str	r3, [r7, #16]
   return(result);
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1e6      	bne.n	8007aac <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2220      	movs	r2, #32
 8007ae2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007aee:	2300      	movs	r3, #0
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	373c      	adds	r7, #60	; 0x3c
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b08f      	sub	sp, #60	; 0x3c
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d101      	bne.n	8007b12 <HAL_HalfDuplex_EnableReceiver+0x16>
 8007b0e:	2302      	movs	r3, #2
 8007b10:	e042      	b.n	8007b98 <HAL_HalfDuplex_EnableReceiver+0x9c>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2224      	movs	r2, #36	; 0x24
 8007b1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b28:	6a3b      	ldr	r3, [r7, #32]
 8007b2a:	e853 3f00 	ldrex	r3, [r3]
 8007b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b30:	69fb      	ldr	r3, [r7, #28]
 8007b32:	f023 030c 	bic.w	r3, r3, #12
 8007b36:	637b      	str	r3, [r7, #52]	; 0x34
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b42:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b48:	e841 2300 	strex	r3, r2, [r1]
 8007b4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1e6      	bne.n	8007b22 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	e853 3f00 	ldrex	r3, [r3]
 8007b60:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	f043 0304 	orr.w	r3, r3, #4
 8007b68:	633b      	str	r3, [r7, #48]	; 0x30
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	461a      	mov	r2, r3
 8007b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b72:	61bb      	str	r3, [r7, #24]
 8007b74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b76:	6979      	ldr	r1, [r7, #20]
 8007b78:	69ba      	ldr	r2, [r7, #24]
 8007b7a:	e841 2300 	strex	r3, r2, [r1]
 8007b7e:	613b      	str	r3, [r7, #16]
   return(result);
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1e6      	bne.n	8007b54 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	373c      	adds	r7, #60	; 0x3c
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bb2:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bba:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	4313      	orrs	r3, r2
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
	...

08007bd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bd4:	b08c      	sub	sp, #48	; 0x30
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	689a      	ldr	r2, [r3, #8]
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	431a      	orrs	r2, r3
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	695b      	ldr	r3, [r3, #20]
 8007bee:	431a      	orrs	r2, r3
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	4baf      	ldr	r3, [pc, #700]	; (8007ebc <UART_SetConfig+0x2ec>)
 8007c00:	4013      	ands	r3, r2
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	6812      	ldr	r2, [r2, #0]
 8007c06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c08:	430b      	orrs	r3, r1
 8007c0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	68da      	ldr	r2, [r3, #12]
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	430a      	orrs	r2, r1
 8007c20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	699b      	ldr	r3, [r3, #24]
 8007c26:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4aa4      	ldr	r2, [pc, #656]	; (8007ec0 <UART_SetConfig+0x2f0>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d004      	beq.n	8007c3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007c46:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	6812      	ldr	r2, [r2, #0]
 8007c4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c50:	430b      	orrs	r3, r1
 8007c52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c5a:	f023 010f 	bic.w	r1, r3, #15
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a95      	ldr	r2, [pc, #596]	; (8007ec4 <UART_SetConfig+0x2f4>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d125      	bne.n	8007cc0 <UART_SetConfig+0xf0>
 8007c74:	2003      	movs	r0, #3
 8007c76:	f7ff f877 	bl	8006d68 <LL_RCC_GetUSARTClockSource>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b03      	cmp	r3, #3
 8007c7e:	d81b      	bhi.n	8007cb8 <UART_SetConfig+0xe8>
 8007c80:	a201      	add	r2, pc, #4	; (adr r2, 8007c88 <UART_SetConfig+0xb8>)
 8007c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c86:	bf00      	nop
 8007c88:	08007c99 	.word	0x08007c99
 8007c8c:	08007ca9 	.word	0x08007ca9
 8007c90:	08007ca1 	.word	0x08007ca1
 8007c94:	08007cb1 	.word	0x08007cb1
 8007c98:	2301      	movs	r3, #1
 8007c9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007c9e:	e042      	b.n	8007d26 <UART_SetConfig+0x156>
 8007ca0:	2302      	movs	r3, #2
 8007ca2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ca6:	e03e      	b.n	8007d26 <UART_SetConfig+0x156>
 8007ca8:	2304      	movs	r3, #4
 8007caa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cae:	e03a      	b.n	8007d26 <UART_SetConfig+0x156>
 8007cb0:	2308      	movs	r3, #8
 8007cb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cb6:	e036      	b.n	8007d26 <UART_SetConfig+0x156>
 8007cb8:	2310      	movs	r3, #16
 8007cba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cbe:	e032      	b.n	8007d26 <UART_SetConfig+0x156>
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a7e      	ldr	r2, [pc, #504]	; (8007ec0 <UART_SetConfig+0x2f0>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d12a      	bne.n	8007d20 <UART_SetConfig+0x150>
 8007cca:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007cce:	f7ff f85b 	bl	8006d88 <LL_RCC_GetLPUARTClockSource>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007cd8:	d01a      	beq.n	8007d10 <UART_SetConfig+0x140>
 8007cda:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007cde:	d81b      	bhi.n	8007d18 <UART_SetConfig+0x148>
 8007ce0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ce4:	d00c      	beq.n	8007d00 <UART_SetConfig+0x130>
 8007ce6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cea:	d815      	bhi.n	8007d18 <UART_SetConfig+0x148>
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d003      	beq.n	8007cf8 <UART_SetConfig+0x128>
 8007cf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cf4:	d008      	beq.n	8007d08 <UART_SetConfig+0x138>
 8007cf6:	e00f      	b.n	8007d18 <UART_SetConfig+0x148>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007cfe:	e012      	b.n	8007d26 <UART_SetConfig+0x156>
 8007d00:	2302      	movs	r3, #2
 8007d02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d06:	e00e      	b.n	8007d26 <UART_SetConfig+0x156>
 8007d08:	2304      	movs	r3, #4
 8007d0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d0e:	e00a      	b.n	8007d26 <UART_SetConfig+0x156>
 8007d10:	2308      	movs	r3, #8
 8007d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d16:	e006      	b.n	8007d26 <UART_SetConfig+0x156>
 8007d18:	2310      	movs	r3, #16
 8007d1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d1e:	e002      	b.n	8007d26 <UART_SetConfig+0x156>
 8007d20:	2310      	movs	r3, #16
 8007d22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a65      	ldr	r2, [pc, #404]	; (8007ec0 <UART_SetConfig+0x2f0>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	f040 8097 	bne.w	8007e60 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007d36:	2b08      	cmp	r3, #8
 8007d38:	d823      	bhi.n	8007d82 <UART_SetConfig+0x1b2>
 8007d3a:	a201      	add	r2, pc, #4	; (adr r2, 8007d40 <UART_SetConfig+0x170>)
 8007d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d40:	08007d65 	.word	0x08007d65
 8007d44:	08007d83 	.word	0x08007d83
 8007d48:	08007d6d 	.word	0x08007d6d
 8007d4c:	08007d83 	.word	0x08007d83
 8007d50:	08007d73 	.word	0x08007d73
 8007d54:	08007d83 	.word	0x08007d83
 8007d58:	08007d83 	.word	0x08007d83
 8007d5c:	08007d83 	.word	0x08007d83
 8007d60:	08007d7b 	.word	0x08007d7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d64:	f7fe f85a 	bl	8005e1c <HAL_RCC_GetPCLK1Freq>
 8007d68:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007d6a:	e010      	b.n	8007d8e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d6c:	4b56      	ldr	r3, [pc, #344]	; (8007ec8 <UART_SetConfig+0x2f8>)
 8007d6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007d70:	e00d      	b.n	8007d8e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d72:	f7fd ffd3 	bl	8005d1c <HAL_RCC_GetSysClockFreq>
 8007d76:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007d78:	e009      	b.n	8007d8e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007d80:	e005      	b.n	8007d8e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007d8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 812b 	beq.w	8007fec <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9a:	4a4c      	ldr	r2, [pc, #304]	; (8007ecc <UART_SetConfig+0x2fc>)
 8007d9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007da0:	461a      	mov	r2, r3
 8007da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007da8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	4613      	mov	r3, r2
 8007db0:	005b      	lsls	r3, r3, #1
 8007db2:	4413      	add	r3, r2
 8007db4:	69ba      	ldr	r2, [r7, #24]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d305      	bcc.n	8007dc6 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007dc0:	69ba      	ldr	r2, [r7, #24]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d903      	bls.n	8007dce <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007dcc:	e10e      	b.n	8007fec <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	60bb      	str	r3, [r7, #8]
 8007dd4:	60fa      	str	r2, [r7, #12]
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dda:	4a3c      	ldr	r2, [pc, #240]	; (8007ecc <UART_SetConfig+0x2fc>)
 8007ddc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	2200      	movs	r2, #0
 8007de4:	603b      	str	r3, [r7, #0]
 8007de6:	607a      	str	r2, [r7, #4]
 8007de8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007df0:	f7f8 fd94 	bl	800091c <__aeabi_uldivmod>
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	4610      	mov	r0, r2
 8007dfa:	4619      	mov	r1, r3
 8007dfc:	f04f 0200 	mov.w	r2, #0
 8007e00:	f04f 0300 	mov.w	r3, #0
 8007e04:	020b      	lsls	r3, r1, #8
 8007e06:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007e0a:	0202      	lsls	r2, r0, #8
 8007e0c:	6979      	ldr	r1, [r7, #20]
 8007e0e:	6849      	ldr	r1, [r1, #4]
 8007e10:	0849      	lsrs	r1, r1, #1
 8007e12:	2000      	movs	r0, #0
 8007e14:	460c      	mov	r4, r1
 8007e16:	4605      	mov	r5, r0
 8007e18:	eb12 0804 	adds.w	r8, r2, r4
 8007e1c:	eb43 0905 	adc.w	r9, r3, r5
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	469a      	mov	sl, r3
 8007e28:	4693      	mov	fp, r2
 8007e2a:	4652      	mov	r2, sl
 8007e2c:	465b      	mov	r3, fp
 8007e2e:	4640      	mov	r0, r8
 8007e30:	4649      	mov	r1, r9
 8007e32:	f7f8 fd73 	bl	800091c <__aeabi_uldivmod>
 8007e36:	4602      	mov	r2, r0
 8007e38:	460b      	mov	r3, r1
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e3e:	6a3b      	ldr	r3, [r7, #32]
 8007e40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e44:	d308      	bcc.n	8007e58 <UART_SetConfig+0x288>
 8007e46:	6a3b      	ldr	r3, [r7, #32]
 8007e48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e4c:	d204      	bcs.n	8007e58 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6a3a      	ldr	r2, [r7, #32]
 8007e54:	60da      	str	r2, [r3, #12]
 8007e56:	e0c9      	b.n	8007fec <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007e5e:	e0c5      	b.n	8007fec <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	69db      	ldr	r3, [r3, #28]
 8007e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e68:	d16d      	bne.n	8007f46 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8007e6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007e6e:	3b01      	subs	r3, #1
 8007e70:	2b07      	cmp	r3, #7
 8007e72:	d82d      	bhi.n	8007ed0 <UART_SetConfig+0x300>
 8007e74:	a201      	add	r2, pc, #4	; (adr r2, 8007e7c <UART_SetConfig+0x2ac>)
 8007e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e7a:	bf00      	nop
 8007e7c:	08007e9d 	.word	0x08007e9d
 8007e80:	08007ea5 	.word	0x08007ea5
 8007e84:	08007ed1 	.word	0x08007ed1
 8007e88:	08007eab 	.word	0x08007eab
 8007e8c:	08007ed1 	.word	0x08007ed1
 8007e90:	08007ed1 	.word	0x08007ed1
 8007e94:	08007ed1 	.word	0x08007ed1
 8007e98:	08007eb3 	.word	0x08007eb3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e9c:	f7fd ffd4 	bl	8005e48 <HAL_RCC_GetPCLK2Freq>
 8007ea0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007ea2:	e01b      	b.n	8007edc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ea4:	4b08      	ldr	r3, [pc, #32]	; (8007ec8 <UART_SetConfig+0x2f8>)
 8007ea6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007ea8:	e018      	b.n	8007edc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eaa:	f7fd ff37 	bl	8005d1c <HAL_RCC_GetSysClockFreq>
 8007eae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007eb0:	e014      	b.n	8007edc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eb6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007eb8:	e010      	b.n	8007edc <UART_SetConfig+0x30c>
 8007eba:	bf00      	nop
 8007ebc:	cfff69f3 	.word	0xcfff69f3
 8007ec0:	40008000 	.word	0x40008000
 8007ec4:	40013800 	.word	0x40013800
 8007ec8:	00f42400 	.word	0x00f42400
 8007ecc:	0800f7f0 	.word	0x0800f7f0
      default:
        pclk = 0U;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007eda:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f000 8084 	beq.w	8007fec <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee8:	4a4b      	ldr	r2, [pc, #300]	; (8008018 <UART_SetConfig+0x448>)
 8007eea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ef6:	005a      	lsls	r2, r3, #1
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	085b      	lsrs	r3, r3, #1
 8007efe:	441a      	add	r2, r3
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f08:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f0a:	6a3b      	ldr	r3, [r7, #32]
 8007f0c:	2b0f      	cmp	r3, #15
 8007f0e:	d916      	bls.n	8007f3e <UART_SetConfig+0x36e>
 8007f10:	6a3b      	ldr	r3, [r7, #32]
 8007f12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f16:	d212      	bcs.n	8007f3e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f18:	6a3b      	ldr	r3, [r7, #32]
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	f023 030f 	bic.w	r3, r3, #15
 8007f20:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f22:	6a3b      	ldr	r3, [r7, #32]
 8007f24:	085b      	lsrs	r3, r3, #1
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	f003 0307 	and.w	r3, r3, #7
 8007f2c:	b29a      	uxth	r2, r3
 8007f2e:	8bfb      	ldrh	r3, [r7, #30]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	8bfa      	ldrh	r2, [r7, #30]
 8007f3a:	60da      	str	r2, [r3, #12]
 8007f3c:	e056      	b.n	8007fec <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007f44:	e052      	b.n	8007fec <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	2b07      	cmp	r3, #7
 8007f4e:	d822      	bhi.n	8007f96 <UART_SetConfig+0x3c6>
 8007f50:	a201      	add	r2, pc, #4	; (adr r2, 8007f58 <UART_SetConfig+0x388>)
 8007f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f56:	bf00      	nop
 8007f58:	08007f79 	.word	0x08007f79
 8007f5c:	08007f81 	.word	0x08007f81
 8007f60:	08007f97 	.word	0x08007f97
 8007f64:	08007f87 	.word	0x08007f87
 8007f68:	08007f97 	.word	0x08007f97
 8007f6c:	08007f97 	.word	0x08007f97
 8007f70:	08007f97 	.word	0x08007f97
 8007f74:	08007f8f 	.word	0x08007f8f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f78:	f7fd ff66 	bl	8005e48 <HAL_RCC_GetPCLK2Freq>
 8007f7c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007f7e:	e010      	b.n	8007fa2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f80:	4b26      	ldr	r3, [pc, #152]	; (800801c <UART_SetConfig+0x44c>)
 8007f82:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007f84:	e00d      	b.n	8007fa2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f86:	f7fd fec9 	bl	8005d1c <HAL_RCC_GetSysClockFreq>
 8007f8a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007f8c:	e009      	b.n	8007fa2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007f94:	e005      	b.n	8007fa2 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8007f96:	2300      	movs	r3, #0
 8007f98:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007fa0:	bf00      	nop
    }

    if (pclk != 0U)
 8007fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d021      	beq.n	8007fec <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fac:	4a1a      	ldr	r2, [pc, #104]	; (8008018 <UART_SetConfig+0x448>)
 8007fae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb6:	fbb3 f2f2 	udiv	r2, r3, r2
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	085b      	lsrs	r3, r3, #1
 8007fc0:	441a      	add	r2, r3
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fcc:	6a3b      	ldr	r3, [r7, #32]
 8007fce:	2b0f      	cmp	r3, #15
 8007fd0:	d909      	bls.n	8007fe6 <UART_SetConfig+0x416>
 8007fd2:	6a3b      	ldr	r3, [r7, #32]
 8007fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fd8:	d205      	bcs.n	8007fe6 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007fda:	6a3b      	ldr	r3, [r7, #32]
 8007fdc:	b29a      	uxth	r2, r3
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	60da      	str	r2, [r3, #12]
 8007fe4:	e002      	b.n	8007fec <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	2200      	movs	r2, #0
 8008000:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	2200      	movs	r2, #0
 8008006:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008008:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800800c:	4618      	mov	r0, r3
 800800e:	3730      	adds	r7, #48	; 0x30
 8008010:	46bd      	mov	sp, r7
 8008012:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008016:	bf00      	nop
 8008018:	0800f7f0 	.word	0x0800f7f0
 800801c:	00f42400 	.word	0x00f42400

08008020 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800802c:	f003 0308 	and.w	r3, r3, #8
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00a      	beq.n	800804a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	430a      	orrs	r2, r1
 8008048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800804e:	f003 0301 	and.w	r3, r3, #1
 8008052:	2b00      	cmp	r3, #0
 8008054:	d00a      	beq.n	800806c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	430a      	orrs	r2, r1
 800806a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008070:	f003 0302 	and.w	r3, r3, #2
 8008074:	2b00      	cmp	r3, #0
 8008076:	d00a      	beq.n	800808e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	430a      	orrs	r2, r1
 800808c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008092:	f003 0304 	and.w	r3, r3, #4
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00a      	beq.n	80080b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	430a      	orrs	r2, r1
 80080ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080b4:	f003 0310 	and.w	r3, r3, #16
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d00a      	beq.n	80080d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00a      	beq.n	80080f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	430a      	orrs	r2, r1
 80080f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d01a      	beq.n	8008136 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800811a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800811e:	d10a      	bne.n	8008136 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	430a      	orrs	r2, r1
 8008134:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800813a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00a      	beq.n	8008158 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	430a      	orrs	r2, r1
 8008156:	605a      	str	r2, [r3, #4]
  }
}
 8008158:	bf00      	nop
 800815a:	370c      	adds	r7, #12
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b098      	sub	sp, #96	; 0x60
 8008168:	af02      	add	r7, sp, #8
 800816a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008174:	f7f9 fd02 	bl	8001b7c <HAL_GetTick>
 8008178:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 0308 	and.w	r3, r3, #8
 8008184:	2b08      	cmp	r3, #8
 8008186:	d12f      	bne.n	80081e8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008188:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800818c:	9300      	str	r3, [sp, #0]
 800818e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008190:	2200      	movs	r2, #0
 8008192:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f88e 	bl	80082b8 <UART_WaitOnFlagUntilTimeout>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d022      	beq.n	80081e8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081aa:	e853 3f00 	ldrex	r3, [r3]
 80081ae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80081b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081b6:	653b      	str	r3, [r7, #80]	; 0x50
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	461a      	mov	r2, r3
 80081be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081c0:	647b      	str	r3, [r7, #68]	; 0x44
 80081c2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80081c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081c8:	e841 2300 	strex	r3, r2, [r1]
 80081cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e6      	bne.n	80081a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2220      	movs	r2, #32
 80081d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e063      	b.n	80082b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0304 	and.w	r3, r3, #4
 80081f2:	2b04      	cmp	r3, #4
 80081f4:	d149      	bne.n	800828a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80081fa:	9300      	str	r3, [sp, #0]
 80081fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081fe:	2200      	movs	r2, #0
 8008200:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 f857 	bl	80082b8 <UART_WaitOnFlagUntilTimeout>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d03c      	beq.n	800828a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008218:	e853 3f00 	ldrex	r3, [r3]
 800821c:	623b      	str	r3, [r7, #32]
   return(result);
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008224:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800822e:	633b      	str	r3, [r7, #48]	; 0x30
 8008230:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008232:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008234:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008236:	e841 2300 	strex	r3, r2, [r1]
 800823a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800823c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1e6      	bne.n	8008210 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	3308      	adds	r3, #8
 8008248:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	e853 3f00 	ldrex	r3, [r3]
 8008250:	60fb      	str	r3, [r7, #12]
   return(result);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f023 0301 	bic.w	r3, r3, #1
 8008258:	64bb      	str	r3, [r7, #72]	; 0x48
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008262:	61fa      	str	r2, [r7, #28]
 8008264:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008266:	69b9      	ldr	r1, [r7, #24]
 8008268:	69fa      	ldr	r2, [r7, #28]
 800826a:	e841 2300 	strex	r3, r2, [r1]
 800826e:	617b      	str	r3, [r7, #20]
   return(result);
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1e5      	bne.n	8008242 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2220      	movs	r2, #32
 800827a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008286:	2303      	movs	r3, #3
 8008288:	e012      	b.n	80082b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2220      	movs	r2, #32
 800828e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2220      	movs	r2, #32
 8008296:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2200      	movs	r2, #0
 800829e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2200      	movs	r2, #0
 80082a4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3758      	adds	r7, #88	; 0x58
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	60b9      	str	r1, [r7, #8]
 80082c2:	603b      	str	r3, [r7, #0]
 80082c4:	4613      	mov	r3, r2
 80082c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082c8:	e049      	b.n	800835e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082ca:	69bb      	ldr	r3, [r7, #24]
 80082cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d0:	d045      	beq.n	800835e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082d2:	f7f9 fc53 	bl	8001b7c <HAL_GetTick>
 80082d6:	4602      	mov	r2, r0
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	1ad3      	subs	r3, r2, r3
 80082dc:	69ba      	ldr	r2, [r7, #24]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d302      	bcc.n	80082e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80082e2:	69bb      	ldr	r3, [r7, #24]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80082e8:	2303      	movs	r3, #3
 80082ea:	e048      	b.n	800837e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 0304 	and.w	r3, r3, #4
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d031      	beq.n	800835e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	69db      	ldr	r3, [r3, #28]
 8008300:	f003 0308 	and.w	r3, r3, #8
 8008304:	2b08      	cmp	r3, #8
 8008306:	d110      	bne.n	800832a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	2208      	movs	r2, #8
 800830e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f000 fa42 	bl	800879a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2208      	movs	r2, #8
 800831a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	e029      	b.n	800837e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	69db      	ldr	r3, [r3, #28]
 8008330:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008334:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008338:	d111      	bne.n	800835e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008342:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f000 fa28 	bl	800879a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2220      	movs	r2, #32
 800834e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	e00f      	b.n	800837e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	69da      	ldr	r2, [r3, #28]
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	4013      	ands	r3, r2
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	429a      	cmp	r2, r3
 800836c:	bf0c      	ite	eq
 800836e:	2301      	moveq	r3, #1
 8008370:	2300      	movne	r3, #0
 8008372:	b2db      	uxtb	r3, r3
 8008374:	461a      	mov	r2, r3
 8008376:	79fb      	ldrb	r3, [r7, #7]
 8008378:	429a      	cmp	r2, r3
 800837a:	d0a6      	beq.n	80082ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3710      	adds	r7, #16
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
	...

08008388 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008388:	b480      	push	{r7}
 800838a:	b0a3      	sub	sp, #140	; 0x8c
 800838c:	af00      	add	r7, sp, #0
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	60b9      	str	r1, [r7, #8]
 8008392:	4613      	mov	r3, r2
 8008394:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	68ba      	ldr	r2, [r7, #8]
 800839a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	88fa      	ldrh	r2, [r7, #6]
 80083a0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	88fa      	ldrh	r2, [r7, #6]
 80083a8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2200      	movs	r2, #0
 80083b0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083ba:	d10e      	bne.n	80083da <UART_Start_Receive_IT+0x52>
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	691b      	ldr	r3, [r3, #16]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d105      	bne.n	80083d0 <UART_Start_Receive_IT+0x48>
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80083ca:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80083ce:	e02d      	b.n	800842c <UART_Start_Receive_IT+0xa4>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	22ff      	movs	r2, #255	; 0xff
 80083d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80083d8:	e028      	b.n	800842c <UART_Start_Receive_IT+0xa4>
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d10d      	bne.n	80083fe <UART_Start_Receive_IT+0x76>
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	691b      	ldr	r3, [r3, #16]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d104      	bne.n	80083f4 <UART_Start_Receive_IT+0x6c>
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	22ff      	movs	r2, #255	; 0xff
 80083ee:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80083f2:	e01b      	b.n	800842c <UART_Start_Receive_IT+0xa4>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	227f      	movs	r2, #127	; 0x7f
 80083f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80083fc:	e016      	b.n	800842c <UART_Start_Receive_IT+0xa4>
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008406:	d10d      	bne.n	8008424 <UART_Start_Receive_IT+0x9c>
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d104      	bne.n	800841a <UART_Start_Receive_IT+0x92>
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	227f      	movs	r2, #127	; 0x7f
 8008414:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008418:	e008      	b.n	800842c <UART_Start_Receive_IT+0xa4>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	223f      	movs	r2, #63	; 0x3f
 800841e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008422:	e003      	b.n	800842c <UART_Start_Receive_IT+0xa4>
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2222      	movs	r2, #34	; 0x22
 8008438:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	3308      	adds	r3, #8
 8008442:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008444:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008446:	e853 3f00 	ldrex	r3, [r3]
 800844a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800844c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800844e:	f043 0301 	orr.w	r3, r3, #1
 8008452:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	3308      	adds	r3, #8
 800845c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008460:	673a      	str	r2, [r7, #112]	; 0x70
 8008462:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008464:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008466:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008468:	e841 2300 	strex	r3, r2, [r1]
 800846c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800846e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008470:	2b00      	cmp	r3, #0
 8008472:	d1e3      	bne.n	800843c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008478:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800847c:	d14f      	bne.n	800851e <UART_Start_Receive_IT+0x196>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008484:	88fa      	ldrh	r2, [r7, #6]
 8008486:	429a      	cmp	r2, r3
 8008488:	d349      	bcc.n	800851e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008492:	d107      	bne.n	80084a4 <UART_Start_Receive_IT+0x11c>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	691b      	ldr	r3, [r3, #16]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d103      	bne.n	80084a4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	4a47      	ldr	r2, [pc, #284]	; (80085bc <UART_Start_Receive_IT+0x234>)
 80084a0:	675a      	str	r2, [r3, #116]	; 0x74
 80084a2:	e002      	b.n	80084aa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	4a46      	ldr	r2, [pc, #280]	; (80085c0 <UART_Start_Receive_IT+0x238>)
 80084a8:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d01a      	beq.n	80084e8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084ba:	e853 3f00 	ldrex	r3, [r3]
 80084be:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80084c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	461a      	mov	r2, r3
 80084d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80084d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084d6:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084da:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80084dc:	e841 2300 	strex	r3, r2, [r1]
 80084e0:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80084e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d1e4      	bne.n	80084b2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	3308      	adds	r3, #8
 80084ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084f2:	e853 3f00 	ldrex	r3, [r3]
 80084f6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80084f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084fe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	3308      	adds	r3, #8
 8008506:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008508:	64ba      	str	r2, [r7, #72]	; 0x48
 800850a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800850e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008510:	e841 2300 	strex	r3, r2, [r1]
 8008514:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1e5      	bne.n	80084e8 <UART_Start_Receive_IT+0x160>
 800851c:	e046      	b.n	80085ac <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008526:	d107      	bne.n	8008538 <UART_Start_Receive_IT+0x1b0>
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	691b      	ldr	r3, [r3, #16]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d103      	bne.n	8008538 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	4a24      	ldr	r2, [pc, #144]	; (80085c4 <UART_Start_Receive_IT+0x23c>)
 8008534:	675a      	str	r2, [r3, #116]	; 0x74
 8008536:	e002      	b.n	800853e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	4a23      	ldr	r2, [pc, #140]	; (80085c8 <UART_Start_Receive_IT+0x240>)
 800853c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	691b      	ldr	r3, [r3, #16]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d019      	beq.n	800857a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854e:	e853 3f00 	ldrex	r3, [r3]
 8008552:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008556:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800855a:	677b      	str	r3, [r7, #116]	; 0x74
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	461a      	mov	r2, r3
 8008562:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008564:	637b      	str	r3, [r7, #52]	; 0x34
 8008566:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008568:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800856a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800856c:	e841 2300 	strex	r3, r2, [r1]
 8008570:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008574:	2b00      	cmp	r3, #0
 8008576:	d1e6      	bne.n	8008546 <UART_Start_Receive_IT+0x1be>
 8008578:	e018      	b.n	80085ac <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	e853 3f00 	ldrex	r3, [r3]
 8008586:	613b      	str	r3, [r7, #16]
   return(result);
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	f043 0320 	orr.w	r3, r3, #32
 800858e:	67bb      	str	r3, [r7, #120]	; 0x78
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	461a      	mov	r2, r3
 8008596:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008598:	623b      	str	r3, [r7, #32]
 800859a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	69f9      	ldr	r1, [r7, #28]
 800859e:	6a3a      	ldr	r2, [r7, #32]
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e6      	bne.n	800857a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	378c      	adds	r7, #140	; 0x8c
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr
 80085ba:	bf00      	nop
 80085bc:	080095e9 	.word	0x080095e9
 80085c0:	08009289 	.word	0x08009289
 80085c4:	080090d1 	.word	0x080090d1
 80085c8:	08008f19 	.word	0x08008f19

080085cc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b096      	sub	sp, #88	; 0x58
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	60b9      	str	r1, [r7, #8]
 80085d6:	4613      	mov	r3, r2
 80085d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	68ba      	ldr	r2, [r7, #8]
 80085de:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	88fa      	ldrh	r2, [r7, #6]
 80085e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2222      	movs	r2, #34	; 0x22
 80085f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d02d      	beq.n	800865e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008608:	4a40      	ldr	r2, [pc, #256]	; (800870c <UART_Start_Receive_DMA+0x140>)
 800860a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008612:	4a3f      	ldr	r2, [pc, #252]	; (8008710 <UART_Start_Receive_DMA+0x144>)
 8008614:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800861c:	4a3d      	ldr	r2, [pc, #244]	; (8008714 <UART_Start_Receive_DMA+0x148>)
 800861e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008626:	2200      	movs	r2, #0
 8008628:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3324      	adds	r3, #36	; 0x24
 8008636:	4619      	mov	r1, r3
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800863c:	461a      	mov	r2, r3
 800863e:	88fb      	ldrh	r3, [r7, #6]
 8008640:	f7fb f94c 	bl	80038dc <HAL_DMA_Start_IT>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d009      	beq.n	800865e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2210      	movs	r2, #16
 800864e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2220      	movs	r2, #32
 8008656:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	e051      	b.n	8008702 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	691b      	ldr	r3, [r3, #16]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d018      	beq.n	8008698 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800866e:	e853 3f00 	ldrex	r3, [r3]
 8008672:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008676:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800867a:	657b      	str	r3, [r7, #84]	; 0x54
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	461a      	mov	r2, r3
 8008682:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008684:	64bb      	str	r3, [r7, #72]	; 0x48
 8008686:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008688:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800868a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800868c:	e841 2300 	strex	r3, r2, [r1]
 8008690:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008692:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1e6      	bne.n	8008666 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	3308      	adds	r3, #8
 800869e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a2:	e853 3f00 	ldrex	r3, [r3]
 80086a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086aa:	f043 0301 	orr.w	r3, r3, #1
 80086ae:	653b      	str	r3, [r7, #80]	; 0x50
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	3308      	adds	r3, #8
 80086b6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80086b8:	637a      	str	r2, [r7, #52]	; 0x34
 80086ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80086be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086c0:	e841 2300 	strex	r3, r2, [r1]
 80086c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80086c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d1e5      	bne.n	8008698 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	3308      	adds	r3, #8
 80086d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	e853 3f00 	ldrex	r3, [r3]
 80086da:	613b      	str	r3, [r7, #16]
   return(result);
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	3308      	adds	r3, #8
 80086ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80086ec:	623a      	str	r2, [r7, #32]
 80086ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f0:	69f9      	ldr	r1, [r7, #28]
 80086f2:	6a3a      	ldr	r2, [r7, #32]
 80086f4:	e841 2300 	strex	r3, r2, [r1]
 80086f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d1e5      	bne.n	80086cc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008700:	2300      	movs	r3, #0
}
 8008702:	4618      	mov	r0, r3
 8008704:	3758      	adds	r7, #88	; 0x58
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
 800870a:	bf00      	nop
 800870c:	0800891d 	.word	0x0800891d
 8008710:	08008a49 	.word	0x08008a49
 8008714:	08008a87 	.word	0x08008a87

08008718 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008718:	b480      	push	{r7}
 800871a:	b08f      	sub	sp, #60	; 0x3c
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008726:	6a3b      	ldr	r3, [r7, #32]
 8008728:	e853 3f00 	ldrex	r3, [r3]
 800872c:	61fb      	str	r3, [r7, #28]
   return(result);
 800872e:	69fb      	ldr	r3, [r7, #28]
 8008730:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008734:	637b      	str	r3, [r7, #52]	; 0x34
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	461a      	mov	r2, r3
 800873c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800873e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008740:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008742:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008744:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008746:	e841 2300 	strex	r3, r2, [r1]
 800874a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800874c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1e6      	bne.n	8008720 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	3308      	adds	r3, #8
 8008758:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	e853 3f00 	ldrex	r3, [r3]
 8008760:	60bb      	str	r3, [r7, #8]
   return(result);
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008768:	633b      	str	r3, [r7, #48]	; 0x30
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	3308      	adds	r3, #8
 8008770:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008772:	61ba      	str	r2, [r7, #24]
 8008774:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008776:	6979      	ldr	r1, [r7, #20]
 8008778:	69ba      	ldr	r2, [r7, #24]
 800877a:	e841 2300 	strex	r3, r2, [r1]
 800877e:	613b      	str	r3, [r7, #16]
   return(result);
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1e5      	bne.n	8008752 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2220      	movs	r2, #32
 800878a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800878e:	bf00      	nop
 8008790:	373c      	adds	r7, #60	; 0x3c
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr

0800879a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800879a:	b480      	push	{r7}
 800879c:	b095      	sub	sp, #84	; 0x54
 800879e:	af00      	add	r7, sp, #0
 80087a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80087b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	461a      	mov	r2, r3
 80087be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087c0:	643b      	str	r3, [r7, #64]	; 0x40
 80087c2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80087c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80087ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e6      	bne.n	80087a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	3308      	adds	r3, #8
 80087da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087dc:	6a3b      	ldr	r3, [r7, #32]
 80087de:	e853 3f00 	ldrex	r3, [r3]
 80087e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087ea:	f023 0301 	bic.w	r3, r3, #1
 80087ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	3308      	adds	r3, #8
 80087f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008800:	e841 2300 	strex	r3, r2, [r1]
 8008804:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1e3      	bne.n	80087d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008810:	2b01      	cmp	r3, #1
 8008812:	d118      	bne.n	8008846 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	e853 3f00 	ldrex	r3, [r3]
 8008820:	60bb      	str	r3, [r7, #8]
   return(result);
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	f023 0310 	bic.w	r3, r3, #16
 8008828:	647b      	str	r3, [r7, #68]	; 0x44
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	461a      	mov	r2, r3
 8008830:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008832:	61bb      	str	r3, [r7, #24]
 8008834:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008836:	6979      	ldr	r1, [r7, #20]
 8008838:	69ba      	ldr	r2, [r7, #24]
 800883a:	e841 2300 	strex	r3, r2, [r1]
 800883e:	613b      	str	r3, [r7, #16]
   return(result);
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d1e6      	bne.n	8008814 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2220      	movs	r2, #32
 800884a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	675a      	str	r2, [r3, #116]	; 0x74
}
 800885a:	bf00      	nop
 800885c:	3754      	adds	r7, #84	; 0x54
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr

08008866 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008866:	b580      	push	{r7, lr}
 8008868:	b090      	sub	sp, #64	; 0x40
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008872:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f003 0320 	and.w	r3, r3, #32
 800887e:	2b00      	cmp	r3, #0
 8008880:	d137      	bne.n	80088f2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008882:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008884:	2200      	movs	r2, #0
 8008886:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800888a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	3308      	adds	r3, #8
 8008890:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008894:	e853 3f00 	ldrex	r3, [r3]
 8008898:	623b      	str	r3, [r7, #32]
   return(result);
 800889a:	6a3b      	ldr	r3, [r7, #32]
 800889c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80088a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3308      	adds	r3, #8
 80088a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80088aa:	633a      	str	r2, [r7, #48]	; 0x30
 80088ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088b2:	e841 2300 	strex	r3, r2, [r1]
 80088b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80088b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1e5      	bne.n	800888a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80088be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	e853 3f00 	ldrex	r3, [r3]
 80088ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088d2:	637b      	str	r3, [r7, #52]	; 0x34
 80088d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	461a      	mov	r2, r3
 80088da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088dc:	61fb      	str	r3, [r7, #28]
 80088de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e0:	69b9      	ldr	r1, [r7, #24]
 80088e2:	69fa      	ldr	r2, [r7, #28]
 80088e4:	e841 2300 	strex	r3, r2, [r1]
 80088e8:	617b      	str	r3, [r7, #20]
   return(result);
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d1e6      	bne.n	80088be <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088f0:	e002      	b.n	80088f8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80088f2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80088f4:	f006 fb8e 	bl	800f014 <HAL_UART_TxCpltCallback>
}
 80088f8:	bf00      	nop
 80088fa:	3740      	adds	r7, #64	; 0x40
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800890c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800890e:	68f8      	ldr	r0, [r7, #12]
 8008910:	f7ff f882 	bl	8007a18 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008914:	bf00      	nop
 8008916:	3710      	adds	r7, #16
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b09c      	sub	sp, #112	; 0x70
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008928:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f003 0320 	and.w	r3, r3, #32
 8008934:	2b00      	cmp	r3, #0
 8008936:	d171      	bne.n	8008a1c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800893a:	2200      	movs	r2, #0
 800893c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008940:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008946:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008948:	e853 3f00 	ldrex	r3, [r3]
 800894c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800894e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008950:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008954:	66bb      	str	r3, [r7, #104]	; 0x68
 8008956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	461a      	mov	r2, r3
 800895c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800895e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008960:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008962:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008964:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008966:	e841 2300 	strex	r3, r2, [r1]
 800896a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800896c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1e6      	bne.n	8008940 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008972:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	3308      	adds	r3, #8
 8008978:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800897c:	e853 3f00 	ldrex	r3, [r3]
 8008980:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008984:	f023 0301 	bic.w	r3, r3, #1
 8008988:	667b      	str	r3, [r7, #100]	; 0x64
 800898a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	3308      	adds	r3, #8
 8008990:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008992:	647a      	str	r2, [r7, #68]	; 0x44
 8008994:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008996:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008998:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800899a:	e841 2300 	strex	r3, r2, [r1]
 800899e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80089a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d1e5      	bne.n	8008972 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	3308      	adds	r3, #8
 80089ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b0:	e853 3f00 	ldrex	r3, [r3]
 80089b4:	623b      	str	r3, [r7, #32]
   return(result);
 80089b6:	6a3b      	ldr	r3, [r7, #32]
 80089b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089bc:	663b      	str	r3, [r7, #96]	; 0x60
 80089be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3308      	adds	r3, #8
 80089c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80089c6:	633a      	str	r2, [r7, #48]	; 0x30
 80089c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089ce:	e841 2300 	strex	r3, r2, [r1]
 80089d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80089d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d1e5      	bne.n	80089a6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80089da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089dc:	2220      	movs	r2, #32
 80089de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d118      	bne.n	8008a1c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	e853 3f00 	ldrex	r3, [r3]
 80089f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f023 0310 	bic.w	r3, r3, #16
 80089fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008a00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	461a      	mov	r2, r3
 8008a06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a08:	61fb      	str	r3, [r7, #28]
 8008a0a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0c:	69b9      	ldr	r1, [r7, #24]
 8008a0e:	69fa      	ldr	r2, [r7, #28]
 8008a10:	e841 2300 	strex	r3, r2, [r1]
 8008a14:	617b      	str	r3, [r7, #20]
   return(result);
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d1e6      	bne.n	80089ea <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a1e:	2200      	movs	r2, #0
 8008a20:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d107      	bne.n	8008a3a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a30:	4619      	mov	r1, r3
 8008a32:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008a34:	f006 fbf0 	bl	800f218 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a38:	e002      	b.n	8008a40 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008a3a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008a3c:	f006 fb28 	bl	800f090 <HAL_UART_RxCpltCallback>
}
 8008a40:	bf00      	nop
 8008a42:	3770      	adds	r7, #112	; 0x70
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a54:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d109      	bne.n	8008a78 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a6a:	085b      	lsrs	r3, r3, #1
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	4619      	mov	r1, r3
 8008a70:	68f8      	ldr	r0, [r7, #12]
 8008a72:	f006 fbd1 	bl	800f218 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a76:	e002      	b.n	8008a7e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f7fe ffd7 	bl	8007a2c <HAL_UART_RxHalfCpltCallback>
}
 8008a7e:	bf00      	nop
 8008a80:	3710      	adds	r7, #16
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}

08008a86 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a86:	b580      	push	{r7, lr}
 8008a88:	b086      	sub	sp, #24
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a92:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a9a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008aa2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008aae:	2b80      	cmp	r3, #128	; 0x80
 8008ab0:	d109      	bne.n	8008ac6 <UART_DMAError+0x40>
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	2b21      	cmp	r3, #33	; 0x21
 8008ab6:	d106      	bne.n	8008ac6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8008ac0:	6978      	ldr	r0, [r7, #20]
 8008ac2:	f7ff fe29 	bl	8008718 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ad0:	2b40      	cmp	r3, #64	; 0x40
 8008ad2:	d109      	bne.n	8008ae8 <UART_DMAError+0x62>
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2b22      	cmp	r3, #34	; 0x22
 8008ad8:	d106      	bne.n	8008ae8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008ae2:	6978      	ldr	r0, [r7, #20]
 8008ae4:	f7ff fe59 	bl	800879a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008aee:	f043 0210 	orr.w	r2, r3, #16
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008af8:	6978      	ldr	r0, [r7, #20]
 8008afa:	f006 fb33 	bl	800f164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008afe:	bf00      	nop
 8008b00:	3718      	adds	r7, #24
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}

08008b06 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b084      	sub	sp, #16
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f006 fb1d 	bl	800f164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b2a:	bf00      	nop
 8008b2c:	3710      	adds	r7, #16
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}

08008b32 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8008b32:	b580      	push	{r7, lr}
 8008b34:	b084      	sub	sp, #16
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b3e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	220f      	movs	r2, #15
 8008b4e:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	699a      	ldr	r2, [r3, #24]
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f042 0208 	orr.w	r2, r2, #8
 8008b5e:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2220      	movs	r2, #32
 8008b64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f7fe ff66 	bl	8007a40 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b74:	bf00      	nop
 8008b76:	3710      	adds	r7, #16
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b08f      	sub	sp, #60	; 0x3c
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b8a:	2b21      	cmp	r3, #33	; 0x21
 8008b8c:	d14c      	bne.n	8008c28 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d132      	bne.n	8008c00 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba0:	6a3b      	ldr	r3, [r7, #32]
 8008ba2:	e853 3f00 	ldrex	r3, [r3]
 8008ba6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bae:	637b      	str	r3, [r7, #52]	; 0x34
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bba:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008bbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bc0:	e841 2300 	strex	r3, r2, [r1]
 8008bc4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1e6      	bne.n	8008b9a <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	e853 3f00 	ldrex	r3, [r3]
 8008bd8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008be0:	633b      	str	r3, [r7, #48]	; 0x30
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	461a      	mov	r2, r3
 8008be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bea:	61bb      	str	r3, [r7, #24]
 8008bec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bee:	6979      	ldr	r1, [r7, #20]
 8008bf0:	69ba      	ldr	r2, [r7, #24]
 8008bf2:	e841 2300 	strex	r3, r2, [r1]
 8008bf6:	613b      	str	r3, [r7, #16]
   return(result);
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d1e6      	bne.n	8008bcc <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008bfe:	e013      	b.n	8008c28 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c04:	781a      	ldrb	r2, [r3, #0]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c10:	1c5a      	adds	r2, r3, #1
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	3b01      	subs	r3, #1
 8008c20:	b29a      	uxth	r2, r3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008c28:	bf00      	nop
 8008c2a:	373c      	adds	r7, #60	; 0x3c
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b091      	sub	sp, #68	; 0x44
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c42:	2b21      	cmp	r3, #33	; 0x21
 8008c44:	d151      	bne.n	8008cea <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d132      	bne.n	8008cb8 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5a:	e853 3f00 	ldrex	r3, [r3]
 8008c5e:	623b      	str	r3, [r7, #32]
   return(result);
 8008c60:	6a3b      	ldr	r3, [r7, #32]
 8008c62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c66:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c70:	633b      	str	r3, [r7, #48]	; 0x30
 8008c72:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c74:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008c76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c78:	e841 2300 	strex	r3, r2, [r1]
 8008c7c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1e6      	bne.n	8008c52 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	e853 3f00 	ldrex	r3, [r3]
 8008c90:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c98:	637b      	str	r3, [r7, #52]	; 0x34
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ca2:	61fb      	str	r3, [r7, #28]
 8008ca4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca6:	69b9      	ldr	r1, [r7, #24]
 8008ca8:	69fa      	ldr	r2, [r7, #28]
 8008caa:	e841 2300 	strex	r3, r2, [r1]
 8008cae:	617b      	str	r3, [r7, #20]
   return(result);
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d1e6      	bne.n	8008c84 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008cb6:	e018      	b.n	8008cea <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008cbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cc0:	881b      	ldrh	r3, [r3, #0]
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ccc:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cd2:	1c9a      	adds	r2, r3, #2
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	3b01      	subs	r3, #1
 8008ce2:	b29a      	uxth	r2, r3
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008cea:	bf00      	nop
 8008cec:	3744      	adds	r7, #68	; 0x44
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr

08008cf6 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008cf6:	b480      	push	{r7}
 8008cf8:	b091      	sub	sp, #68	; 0x44
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d04:	2b21      	cmp	r3, #33	; 0x21
 8008d06:	d160      	bne.n	8008dca <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008d0e:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008d10:	e057      	b.n	8008dc2 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d133      	bne.n	8008d86 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	3308      	adds	r3, #8
 8008d24:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	623b      	str	r3, [r7, #32]
   return(result);
 8008d2e:	6a3b      	ldr	r3, [r7, #32]
 8008d30:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008d34:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	3308      	adds	r3, #8
 8008d3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d3e:	633a      	str	r2, [r7, #48]	; 0x30
 8008d40:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d46:	e841 2300 	strex	r3, r2, [r1]
 8008d4a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1e5      	bne.n	8008d1e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	e853 3f00 	ldrex	r3, [r3]
 8008d5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d66:	637b      	str	r3, [r7, #52]	; 0x34
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d70:	61fb      	str	r3, [r7, #28]
 8008d72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d74:	69b9      	ldr	r1, [r7, #24]
 8008d76:	69fa      	ldr	r2, [r7, #28]
 8008d78:	e841 2300 	strex	r3, r2, [r1]
 8008d7c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d1e6      	bne.n	8008d52 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008d84:	e021      	b.n	8008dca <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	69db      	ldr	r3, [r3, #28]
 8008d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d013      	beq.n	8008dbc <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d98:	781a      	ldrb	r2, [r3, #0]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008da4:	1c5a      	adds	r2, r3, #1
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	3b01      	subs	r3, #1
 8008db4:	b29a      	uxth	r2, r3
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008dbc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008dc2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d1a4      	bne.n	8008d12 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008dc8:	e7ff      	b.n	8008dca <UART_TxISR_8BIT_FIFOEN+0xd4>
 8008dca:	bf00      	nop
 8008dcc:	3744      	adds	r7, #68	; 0x44
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd4:	4770      	bx	lr

08008dd6 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008dd6:	b480      	push	{r7}
 8008dd8:	b091      	sub	sp, #68	; 0x44
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008de4:	2b21      	cmp	r3, #33	; 0x21
 8008de6:	d165      	bne.n	8008eb4 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008dee:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008df0:	e05c      	b.n	8008eac <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008df8:	b29b      	uxth	r3, r3
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d133      	bne.n	8008e66 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	3308      	adds	r3, #8
 8008e04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e06:	6a3b      	ldr	r3, [r7, #32]
 8008e08:	e853 3f00 	ldrex	r3, [r3]
 8008e0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e0e:	69fb      	ldr	r3, [r7, #28]
 8008e10:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008e14:	637b      	str	r3, [r7, #52]	; 0x34
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	3308      	adds	r3, #8
 8008e1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008e20:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008e24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e26:	e841 2300 	strex	r3, r2, [r1]
 8008e2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d1e5      	bne.n	8008dfe <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	e853 3f00 	ldrex	r3, [r3]
 8008e3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e46:	633b      	str	r3, [r7, #48]	; 0x30
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e50:	61bb      	str	r3, [r7, #24]
 8008e52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e54:	6979      	ldr	r1, [r7, #20]
 8008e56:	69ba      	ldr	r2, [r7, #24]
 8008e58:	e841 2300 	strex	r3, r2, [r1]
 8008e5c:	613b      	str	r3, [r7, #16]
   return(result);
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d1e6      	bne.n	8008e32 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008e64:	e026      	b.n	8008eb4 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	69db      	ldr	r3, [r3, #28]
 8008e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d018      	beq.n	8008ea6 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e78:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e7c:	881b      	ldrh	r3, [r3, #0]
 8008e7e:	461a      	mov	r2, r3
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e88:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e8e:	1c9a      	adds	r2, r3, #2
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	3b01      	subs	r3, #1
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008ea6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008eac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d19f      	bne.n	8008df2 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008eb2:	e7ff      	b.n	8008eb4 <UART_TxISR_16BIT_FIFOEN+0xde>
 8008eb4:	bf00      	nop
 8008eb6:	3744      	adds	r7, #68	; 0x44
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b088      	sub	sp, #32
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	e853 3f00 	ldrex	r3, [r3]
 8008ed4:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008edc:	61fb      	str	r3, [r7, #28]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	61bb      	str	r3, [r7, #24]
 8008ee8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eea:	6979      	ldr	r1, [r7, #20]
 8008eec:	69ba      	ldr	r2, [r7, #24]
 8008eee:	e841 2300 	strex	r3, r2, [r1]
 8008ef2:	613b      	str	r3, [r7, #16]
   return(result);
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1e6      	bne.n	8008ec8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2220      	movs	r2, #32
 8008efe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f006 f883 	bl	800f014 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f0e:	bf00      	nop
 8008f10:	3720      	adds	r7, #32
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}
	...

08008f18 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b09c      	sub	sp, #112	; 0x70
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008f26:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f30:	2b22      	cmp	r3, #34	; 0x22
 8008f32:	f040 80be 	bne.w	80090b2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f3c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008f40:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008f44:	b2d9      	uxtb	r1, r3
 8008f46:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008f4a:	b2da      	uxtb	r2, r3
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f50:	400a      	ands	r2, r1
 8008f52:	b2d2      	uxtb	r2, r2
 8008f54:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f5a:	1c5a      	adds	r2, r3, #1
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	3b01      	subs	r3, #1
 8008f6a:	b29a      	uxth	r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008f78:	b29b      	uxth	r3, r3
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	f040 80a1 	bne.w	80090c2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f88:	e853 3f00 	ldrex	r3, [r3]
 8008f8c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008f8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f94:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008f9e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008fa0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008fa4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008fa6:	e841 2300 	strex	r3, r2, [r1]
 8008faa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008fac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d1e6      	bne.n	8008f80 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	3308      	adds	r3, #8
 8008fb8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fbc:	e853 3f00 	ldrex	r3, [r3]
 8008fc0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fc4:	f023 0301 	bic.w	r3, r3, #1
 8008fc8:	667b      	str	r3, [r7, #100]	; 0x64
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	3308      	adds	r3, #8
 8008fd0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008fd2:	647a      	str	r2, [r7, #68]	; 0x44
 8008fd4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008fd8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008fda:	e841 2300 	strex	r3, r2, [r1]
 8008fde:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1e5      	bne.n	8008fb2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2220      	movs	r2, #32
 8008fea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a33      	ldr	r2, [pc, #204]	; (80090cc <UART_RxISR_8BIT+0x1b4>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d01f      	beq.n	8009044 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800900e:	2b00      	cmp	r3, #0
 8009010:	d018      	beq.n	8009044 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901a:	e853 3f00 	ldrex	r3, [r3]
 800901e:	623b      	str	r3, [r7, #32]
   return(result);
 8009020:	6a3b      	ldr	r3, [r7, #32]
 8009022:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009026:	663b      	str	r3, [r7, #96]	; 0x60
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	461a      	mov	r2, r3
 800902e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009030:	633b      	str	r3, [r7, #48]	; 0x30
 8009032:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009034:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009036:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009038:	e841 2300 	strex	r3, r2, [r1]
 800903c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800903e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009040:	2b00      	cmp	r3, #0
 8009042:	d1e6      	bne.n	8009012 <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009048:	2b01      	cmp	r3, #1
 800904a:	d12e      	bne.n	80090aa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	e853 3f00 	ldrex	r3, [r3]
 800905e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f023 0310 	bic.w	r3, r3, #16
 8009066:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	461a      	mov	r2, r3
 800906e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009070:	61fb      	str	r3, [r7, #28]
 8009072:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009074:	69b9      	ldr	r1, [r7, #24]
 8009076:	69fa      	ldr	r2, [r7, #28]
 8009078:	e841 2300 	strex	r3, r2, [r1]
 800907c:	617b      	str	r3, [r7, #20]
   return(result);
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d1e6      	bne.n	8009052 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	69db      	ldr	r3, [r3, #28]
 800908a:	f003 0310 	and.w	r3, r3, #16
 800908e:	2b10      	cmp	r3, #16
 8009090:	d103      	bne.n	800909a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	2210      	movs	r2, #16
 8009098:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80090a0:	4619      	mov	r1, r3
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f006 f8b8 	bl	800f218 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80090a8:	e00b      	b.n	80090c2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f005 fff0 	bl	800f090 <HAL_UART_RxCpltCallback>
}
 80090b0:	e007      	b.n	80090c2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	699a      	ldr	r2, [r3, #24]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f042 0208 	orr.w	r2, r2, #8
 80090c0:	619a      	str	r2, [r3, #24]
}
 80090c2:	bf00      	nop
 80090c4:	3770      	adds	r7, #112	; 0x70
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	bf00      	nop
 80090cc:	40008000 	.word	0x40008000

080090d0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b09c      	sub	sp, #112	; 0x70
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80090de:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090e8:	2b22      	cmp	r3, #34	; 0x22
 80090ea:	f040 80be 	bne.w	800926a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090fc:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80090fe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8009102:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8009106:	4013      	ands	r3, r2
 8009108:	b29a      	uxth	r2, r3
 800910a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800910c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009112:	1c9a      	adds	r2, r3, #2
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800911e:	b29b      	uxth	r3, r3
 8009120:	3b01      	subs	r3, #1
 8009122:	b29a      	uxth	r2, r3
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009130:	b29b      	uxth	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	f040 80a1 	bne.w	800927a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009140:	e853 3f00 	ldrex	r3, [r3]
 8009144:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009146:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009148:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800914c:	667b      	str	r3, [r7, #100]	; 0x64
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	461a      	mov	r2, r3
 8009154:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009156:	657b      	str	r3, [r7, #84]	; 0x54
 8009158:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800915c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800915e:	e841 2300 	strex	r3, r2, [r1]
 8009162:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009164:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1e6      	bne.n	8009138 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	3308      	adds	r3, #8
 8009170:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009174:	e853 3f00 	ldrex	r3, [r3]
 8009178:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800917a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800917c:	f023 0301 	bic.w	r3, r3, #1
 8009180:	663b      	str	r3, [r7, #96]	; 0x60
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	3308      	adds	r3, #8
 8009188:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800918a:	643a      	str	r2, [r7, #64]	; 0x40
 800918c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800918e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009190:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009192:	e841 2300 	strex	r3, r2, [r1]
 8009196:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800919a:	2b00      	cmp	r3, #0
 800919c:	d1e5      	bne.n	800916a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2220      	movs	r2, #32
 80091a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4a33      	ldr	r2, [pc, #204]	; (8009284 <UART_RxISR_16BIT+0x1b4>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d01f      	beq.n	80091fc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	685b      	ldr	r3, [r3, #4]
 80091c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d018      	beq.n	80091fc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d0:	6a3b      	ldr	r3, [r7, #32]
 80091d2:	e853 3f00 	ldrex	r3, [r3]
 80091d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80091d8:	69fb      	ldr	r3, [r7, #28]
 80091da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80091de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	461a      	mov	r2, r3
 80091e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80091e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091ea:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091f0:	e841 2300 	strex	r3, r2, [r1]
 80091f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d1e6      	bne.n	80091ca <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009200:	2b01      	cmp	r3, #1
 8009202:	d12e      	bne.n	8009262 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2200      	movs	r2, #0
 8009208:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	e853 3f00 	ldrex	r3, [r3]
 8009216:	60bb      	str	r3, [r7, #8]
   return(result);
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	f023 0310 	bic.w	r3, r3, #16
 800921e:	65bb      	str	r3, [r7, #88]	; 0x58
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	461a      	mov	r2, r3
 8009226:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009228:	61bb      	str	r3, [r7, #24]
 800922a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800922c:	6979      	ldr	r1, [r7, #20]
 800922e:	69ba      	ldr	r2, [r7, #24]
 8009230:	e841 2300 	strex	r3, r2, [r1]
 8009234:	613b      	str	r3, [r7, #16]
   return(result);
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d1e6      	bne.n	800920a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	69db      	ldr	r3, [r3, #28]
 8009242:	f003 0310 	and.w	r3, r3, #16
 8009246:	2b10      	cmp	r3, #16
 8009248:	d103      	bne.n	8009252 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2210      	movs	r2, #16
 8009250:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009258:	4619      	mov	r1, r3
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f005 ffdc 	bl	800f218 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009260:	e00b      	b.n	800927a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f005 ff14 	bl	800f090 <HAL_UART_RxCpltCallback>
}
 8009268:	e007      	b.n	800927a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	699a      	ldr	r2, [r3, #24]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f042 0208 	orr.w	r2, r2, #8
 8009278:	619a      	str	r2, [r3, #24]
}
 800927a:	bf00      	nop
 800927c:	3770      	adds	r7, #112	; 0x70
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	40008000 	.word	0x40008000

08009288 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b0ac      	sub	sp, #176	; 0xb0
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009296:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	69db      	ldr	r3, [r3, #28]
 80092a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80092be:	2b22      	cmp	r3, #34	; 0x22
 80092c0:	f040 8182 	bne.w	80095c8 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80092ca:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80092ce:	e125      	b.n	800951c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d6:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80092da:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80092de:	b2d9      	uxtb	r1, r3
 80092e0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80092e4:	b2da      	uxtb	r2, r3
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092ea:	400a      	ands	r2, r1
 80092ec:	b2d2      	uxtb	r2, r2
 80092ee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092f4:	1c5a      	adds	r2, r3, #1
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009300:	b29b      	uxth	r3, r3
 8009302:	3b01      	subs	r3, #1
 8009304:	b29a      	uxth	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	69db      	ldr	r3, [r3, #28]
 8009312:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800931a:	f003 0307 	and.w	r3, r3, #7
 800931e:	2b00      	cmp	r3, #0
 8009320:	d053      	beq.n	80093ca <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009326:	f003 0301 	and.w	r3, r3, #1
 800932a:	2b00      	cmp	r3, #0
 800932c:	d011      	beq.n	8009352 <UART_RxISR_8BIT_FIFOEN+0xca>
 800932e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00b      	beq.n	8009352 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	2201      	movs	r2, #1
 8009340:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009348:	f043 0201 	orr.w	r2, r3, #1
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009356:	f003 0302 	and.w	r3, r3, #2
 800935a:	2b00      	cmp	r3, #0
 800935c:	d011      	beq.n	8009382 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800935e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009362:	f003 0301 	and.w	r3, r3, #1
 8009366:	2b00      	cmp	r3, #0
 8009368:	d00b      	beq.n	8009382 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2202      	movs	r2, #2
 8009370:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009378:	f043 0204 	orr.w	r2, r3, #4
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009386:	f003 0304 	and.w	r3, r3, #4
 800938a:	2b00      	cmp	r3, #0
 800938c:	d011      	beq.n	80093b2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800938e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009392:	f003 0301 	and.w	r3, r3, #1
 8009396:	2b00      	cmp	r3, #0
 8009398:	d00b      	beq.n	80093b2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	2204      	movs	r2, #4
 80093a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80093a8:	f043 0202 	orr.w	r2, r3, #2
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d006      	beq.n	80093ca <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f005 fed1 	bl	800f164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	f040 80a2 	bne.w	800951c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80093e0:	e853 3f00 	ldrex	r3, [r3]
 80093e4:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 80093e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	461a      	mov	r2, r3
 80093f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80093fa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80093fc:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093fe:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8009400:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009402:	e841 2300 	strex	r3, r2, [r1]
 8009406:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8009408:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800940a:	2b00      	cmp	r3, #0
 800940c:	d1e4      	bne.n	80093d8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	3308      	adds	r3, #8
 8009414:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009416:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009418:	e853 3f00 	ldrex	r3, [r3]
 800941c:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800941e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009420:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009424:	f023 0301 	bic.w	r3, r3, #1
 8009428:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	3308      	adds	r3, #8
 8009432:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009436:	66ba      	str	r2, [r7, #104]	; 0x68
 8009438:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800943a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800943c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800943e:	e841 2300 	strex	r3, r2, [r1]
 8009442:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009444:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1e1      	bne.n	800940e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2220      	movs	r2, #32
 800944e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2200      	movs	r2, #0
 8009456:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a5f      	ldr	r2, [pc, #380]	; (80095e0 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d021      	beq.n	80094ac <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009472:	2b00      	cmp	r3, #0
 8009474:	d01a      	beq.n	80094ac <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800947c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800947e:	e853 3f00 	ldrex	r3, [r3]
 8009482:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009484:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009486:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800948a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	461a      	mov	r2, r3
 8009494:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009498:	657b      	str	r3, [r7, #84]	; 0x54
 800949a:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800949e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80094a0:	e841 2300 	strex	r3, r2, [r1]
 80094a4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80094a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d1e4      	bne.n	8009476 <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d130      	bne.n	8009516 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094c2:	e853 3f00 	ldrex	r3, [r3]
 80094c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80094c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ca:	f023 0310 	bic.w	r3, r3, #16
 80094ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	461a      	mov	r2, r3
 80094d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094dc:	643b      	str	r3, [r7, #64]	; 0x40
 80094de:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80094e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094e4:	e841 2300 	strex	r3, r2, [r1]
 80094e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d1e4      	bne.n	80094ba <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	69db      	ldr	r3, [r3, #28]
 80094f6:	f003 0310 	and.w	r3, r3, #16
 80094fa:	2b10      	cmp	r3, #16
 80094fc:	d103      	bne.n	8009506 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2210      	movs	r2, #16
 8009504:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800950c:	4619      	mov	r1, r3
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f005 fe82 	bl	800f218 <HAL_UARTEx_RxEventCallback>
 8009514:	e002      	b.n	800951c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f005 fdba 	bl	800f090 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800951c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8009520:	2b00      	cmp	r3, #0
 8009522:	d006      	beq.n	8009532 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8009524:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009528:	f003 0320 	and.w	r3, r3, #32
 800952c:	2b00      	cmp	r3, #0
 800952e:	f47f aecf 	bne.w	80092d0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009538:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800953c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009540:	2b00      	cmp	r3, #0
 8009542:	d049      	beq.n	80095d8 <UART_RxISR_8BIT_FIFOEN+0x350>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800954a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800954e:	429a      	cmp	r2, r3
 8009550:	d242      	bcs.n	80095d8 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	3308      	adds	r3, #8
 8009558:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800955a:	6a3b      	ldr	r3, [r7, #32]
 800955c:	e853 3f00 	ldrex	r3, [r3]
 8009560:	61fb      	str	r3, [r7, #28]
   return(result);
 8009562:	69fb      	ldr	r3, [r7, #28]
 8009564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009568:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	3308      	adds	r3, #8
 8009572:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009576:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009578:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800957c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800957e:	e841 2300 	strex	r3, r2, [r1]
 8009582:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1e3      	bne.n	8009552 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a15      	ldr	r2, [pc, #84]	; (80095e4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800958e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	e853 3f00 	ldrex	r3, [r3]
 800959c:	60bb      	str	r3, [r7, #8]
   return(result);
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	f043 0320 	orr.w	r3, r3, #32
 80095a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	461a      	mov	r2, r3
 80095ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80095b2:	61bb      	str	r3, [r7, #24]
 80095b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b6:	6979      	ldr	r1, [r7, #20]
 80095b8:	69ba      	ldr	r2, [r7, #24]
 80095ba:	e841 2300 	strex	r3, r2, [r1]
 80095be:	613b      	str	r3, [r7, #16]
   return(result);
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1e4      	bne.n	8009590 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80095c6:	e007      	b.n	80095d8 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	699a      	ldr	r2, [r3, #24]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f042 0208 	orr.w	r2, r2, #8
 80095d6:	619a      	str	r2, [r3, #24]
}
 80095d8:	bf00      	nop
 80095da:	37b0      	adds	r7, #176	; 0xb0
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	40008000 	.word	0x40008000
 80095e4:	08008f19 	.word	0x08008f19

080095e8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b0ae      	sub	sp, #184	; 0xb8
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80095f6:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	69db      	ldr	r3, [r3, #28]
 8009600:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800961e:	2b22      	cmp	r3, #34	; 0x22
 8009620:	f040 8186 	bne.w	8009930 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800962a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800962e:	e129      	b.n	8009884 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009636:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800963e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009642:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8009646:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800964a:	4013      	ands	r3, r2
 800964c:	b29a      	uxth	r2, r3
 800964e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009652:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009658:	1c9a      	adds	r2, r3, #2
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009664:	b29b      	uxth	r3, r3
 8009666:	3b01      	subs	r3, #1
 8009668:	b29a      	uxth	r2, r3
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	69db      	ldr	r3, [r3, #28]
 8009676:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800967a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800967e:	f003 0307 	and.w	r3, r3, #7
 8009682:	2b00      	cmp	r3, #0
 8009684:	d053      	beq.n	800972e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009686:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800968a:	f003 0301 	and.w	r3, r3, #1
 800968e:	2b00      	cmp	r3, #0
 8009690:	d011      	beq.n	80096b6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009692:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800969a:	2b00      	cmp	r3, #0
 800969c:	d00b      	beq.n	80096b6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2201      	movs	r2, #1
 80096a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096ac:	f043 0201 	orr.w	r2, r3, #1
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80096b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80096ba:	f003 0302 	and.w	r3, r3, #2
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d011      	beq.n	80096e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80096c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80096c6:	f003 0301 	and.w	r3, r3, #1
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d00b      	beq.n	80096e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	2202      	movs	r2, #2
 80096d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096dc:	f043 0204 	orr.w	r2, r3, #4
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80096e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80096ea:	f003 0304 	and.w	r3, r3, #4
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d011      	beq.n	8009716 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80096f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80096f6:	f003 0301 	and.w	r3, r3, #1
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d00b      	beq.n	8009716 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	2204      	movs	r2, #4
 8009704:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800970c:	f043 0202 	orr.w	r2, r3, #2
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800971c:	2b00      	cmp	r3, #0
 800971e:	d006      	beq.n	800972e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f005 fd1f 	bl	800f164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2200      	movs	r2, #0
 800972a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009734:	b29b      	uxth	r3, r3
 8009736:	2b00      	cmp	r3, #0
 8009738:	f040 80a4 	bne.w	8009884 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009742:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009744:	e853 3f00 	ldrex	r3, [r3]
 8009748:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800974a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800974c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009750:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	461a      	mov	r2, r3
 800975a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800975e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009762:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009764:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009766:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800976a:	e841 2300 	strex	r3, r2, [r1]
 800976e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009770:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1e2      	bne.n	800973c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	3308      	adds	r3, #8
 800977c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009780:	e853 3f00 	ldrex	r3, [r3]
 8009784:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009786:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009788:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800978c:	f023 0301 	bic.w	r3, r3, #1
 8009790:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	3308      	adds	r3, #8
 800979a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800979e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80097a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80097a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80097a6:	e841 2300 	strex	r3, r2, [r1]
 80097aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80097ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d1e1      	bne.n	8009776 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2220      	movs	r2, #32
 80097b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a5f      	ldr	r2, [pc, #380]	; (8009948 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d021      	beq.n	8009814 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d01a      	beq.n	8009814 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097e6:	e853 3f00 	ldrex	r3, [r3]
 80097ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80097ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80097f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	461a      	mov	r2, r3
 80097fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009800:	65bb      	str	r3, [r7, #88]	; 0x58
 8009802:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009804:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009806:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009808:	e841 2300 	strex	r3, r2, [r1]
 800980c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800980e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009810:	2b00      	cmp	r3, #0
 8009812:	d1e4      	bne.n	80097de <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009818:	2b01      	cmp	r3, #1
 800981a:	d130      	bne.n	800987e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2200      	movs	r2, #0
 8009820:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800982a:	e853 3f00 	ldrex	r3, [r3]
 800982e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009832:	f023 0310 	bic.w	r3, r3, #16
 8009836:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	461a      	mov	r2, r3
 8009840:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009844:	647b      	str	r3, [r7, #68]	; 0x44
 8009846:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009848:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800984a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800984c:	e841 2300 	strex	r3, r2, [r1]
 8009850:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009852:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1e4      	bne.n	8009822 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	69db      	ldr	r3, [r3, #28]
 800985e:	f003 0310 	and.w	r3, r3, #16
 8009862:	2b10      	cmp	r3, #16
 8009864:	d103      	bne.n	800986e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2210      	movs	r2, #16
 800986c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009874:	4619      	mov	r1, r3
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f005 fcce 	bl	800f218 <HAL_UARTEx_RxEventCallback>
 800987c:	e002      	b.n	8009884 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f005 fc06 	bl	800f090 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009884:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8009888:	2b00      	cmp	r3, #0
 800988a:	d006      	beq.n	800989a <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800988c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009890:	f003 0320 	and.w	r3, r3, #32
 8009894:	2b00      	cmp	r3, #0
 8009896:	f47f aecb 	bne.w	8009630 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098a0:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80098a4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d049      	beq.n	8009940 <UART_RxISR_16BIT_FIFOEN+0x358>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80098b2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d242      	bcs.n	8009940 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	3308      	adds	r3, #8
 80098c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c4:	e853 3f00 	ldrex	r3, [r3]
 80098c8:	623b      	str	r3, [r7, #32]
   return(result);
 80098ca:	6a3b      	ldr	r3, [r7, #32]
 80098cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	3308      	adds	r3, #8
 80098da:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80098de:	633a      	str	r2, [r7, #48]	; 0x30
 80098e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80098e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098e6:	e841 2300 	strex	r3, r2, [r1]
 80098ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80098ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1e3      	bne.n	80098ba <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a15      	ldr	r2, [pc, #84]	; (800994c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80098f6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	e853 3f00 	ldrex	r3, [r3]
 8009904:	60fb      	str	r3, [r7, #12]
   return(result);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	f043 0320 	orr.w	r3, r3, #32
 800990c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	461a      	mov	r2, r3
 8009916:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800991a:	61fb      	str	r3, [r7, #28]
 800991c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800991e:	69b9      	ldr	r1, [r7, #24]
 8009920:	69fa      	ldr	r2, [r7, #28]
 8009922:	e841 2300 	strex	r3, r2, [r1]
 8009926:	617b      	str	r3, [r7, #20]
   return(result);
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d1e4      	bne.n	80098f8 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800992e:	e007      	b.n	8009940 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	699a      	ldr	r2, [r3, #24]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f042 0208 	orr.w	r2, r2, #8
 800993e:	619a      	str	r2, [r3, #24]
}
 8009940:	bf00      	nop
 8009942:	37b8      	adds	r7, #184	; 0xb8
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}
 8009948:	40008000 	.word	0x40008000
 800994c:	080090d1 	.word	0x080090d1

08009950 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009958:	bf00      	nop
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800996c:	bf00      	nop
 800996e:	370c      	adds	r7, #12
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009978:	b480      	push	{r7}
 800997a:	b083      	sub	sp, #12
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009980:	bf00      	nop
 8009982:	370c      	adds	r7, #12
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr

0800998c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800998c:	b480      	push	{r7}
 800998e:	b085      	sub	sp, #20
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800999a:	2b01      	cmp	r3, #1
 800999c:	d101      	bne.n	80099a2 <HAL_UARTEx_DisableFifoMode+0x16>
 800999e:	2302      	movs	r3, #2
 80099a0:	e027      	b.n	80099f2 <HAL_UARTEx_DisableFifoMode+0x66>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2201      	movs	r2, #1
 80099a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2224      	movs	r2, #36	; 0x24
 80099ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f022 0201 	bic.w	r2, r2, #1
 80099c8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80099d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2200      	movs	r2, #0
 80099d6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2220      	movs	r2, #32
 80099e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80099f0:	2300      	movs	r3, #0
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3714      	adds	r7, #20
 80099f6:	46bd      	mov	sp, r7
 80099f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fc:	4770      	bx	lr

080099fe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b084      	sub	sp, #16
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
 8009a06:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d101      	bne.n	8009a16 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009a12:	2302      	movs	r3, #2
 8009a14:	e02d      	b.n	8009a72 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2201      	movs	r2, #1
 8009a1a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2224      	movs	r2, #36	; 0x24
 8009a22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f022 0201 	bic.w	r2, r2, #1
 8009a3c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	683a      	ldr	r2, [r7, #0]
 8009a4e:	430a      	orrs	r2, r1
 8009a50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f000 f8a4 	bl	8009ba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	68fa      	ldr	r2, [r7, #12]
 8009a5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2220      	movs	r2, #32
 8009a64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009a70:	2300      	movs	r3, #0
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3710      	adds	r7, #16
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}

08009a7a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a7a:	b580      	push	{r7, lr}
 8009a7c:	b084      	sub	sp, #16
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	6078      	str	r0, [r7, #4]
 8009a82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	d101      	bne.n	8009a92 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009a8e:	2302      	movs	r3, #2
 8009a90:	e02d      	b.n	8009aee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2201      	movs	r2, #1
 8009a96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2224      	movs	r2, #36	; 0x24
 8009a9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	681a      	ldr	r2, [r3, #0]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f022 0201 	bic.w	r2, r2, #1
 8009ab8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	683a      	ldr	r2, [r7, #0]
 8009aca:	430a      	orrs	r2, r1
 8009acc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 f866 	bl	8009ba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	68fa      	ldr	r2, [r7, #12]
 8009ada:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2220      	movs	r2, #32
 8009ae0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3710      	adds	r7, #16
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}

08009af6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009af6:	b580      	push	{r7, lr}
 8009af8:	b08c      	sub	sp, #48	; 0x30
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	60f8      	str	r0, [r7, #12]
 8009afe:	60b9      	str	r1, [r7, #8]
 8009b00:	4613      	mov	r3, r2
 8009b02:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b0a:	2b20      	cmp	r3, #32
 8009b0c:	d142      	bne.n	8009b94 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d002      	beq.n	8009b1a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8009b14:	88fb      	ldrh	r3, [r7, #6]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d101      	bne.n	8009b1e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	e03b      	b.n	8009b96 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2201      	movs	r2, #1
 8009b22:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009b2a:	88fb      	ldrh	r3, [r7, #6]
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	68b9      	ldr	r1, [r7, #8]
 8009b30:	68f8      	ldr	r0, [r7, #12]
 8009b32:	f7fe fd4b 	bl	80085cc <UART_Start_Receive_DMA>
 8009b36:	4603      	mov	r3, r0
 8009b38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009b3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d124      	bne.n	8009b8e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d11d      	bne.n	8009b88 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	2210      	movs	r2, #16
 8009b52:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b5a:	69bb      	ldr	r3, [r7, #24]
 8009b5c:	e853 3f00 	ldrex	r3, [r3]
 8009b60:	617b      	str	r3, [r7, #20]
   return(result);
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	f043 0310 	orr.w	r3, r3, #16
 8009b68:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	461a      	mov	r2, r3
 8009b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b72:	627b      	str	r3, [r7, #36]	; 0x24
 8009b74:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b76:	6a39      	ldr	r1, [r7, #32]
 8009b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b7a:	e841 2300 	strex	r3, r2, [r1]
 8009b7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b80:	69fb      	ldr	r3, [r7, #28]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d1e6      	bne.n	8009b54 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8009b86:	e002      	b.n	8009b8e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8009b8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009b92:	e000      	b.n	8009b96 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009b94:	2302      	movs	r3, #2
  }
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3730      	adds	r7, #48	; 0x30
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
	...

08009ba0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d108      	bne.n	8009bc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2201      	movs	r2, #1
 8009bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009bc0:	e031      	b.n	8009c26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009bc2:	2308      	movs	r3, #8
 8009bc4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009bc6:	2308      	movs	r3, #8
 8009bc8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	0e5b      	lsrs	r3, r3, #25
 8009bd2:	b2db      	uxtb	r3, r3
 8009bd4:	f003 0307 	and.w	r3, r3, #7
 8009bd8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	0f5b      	lsrs	r3, r3, #29
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	f003 0307 	and.w	r3, r3, #7
 8009be8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bea:	7bbb      	ldrb	r3, [r7, #14]
 8009bec:	7b3a      	ldrb	r2, [r7, #12]
 8009bee:	4911      	ldr	r1, [pc, #68]	; (8009c34 <UARTEx_SetNbDataToProcess+0x94>)
 8009bf0:	5c8a      	ldrb	r2, [r1, r2]
 8009bf2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009bf6:	7b3a      	ldrb	r2, [r7, #12]
 8009bf8:	490f      	ldr	r1, [pc, #60]	; (8009c38 <UARTEx_SetNbDataToProcess+0x98>)
 8009bfa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bfc:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c00:	b29a      	uxth	r2, r3
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c08:	7bfb      	ldrb	r3, [r7, #15]
 8009c0a:	7b7a      	ldrb	r2, [r7, #13]
 8009c0c:	4909      	ldr	r1, [pc, #36]	; (8009c34 <UARTEx_SetNbDataToProcess+0x94>)
 8009c0e:	5c8a      	ldrb	r2, [r1, r2]
 8009c10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c14:	7b7a      	ldrb	r2, [r7, #13]
 8009c16:	4908      	ldr	r1, [pc, #32]	; (8009c38 <UARTEx_SetNbDataToProcess+0x98>)
 8009c18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c1e:	b29a      	uxth	r2, r3
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009c26:	bf00      	nop
 8009c28:	3714      	adds	r7, #20
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	0800f808 	.word	0x0800f808
 8009c38:	0800f810 	.word	0x0800f810

08009c3c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b085      	sub	sp, #20
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009c44:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8009c48:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009c50:	b29a      	uxth	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	b29b      	uxth	r3, r3
 8009c56:	43db      	mvns	r3, r3
 8009c58:	b29b      	uxth	r3, r3
 8009c5a:	4013      	ands	r3, r2
 8009c5c:	b29a      	uxth	r2, r3
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3714      	adds	r7, #20
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c70:	4770      	bx	lr

08009c72 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009c72:	b084      	sub	sp, #16
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	f107 0014 	add.w	r0, r7, #20
 8009c80:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2201      	movs	r2, #1
 8009c88:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	b004      	add	sp, #16
 8009cb2:	4770      	bx	lr

08009cb4 <__NVIC_SetPriority>:
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b083      	sub	sp, #12
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	4603      	mov	r3, r0
 8009cbc:	6039      	str	r1, [r7, #0]
 8009cbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	db0a      	blt.n	8009cde <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	b2da      	uxtb	r2, r3
 8009ccc:	490c      	ldr	r1, [pc, #48]	; (8009d00 <__NVIC_SetPriority+0x4c>)
 8009cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cd2:	0112      	lsls	r2, r2, #4
 8009cd4:	b2d2      	uxtb	r2, r2
 8009cd6:	440b      	add	r3, r1
 8009cd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009cdc:	e00a      	b.n	8009cf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	b2da      	uxtb	r2, r3
 8009ce2:	4908      	ldr	r1, [pc, #32]	; (8009d04 <__NVIC_SetPriority+0x50>)
 8009ce4:	79fb      	ldrb	r3, [r7, #7]
 8009ce6:	f003 030f 	and.w	r3, r3, #15
 8009cea:	3b04      	subs	r3, #4
 8009cec:	0112      	lsls	r2, r2, #4
 8009cee:	b2d2      	uxtb	r2, r2
 8009cf0:	440b      	add	r3, r1
 8009cf2:	761a      	strb	r2, [r3, #24]
}
 8009cf4:	bf00      	nop
 8009cf6:	370c      	adds	r7, #12
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr
 8009d00:	e000e100 	.word	0xe000e100
 8009d04:	e000ed00 	.word	0xe000ed00

08009d08 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009d0c:	4b05      	ldr	r3, [pc, #20]	; (8009d24 <SysTick_Handler+0x1c>)
 8009d0e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009d10:	f002 f982 	bl	800c018 <xTaskGetSchedulerState>
 8009d14:	4603      	mov	r3, r0
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d001      	beq.n	8009d1e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009d1a:	f003 fafd 	bl	800d318 <xPortSysTickHandler>
  }
}
 8009d1e:	bf00      	nop
 8009d20:	bd80      	pop	{r7, pc}
 8009d22:	bf00      	nop
 8009d24:	e000e010 	.word	0xe000e010

08009d28 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009d2c:	2100      	movs	r1, #0
 8009d2e:	f06f 0004 	mvn.w	r0, #4
 8009d32:	f7ff ffbf 	bl	8009cb4 <__NVIC_SetPriority>
#endif
}
 8009d36:	bf00      	nop
 8009d38:	bd80      	pop	{r7, pc}
	...

08009d3c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009d3c:	b480      	push	{r7}
 8009d3e:	b083      	sub	sp, #12
 8009d40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d42:	f3ef 8305 	mrs	r3, IPSR
 8009d46:	603b      	str	r3, [r7, #0]
  return(result);
 8009d48:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d003      	beq.n	8009d56 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009d4e:	f06f 0305 	mvn.w	r3, #5
 8009d52:	607b      	str	r3, [r7, #4]
 8009d54:	e00c      	b.n	8009d70 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009d56:	4b0a      	ldr	r3, [pc, #40]	; (8009d80 <osKernelInitialize+0x44>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d105      	bne.n	8009d6a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009d5e:	4b08      	ldr	r3, [pc, #32]	; (8009d80 <osKernelInitialize+0x44>)
 8009d60:	2201      	movs	r2, #1
 8009d62:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009d64:	2300      	movs	r3, #0
 8009d66:	607b      	str	r3, [r7, #4]
 8009d68:	e002      	b.n	8009d70 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009d70:	687b      	ldr	r3, [r7, #4]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	370c      	adds	r7, #12
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr
 8009d7e:	bf00      	nop
 8009d80:	200007b8 	.word	0x200007b8

08009d84 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b082      	sub	sp, #8
 8009d88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d8a:	f3ef 8305 	mrs	r3, IPSR
 8009d8e:	603b      	str	r3, [r7, #0]
  return(result);
 8009d90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d003      	beq.n	8009d9e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009d96:	f06f 0305 	mvn.w	r3, #5
 8009d9a:	607b      	str	r3, [r7, #4]
 8009d9c:	e010      	b.n	8009dc0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009d9e:	4b0b      	ldr	r3, [pc, #44]	; (8009dcc <osKernelStart+0x48>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	d109      	bne.n	8009dba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009da6:	f7ff ffbf 	bl	8009d28 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009daa:	4b08      	ldr	r3, [pc, #32]	; (8009dcc <osKernelStart+0x48>)
 8009dac:	2202      	movs	r2, #2
 8009dae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009db0:	f001 fcd8 	bl	800b764 <vTaskStartScheduler>
      stat = osOK;
 8009db4:	2300      	movs	r3, #0
 8009db6:	607b      	str	r3, [r7, #4]
 8009db8:	e002      	b.n	8009dc0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009dba:	f04f 33ff 	mov.w	r3, #4294967295
 8009dbe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009dc0:	687b      	ldr	r3, [r7, #4]
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3708      	adds	r7, #8
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
 8009dca:	bf00      	nop
 8009dcc:	200007b8 	.word	0x200007b8

08009dd0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b08e      	sub	sp, #56	; 0x38
 8009dd4:	af04      	add	r7, sp, #16
 8009dd6:	60f8      	str	r0, [r7, #12]
 8009dd8:	60b9      	str	r1, [r7, #8]
 8009dda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009de0:	f3ef 8305 	mrs	r3, IPSR
 8009de4:	617b      	str	r3, [r7, #20]
  return(result);
 8009de6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d17e      	bne.n	8009eea <osThreadNew+0x11a>
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d07b      	beq.n	8009eea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009df2:	2380      	movs	r3, #128	; 0x80
 8009df4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009df6:	2318      	movs	r3, #24
 8009df8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8009e02:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d045      	beq.n	8009e96 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d002      	beq.n	8009e18 <osThreadNew+0x48>
        name = attr->name;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	699b      	ldr	r3, [r3, #24]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d002      	beq.n	8009e26 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	699b      	ldr	r3, [r3, #24]
 8009e24:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009e26:	69fb      	ldr	r3, [r7, #28]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d008      	beq.n	8009e3e <osThreadNew+0x6e>
 8009e2c:	69fb      	ldr	r3, [r7, #28]
 8009e2e:	2b38      	cmp	r3, #56	; 0x38
 8009e30:	d805      	bhi.n	8009e3e <osThreadNew+0x6e>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	f003 0301 	and.w	r3, r3, #1
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d001      	beq.n	8009e42 <osThreadNew+0x72>
        return (NULL);
 8009e3e:	2300      	movs	r3, #0
 8009e40:	e054      	b.n	8009eec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	695b      	ldr	r3, [r3, #20]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d003      	beq.n	8009e52 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	695b      	ldr	r3, [r3, #20]
 8009e4e:	089b      	lsrs	r3, r3, #2
 8009e50:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	689b      	ldr	r3, [r3, #8]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00e      	beq.n	8009e78 <osThreadNew+0xa8>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	2b5b      	cmp	r3, #91	; 0x5b
 8009e60:	d90a      	bls.n	8009e78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d006      	beq.n	8009e78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	695b      	ldr	r3, [r3, #20]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d002      	beq.n	8009e78 <osThreadNew+0xa8>
        mem = 1;
 8009e72:	2301      	movs	r3, #1
 8009e74:	61bb      	str	r3, [r7, #24]
 8009e76:	e010      	b.n	8009e9a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d10c      	bne.n	8009e9a <osThreadNew+0xca>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d108      	bne.n	8009e9a <osThreadNew+0xca>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	691b      	ldr	r3, [r3, #16]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d104      	bne.n	8009e9a <osThreadNew+0xca>
          mem = 0;
 8009e90:	2300      	movs	r3, #0
 8009e92:	61bb      	str	r3, [r7, #24]
 8009e94:	e001      	b.n	8009e9a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009e96:	2300      	movs	r3, #0
 8009e98:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009e9a:	69bb      	ldr	r3, [r7, #24]
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d110      	bne.n	8009ec2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009ea8:	9202      	str	r2, [sp, #8]
 8009eaa:	9301      	str	r3, [sp, #4]
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	9300      	str	r3, [sp, #0]
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	6a3a      	ldr	r2, [r7, #32]
 8009eb4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f001 fa7e 	bl	800b3b8 <xTaskCreateStatic>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	613b      	str	r3, [r7, #16]
 8009ec0:	e013      	b.n	8009eea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009ec2:	69bb      	ldr	r3, [r7, #24]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d110      	bne.n	8009eea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009ec8:	6a3b      	ldr	r3, [r7, #32]
 8009eca:	b29a      	uxth	r2, r3
 8009ecc:	f107 0310 	add.w	r3, r7, #16
 8009ed0:	9301      	str	r3, [sp, #4]
 8009ed2:	69fb      	ldr	r3, [r7, #28]
 8009ed4:	9300      	str	r3, [sp, #0]
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	f001 fac9 	bl	800b472 <xTaskCreate>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d001      	beq.n	8009eea <osThreadNew+0x11a>
            hTask = NULL;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009eea:	693b      	ldr	r3, [r7, #16]
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3728      	adds	r7, #40	; 0x28
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b088      	sub	sp, #32
 8009ef8:	af02      	add	r7, sp, #8
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d002      	beq.n	8009f0e <osThreadFlagsSet+0x1a>
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	da03      	bge.n	8009f16 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8009f0e:	f06f 0303 	mvn.w	r3, #3
 8009f12:	60fb      	str	r3, [r7, #12]
 8009f14:	e035      	b.n	8009f82 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8009f16:	f04f 33ff 	mov.w	r3, #4294967295
 8009f1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f1c:	f3ef 8305 	mrs	r3, IPSR
 8009f20:	613b      	str	r3, [r7, #16]
  return(result);
 8009f22:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d01f      	beq.n	8009f68 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8009f2c:	f107 0308 	add.w	r3, r7, #8
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	2300      	movs	r3, #0
 8009f34:	2201      	movs	r2, #1
 8009f36:	6839      	ldr	r1, [r7, #0]
 8009f38:	6978      	ldr	r0, [r7, #20]
 8009f3a:	f002 fb51 	bl	800c5e0 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8009f3e:	f107 030c 	add.w	r3, r7, #12
 8009f42:	2200      	movs	r2, #0
 8009f44:	9200      	str	r2, [sp, #0]
 8009f46:	2200      	movs	r2, #0
 8009f48:	2100      	movs	r1, #0
 8009f4a:	6978      	ldr	r0, [r7, #20]
 8009f4c:	f002 fb48 	bl	800c5e0 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d015      	beq.n	8009f82 <osThreadFlagsSet+0x8e>
 8009f56:	4b0d      	ldr	r3, [pc, #52]	; (8009f8c <osThreadFlagsSet+0x98>)
 8009f58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f5c:	601a      	str	r2, [r3, #0]
 8009f5e:	f3bf 8f4f 	dsb	sy
 8009f62:	f3bf 8f6f 	isb	sy
 8009f66:	e00c      	b.n	8009f82 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8009f68:	2300      	movs	r3, #0
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	6839      	ldr	r1, [r7, #0]
 8009f6e:	6978      	ldr	r0, [r7, #20]
 8009f70:	f002 fa7e 	bl	800c470 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8009f74:	f107 030c 	add.w	r3, r7, #12
 8009f78:	2200      	movs	r2, #0
 8009f7a:	2100      	movs	r1, #0
 8009f7c:	6978      	ldr	r0, [r7, #20]
 8009f7e:	f002 fa77 	bl	800c470 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8009f82:	68fb      	ldr	r3, [r7, #12]
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3718      	adds	r7, #24
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	e000ed04 	.word	0xe000ed04

08009f90 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b08c      	sub	sp, #48	; 0x30
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	60b9      	str	r1, [r7, #8]
 8009f9a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f9c:	f3ef 8305 	mrs	r3, IPSR
 8009fa0:	617b      	str	r3, [r7, #20]
  return(result);
 8009fa2:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d003      	beq.n	8009fb0 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8009fa8:	f06f 0305 	mvn.w	r3, #5
 8009fac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009fae:	e06b      	b.n	800a088 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	da03      	bge.n	8009fbe <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8009fb6:	f06f 0303 	mvn.w	r3, #3
 8009fba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009fbc:	e064      	b.n	800a088 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	f003 0302 	and.w	r3, r3, #2
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d002      	beq.n	8009fce <osThreadFlagsWait+0x3e>
      clear = 0U;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	62bb      	str	r3, [r7, #40]	; 0x28
 8009fcc:	e001      	b.n	8009fd2 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 8009fda:	f001 fcd5 	bl	800b988 <xTaskGetTickCount>
 8009fde:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8009fe0:	f107 0210 	add.w	r2, r7, #16
 8009fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fe6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009fe8:	2000      	movs	r0, #0
 8009fea:	f002 f9e7 	bl	800c3bc <xTaskNotifyWait>
 8009fee:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8009ff0:	69fb      	ldr	r3, [r7, #28]
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	d137      	bne.n	800a066 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8009ff6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	4013      	ands	r3, r2
 8009ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a002:	4313      	orrs	r3, r2
 800a004:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	f003 0301 	and.w	r3, r3, #1
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d00c      	beq.n	800a02a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800a010:	68fa      	ldr	r2, [r7, #12]
 800a012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a014:	4013      	ands	r3, r2
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	429a      	cmp	r2, r3
 800a01a:	d032      	beq.n	800a082 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d10f      	bne.n	800a042 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800a022:	f06f 0302 	mvn.w	r3, #2
 800a026:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800a028:	e02e      	b.n	800a088 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800a02a:	68fa      	ldr	r2, [r7, #12]
 800a02c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a02e:	4013      	ands	r3, r2
 800a030:	2b00      	cmp	r3, #0
 800a032:	d128      	bne.n	800a086 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d103      	bne.n	800a042 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800a03a:	f06f 0302 	mvn.w	r3, #2
 800a03e:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800a040:	e022      	b.n	800a088 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800a042:	f001 fca1 	bl	800b988 <xTaskGetTickCount>
 800a046:	4602      	mov	r2, r0
 800a048:	6a3b      	ldr	r3, [r7, #32]
 800a04a:	1ad3      	subs	r3, r2, r3
 800a04c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800a04e:	69ba      	ldr	r2, [r7, #24]
 800a050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a052:	429a      	cmp	r2, r3
 800a054:	d902      	bls.n	800a05c <osThreadFlagsWait+0xcc>
          tout  = 0;
 800a056:	2300      	movs	r3, #0
 800a058:	627b      	str	r3, [r7, #36]	; 0x24
 800a05a:	e00e      	b.n	800a07a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800a05c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a05e:	69bb      	ldr	r3, [r7, #24]
 800a060:	1ad3      	subs	r3, r2, r3
 800a062:	627b      	str	r3, [r7, #36]	; 0x24
 800a064:	e009      	b.n	800a07a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d103      	bne.n	800a074 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800a06c:	f06f 0302 	mvn.w	r3, #2
 800a070:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a072:	e002      	b.n	800a07a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800a074:	f06f 0301 	mvn.w	r3, #1
 800a078:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800a07a:	69fb      	ldr	r3, [r7, #28]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d1af      	bne.n	8009fe0 <osThreadFlagsWait+0x50>
 800a080:	e002      	b.n	800a088 <osThreadFlagsWait+0xf8>
            break;
 800a082:	bf00      	nop
 800a084:	e000      	b.n	800a088 <osThreadFlagsWait+0xf8>
            break;
 800a086:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800a088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3730      	adds	r7, #48	; 0x30
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}

0800a092 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a092:	b580      	push	{r7, lr}
 800a094:	b084      	sub	sp, #16
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a09a:	f3ef 8305 	mrs	r3, IPSR
 800a09e:	60bb      	str	r3, [r7, #8]
  return(result);
 800a0a0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d003      	beq.n	800a0ae <osDelay+0x1c>
    stat = osErrorISR;
 800a0a6:	f06f 0305 	mvn.w	r3, #5
 800a0aa:	60fb      	str	r3, [r7, #12]
 800a0ac:	e007      	b.n	800a0be <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d002      	beq.n	800a0be <osDelay+0x2c>
      vTaskDelay(ticks);
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f001 fb1f 	bl	800b6fc <vTaskDelay>
    }
  }

  return (stat);
 800a0be:	68fb      	ldr	r3, [r7, #12]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3710      	adds	r7, #16
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b086      	sub	sp, #24
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0d4:	f3ef 8305 	mrs	r3, IPSR
 800a0d8:	60fb      	str	r3, [r7, #12]
  return(result);
 800a0da:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d12d      	bne.n	800a13c <osEventFlagsNew+0x74>
    mem = -1;
 800a0e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a0e4:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d015      	beq.n	800a118 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d006      	beq.n	800a102 <osEventFlagsNew+0x3a>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	68db      	ldr	r3, [r3, #12]
 800a0f8:	2b1f      	cmp	r3, #31
 800a0fa:	d902      	bls.n	800a102 <osEventFlagsNew+0x3a>
        mem = 1;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	613b      	str	r3, [r7, #16]
 800a100:	e00c      	b.n	800a11c <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d108      	bne.n	800a11c <osEventFlagsNew+0x54>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d104      	bne.n	800a11c <osEventFlagsNew+0x54>
          mem = 0;
 800a112:	2300      	movs	r3, #0
 800a114:	613b      	str	r3, [r7, #16]
 800a116:	e001      	b.n	800a11c <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800a118:	2300      	movs	r3, #0
 800a11a:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	2b01      	cmp	r3, #1
 800a120:	d106      	bne.n	800a130 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	4618      	mov	r0, r3
 800a128:	f000 f93e 	bl	800a3a8 <xEventGroupCreateStatic>
 800a12c:	6178      	str	r0, [r7, #20]
 800a12e:	e005      	b.n	800a13c <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d102      	bne.n	800a13c <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800a136:	f000 f96e 	bl	800a416 <xEventGroupCreate>
 800a13a:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800a13c:	697b      	ldr	r3, [r7, #20]
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3718      	adds	r7, #24
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}

0800a146 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800a146:	b580      	push	{r7, lr}
 800a148:	b08a      	sub	sp, #40	; 0x28
 800a14a:	af02      	add	r7, sp, #8
 800a14c:	60f8      	str	r0, [r7, #12]
 800a14e:	60b9      	str	r1, [r7, #8]
 800a150:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800a152:	2300      	movs	r3, #0
 800a154:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a156:	f3ef 8305 	mrs	r3, IPSR
 800a15a:	613b      	str	r3, [r7, #16]
  return(result);
 800a15c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d175      	bne.n	800a24e <osSemaphoreNew+0x108>
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d072      	beq.n	800a24e <osSemaphoreNew+0x108>
 800a168:	68ba      	ldr	r2, [r7, #8]
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d86e      	bhi.n	800a24e <osSemaphoreNew+0x108>
    mem = -1;
 800a170:	f04f 33ff 	mov.w	r3, #4294967295
 800a174:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d015      	beq.n	800a1a8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d006      	beq.n	800a192 <osSemaphoreNew+0x4c>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	68db      	ldr	r3, [r3, #12]
 800a188:	2b4f      	cmp	r3, #79	; 0x4f
 800a18a:	d902      	bls.n	800a192 <osSemaphoreNew+0x4c>
        mem = 1;
 800a18c:	2301      	movs	r3, #1
 800a18e:	61bb      	str	r3, [r7, #24]
 800a190:	e00c      	b.n	800a1ac <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d108      	bne.n	800a1ac <osSemaphoreNew+0x66>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	68db      	ldr	r3, [r3, #12]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d104      	bne.n	800a1ac <osSemaphoreNew+0x66>
          mem = 0;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	61bb      	str	r3, [r7, #24]
 800a1a6:	e001      	b.n	800a1ac <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800a1ac:	69bb      	ldr	r3, [r7, #24]
 800a1ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1b2:	d04c      	beq.n	800a24e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d128      	bne.n	800a20c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d10a      	bne.n	800a1d6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	2203      	movs	r2, #3
 800a1c6:	9200      	str	r2, [sp, #0]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	2001      	movs	r0, #1
 800a1ce:	f000 fa59 	bl	800a684 <xQueueGenericCreateStatic>
 800a1d2:	61f8      	str	r0, [r7, #28]
 800a1d4:	e005      	b.n	800a1e2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800a1d6:	2203      	movs	r2, #3
 800a1d8:	2100      	movs	r1, #0
 800a1da:	2001      	movs	r0, #1
 800a1dc:	f000 faca 	bl	800a774 <xQueueGenericCreate>
 800a1e0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800a1e2:	69fb      	ldr	r3, [r7, #28]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d022      	beq.n	800a22e <osSemaphoreNew+0xe8>
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d01f      	beq.n	800a22e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	2100      	movs	r1, #0
 800a1f4:	69f8      	ldr	r0, [r7, #28]
 800a1f6:	f000 fb85 	bl	800a904 <xQueueGenericSend>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b01      	cmp	r3, #1
 800a1fe:	d016      	beq.n	800a22e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800a200:	69f8      	ldr	r0, [r7, #28]
 800a202:	f000 ff05 	bl	800b010 <vQueueDelete>
            hSemaphore = NULL;
 800a206:	2300      	movs	r3, #0
 800a208:	61fb      	str	r3, [r7, #28]
 800a20a:	e010      	b.n	800a22e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800a20c:	69bb      	ldr	r3, [r7, #24]
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d108      	bne.n	800a224 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	689b      	ldr	r3, [r3, #8]
 800a216:	461a      	mov	r2, r3
 800a218:	68b9      	ldr	r1, [r7, #8]
 800a21a:	68f8      	ldr	r0, [r7, #12]
 800a21c:	f000 fb07 	bl	800a82e <xQueueCreateCountingSemaphoreStatic>
 800a220:	61f8      	str	r0, [r7, #28]
 800a222:	e004      	b.n	800a22e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800a224:	68b9      	ldr	r1, [r7, #8]
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	f000 fb38 	bl	800a89c <xQueueCreateCountingSemaphore>
 800a22c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800a22e:	69fb      	ldr	r3, [r7, #28]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d00c      	beq.n	800a24e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d003      	beq.n	800a242 <osSemaphoreNew+0xfc>
          name = attr->name;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	617b      	str	r3, [r7, #20]
 800a240:	e001      	b.n	800a246 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800a242:	2300      	movs	r3, #0
 800a244:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800a246:	6979      	ldr	r1, [r7, #20]
 800a248:	69f8      	ldr	r0, [r7, #28]
 800a24a:	f001 f82d 	bl	800b2a8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800a24e:	69fb      	ldr	r3, [r7, #28]
}
 800a250:	4618      	mov	r0, r3
 800a252:	3720      	adds	r7, #32
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a258:	b580      	push	{r7, lr}
 800a25a:	b08a      	sub	sp, #40	; 0x28
 800a25c:	af02      	add	r7, sp, #8
 800a25e:	60f8      	str	r0, [r7, #12]
 800a260:	60b9      	str	r1, [r7, #8]
 800a262:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a264:	2300      	movs	r3, #0
 800a266:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a268:	f3ef 8305 	mrs	r3, IPSR
 800a26c:	613b      	str	r3, [r7, #16]
  return(result);
 800a26e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a270:	2b00      	cmp	r3, #0
 800a272:	d15f      	bne.n	800a334 <osMessageQueueNew+0xdc>
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d05c      	beq.n	800a334 <osMessageQueueNew+0xdc>
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d059      	beq.n	800a334 <osMessageQueueNew+0xdc>
    mem = -1;
 800a280:	f04f 33ff 	mov.w	r3, #4294967295
 800a284:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d029      	beq.n	800a2e0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d012      	beq.n	800a2ba <osMessageQueueNew+0x62>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	68db      	ldr	r3, [r3, #12]
 800a298:	2b4f      	cmp	r3, #79	; 0x4f
 800a29a:	d90e      	bls.n	800a2ba <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d00a      	beq.n	800a2ba <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	695a      	ldr	r2, [r3, #20]
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	68b9      	ldr	r1, [r7, #8]
 800a2ac:	fb01 f303 	mul.w	r3, r1, r3
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d302      	bcc.n	800a2ba <osMessageQueueNew+0x62>
        mem = 1;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	61bb      	str	r3, [r7, #24]
 800a2b8:	e014      	b.n	800a2e4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	689b      	ldr	r3, [r3, #8]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d110      	bne.n	800a2e4 <osMessageQueueNew+0x8c>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10c      	bne.n	800a2e4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d108      	bne.n	800a2e4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	695b      	ldr	r3, [r3, #20]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d104      	bne.n	800a2e4 <osMessageQueueNew+0x8c>
          mem = 0;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	61bb      	str	r3, [r7, #24]
 800a2de:	e001      	b.n	800a2e4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d10b      	bne.n	800a302 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	691a      	ldr	r2, [r3, #16]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	689b      	ldr	r3, [r3, #8]
 800a2f2:	2100      	movs	r1, #0
 800a2f4:	9100      	str	r1, [sp, #0]
 800a2f6:	68b9      	ldr	r1, [r7, #8]
 800a2f8:	68f8      	ldr	r0, [r7, #12]
 800a2fa:	f000 f9c3 	bl	800a684 <xQueueGenericCreateStatic>
 800a2fe:	61f8      	str	r0, [r7, #28]
 800a300:	e008      	b.n	800a314 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a302:	69bb      	ldr	r3, [r7, #24]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d105      	bne.n	800a314 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a308:	2200      	movs	r2, #0
 800a30a:	68b9      	ldr	r1, [r7, #8]
 800a30c:	68f8      	ldr	r0, [r7, #12]
 800a30e:	f000 fa31 	bl	800a774 <xQueueGenericCreate>
 800a312:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a314:	69fb      	ldr	r3, [r7, #28]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d00c      	beq.n	800a334 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d003      	beq.n	800a328 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	617b      	str	r3, [r7, #20]
 800a326:	e001      	b.n	800a32c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a328:	2300      	movs	r3, #0
 800a32a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a32c:	6979      	ldr	r1, [r7, #20]
 800a32e:	69f8      	ldr	r0, [r7, #28]
 800a330:	f000 ffba 	bl	800b2a8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a334:	69fb      	ldr	r3, [r7, #28]
}
 800a336:	4618      	mov	r0, r3
 800a338:	3720      	adds	r7, #32
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
	...

0800a340 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a340:	b480      	push	{r7}
 800a342:	b085      	sub	sp, #20
 800a344:	af00      	add	r7, sp, #0
 800a346:	60f8      	str	r0, [r7, #12]
 800a348:	60b9      	str	r1, [r7, #8]
 800a34a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	4a07      	ldr	r2, [pc, #28]	; (800a36c <vApplicationGetIdleTaskMemory+0x2c>)
 800a350:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	4a06      	ldr	r2, [pc, #24]	; (800a370 <vApplicationGetIdleTaskMemory+0x30>)
 800a356:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2280      	movs	r2, #128	; 0x80
 800a35c:	601a      	str	r2, [r3, #0]
}
 800a35e:	bf00      	nop
 800a360:	3714      	adds	r7, #20
 800a362:	46bd      	mov	sp, r7
 800a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a368:	4770      	bx	lr
 800a36a:	bf00      	nop
 800a36c:	200007bc 	.word	0x200007bc
 800a370:	20000818 	.word	0x20000818

0800a374 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a374:	b480      	push	{r7}
 800a376:	b085      	sub	sp, #20
 800a378:	af00      	add	r7, sp, #0
 800a37a:	60f8      	str	r0, [r7, #12]
 800a37c:	60b9      	str	r1, [r7, #8]
 800a37e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	4a07      	ldr	r2, [pc, #28]	; (800a3a0 <vApplicationGetTimerTaskMemory+0x2c>)
 800a384:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	4a06      	ldr	r2, [pc, #24]	; (800a3a4 <vApplicationGetTimerTaskMemory+0x30>)
 800a38a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a392:	601a      	str	r2, [r3, #0]
}
 800a394:	bf00      	nop
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr
 800a3a0:	20000a18 	.word	0x20000a18
 800a3a4:	20000a74 	.word	0x20000a74

0800a3a8 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b086      	sub	sp, #24
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d10a      	bne.n	800a3cc <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ba:	f383 8811 	msr	BASEPRI, r3
 800a3be:	f3bf 8f6f 	isb	sy
 800a3c2:	f3bf 8f4f 	dsb	sy
 800a3c6:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a3c8:	bf00      	nop
 800a3ca:	e7fe      	b.n	800a3ca <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800a3cc:	2320      	movs	r3, #32
 800a3ce:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	2b20      	cmp	r3, #32
 800a3d4:	d00a      	beq.n	800a3ec <xEventGroupCreateStatic+0x44>
	__asm volatile
 800a3d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3da:	f383 8811 	msr	BASEPRI, r3
 800a3de:	f3bf 8f6f 	isb	sy
 800a3e2:	f3bf 8f4f 	dsb	sy
 800a3e6:	60fb      	str	r3, [r7, #12]
}
 800a3e8:	bf00      	nop
 800a3ea:	e7fe      	b.n	800a3ea <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d00a      	beq.n	800a40c <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	3304      	adds	r3, #4
 800a400:	4618      	mov	r0, r3
 800a402:	f000 f822 	bl	800a44a <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	2201      	movs	r2, #1
 800a40a:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800a40c:	697b      	ldr	r3, [r7, #20]
	}
 800a40e:	4618      	mov	r0, r3
 800a410:	3718      	adds	r7, #24
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}

0800a416 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800a416:	b580      	push	{r7, lr}
 800a418:	b082      	sub	sp, #8
 800a41a:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800a41c:	2020      	movs	r0, #32
 800a41e:	f003 f80b 	bl	800d438 <pvPortMalloc>
 800a422:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d00a      	beq.n	800a440 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	3304      	adds	r3, #4
 800a434:	4618      	mov	r0, r3
 800a436:	f000 f808 	bl	800a44a <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2200      	movs	r2, #0
 800a43e:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800a440:	687b      	ldr	r3, [r7, #4]
	}
 800a442:	4618      	mov	r0, r3
 800a444:	3708      	adds	r7, #8
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}

0800a44a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a44a:	b480      	push	{r7}
 800a44c:	b083      	sub	sp, #12
 800a44e:	af00      	add	r7, sp, #0
 800a450:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f103 0208 	add.w	r2, r3, #8
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f04f 32ff 	mov.w	r2, #4294967295
 800a462:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f103 0208 	add.w	r2, r3, #8
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f103 0208 	add.w	r2, r3, #8
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	2200      	movs	r2, #0
 800a47c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a47e:	bf00      	nop
 800a480:	370c      	adds	r7, #12
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr

0800a48a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a48a:	b480      	push	{r7}
 800a48c:	b083      	sub	sp, #12
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a498:	bf00      	nop
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr

0800a4a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	68fa      	ldr	r2, [r7, #12]
 800a4b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	689a      	ldr	r2, [r3, #8]
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	689b      	ldr	r3, [r3, #8]
 800a4c6:	683a      	ldr	r2, [r7, #0]
 800a4c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	683a      	ldr	r2, [r7, #0]
 800a4ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	1c5a      	adds	r2, r3, #1
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	601a      	str	r2, [r3, #0]
}
 800a4e0:	bf00      	nop
 800a4e2:	3714      	adds	r7, #20
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr

0800a4ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b085      	sub	sp, #20
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a502:	d103      	bne.n	800a50c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	691b      	ldr	r3, [r3, #16]
 800a508:	60fb      	str	r3, [r7, #12]
 800a50a:	e00c      	b.n	800a526 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	3308      	adds	r3, #8
 800a510:	60fb      	str	r3, [r7, #12]
 800a512:	e002      	b.n	800a51a <vListInsert+0x2e>
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	60fb      	str	r3, [r7, #12]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	68ba      	ldr	r2, [r7, #8]
 800a522:	429a      	cmp	r2, r3
 800a524:	d2f6      	bcs.n	800a514 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	685a      	ldr	r2, [r3, #4]
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	685b      	ldr	r3, [r3, #4]
 800a532:	683a      	ldr	r2, [r7, #0]
 800a534:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	68fa      	ldr	r2, [r7, #12]
 800a53a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	683a      	ldr	r2, [r7, #0]
 800a540:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	687a      	ldr	r2, [r7, #4]
 800a546:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	1c5a      	adds	r2, r3, #1
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	601a      	str	r2, [r3, #0]
}
 800a552:	bf00      	nop
 800a554:	3714      	adds	r7, #20
 800a556:	46bd      	mov	sp, r7
 800a558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55c:	4770      	bx	lr

0800a55e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a55e:	b480      	push	{r7}
 800a560:	b085      	sub	sp, #20
 800a562:	af00      	add	r7, sp, #0
 800a564:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	691b      	ldr	r3, [r3, #16]
 800a56a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	6892      	ldr	r2, [r2, #8]
 800a574:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	689b      	ldr	r3, [r3, #8]
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	6852      	ldr	r2, [r2, #4]
 800a57e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	429a      	cmp	r2, r3
 800a588:	d103      	bne.n	800a592 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	689a      	ldr	r2, [r3, #8]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2200      	movs	r2, #0
 800a596:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	1e5a      	subs	r2, r3, #1
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3714      	adds	r7, #20
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr
	...

0800a5b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b084      	sub	sp, #16
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d10a      	bne.n	800a5de <xQueueGenericReset+0x2a>
	__asm volatile
 800a5c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5cc:	f383 8811 	msr	BASEPRI, r3
 800a5d0:	f3bf 8f6f 	isb	sy
 800a5d4:	f3bf 8f4f 	dsb	sy
 800a5d8:	60bb      	str	r3, [r7, #8]
}
 800a5da:	bf00      	nop
 800a5dc:	e7fe      	b.n	800a5dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a5de:	f002 fe09 	bl	800d1f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681a      	ldr	r2, [r3, #0]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5ea:	68f9      	ldr	r1, [r7, #12]
 800a5ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a5ee:	fb01 f303 	mul.w	r3, r1, r3
 800a5f2:	441a      	add	r2, r3
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681a      	ldr	r2, [r3, #0]
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a60e:	3b01      	subs	r3, #1
 800a610:	68f9      	ldr	r1, [r7, #12]
 800a612:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a614:	fb01 f303 	mul.w	r3, r1, r3
 800a618:	441a      	add	r2, r3
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	22ff      	movs	r2, #255	; 0xff
 800a622:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	22ff      	movs	r2, #255	; 0xff
 800a62a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d114      	bne.n	800a65e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	691b      	ldr	r3, [r3, #16]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d01a      	beq.n	800a672 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	3310      	adds	r3, #16
 800a640:	4618      	mov	r0, r3
 800a642:	f001 fb2b 	bl	800bc9c <xTaskRemoveFromEventList>
 800a646:	4603      	mov	r3, r0
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d012      	beq.n	800a672 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a64c:	4b0c      	ldr	r3, [pc, #48]	; (800a680 <xQueueGenericReset+0xcc>)
 800a64e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a652:	601a      	str	r2, [r3, #0]
 800a654:	f3bf 8f4f 	dsb	sy
 800a658:	f3bf 8f6f 	isb	sy
 800a65c:	e009      	b.n	800a672 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	3310      	adds	r3, #16
 800a662:	4618      	mov	r0, r3
 800a664:	f7ff fef1 	bl	800a44a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	3324      	adds	r3, #36	; 0x24
 800a66c:	4618      	mov	r0, r3
 800a66e:	f7ff feec 	bl	800a44a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a672:	f002 fdef 	bl	800d254 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a676:	2301      	movs	r3, #1
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3710      	adds	r7, #16
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	e000ed04 	.word	0xe000ed04

0800a684 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a684:	b580      	push	{r7, lr}
 800a686:	b08e      	sub	sp, #56	; 0x38
 800a688:	af02      	add	r7, sp, #8
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	607a      	str	r2, [r7, #4]
 800a690:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d10a      	bne.n	800a6ae <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a69c:	f383 8811 	msr	BASEPRI, r3
 800a6a0:	f3bf 8f6f 	isb	sy
 800a6a4:	f3bf 8f4f 	dsb	sy
 800a6a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a6aa:	bf00      	nop
 800a6ac:	e7fe      	b.n	800a6ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d10a      	bne.n	800a6ca <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a6b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b8:	f383 8811 	msr	BASEPRI, r3
 800a6bc:	f3bf 8f6f 	isb	sy
 800a6c0:	f3bf 8f4f 	dsb	sy
 800a6c4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a6c6:	bf00      	nop
 800a6c8:	e7fe      	b.n	800a6c8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d002      	beq.n	800a6d6 <xQueueGenericCreateStatic+0x52>
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d001      	beq.n	800a6da <xQueueGenericCreateStatic+0x56>
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	e000      	b.n	800a6dc <xQueueGenericCreateStatic+0x58>
 800a6da:	2300      	movs	r3, #0
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d10a      	bne.n	800a6f6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a6e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e4:	f383 8811 	msr	BASEPRI, r3
 800a6e8:	f3bf 8f6f 	isb	sy
 800a6ec:	f3bf 8f4f 	dsb	sy
 800a6f0:	623b      	str	r3, [r7, #32]
}
 800a6f2:	bf00      	nop
 800a6f4:	e7fe      	b.n	800a6f4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d102      	bne.n	800a702 <xQueueGenericCreateStatic+0x7e>
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d101      	bne.n	800a706 <xQueueGenericCreateStatic+0x82>
 800a702:	2301      	movs	r3, #1
 800a704:	e000      	b.n	800a708 <xQueueGenericCreateStatic+0x84>
 800a706:	2300      	movs	r3, #0
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d10a      	bne.n	800a722 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a70c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a710:	f383 8811 	msr	BASEPRI, r3
 800a714:	f3bf 8f6f 	isb	sy
 800a718:	f3bf 8f4f 	dsb	sy
 800a71c:	61fb      	str	r3, [r7, #28]
}
 800a71e:	bf00      	nop
 800a720:	e7fe      	b.n	800a720 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a722:	2350      	movs	r3, #80	; 0x50
 800a724:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	2b50      	cmp	r3, #80	; 0x50
 800a72a:	d00a      	beq.n	800a742 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a730:	f383 8811 	msr	BASEPRI, r3
 800a734:	f3bf 8f6f 	isb	sy
 800a738:	f3bf 8f4f 	dsb	sy
 800a73c:	61bb      	str	r3, [r7, #24]
}
 800a73e:	bf00      	nop
 800a740:	e7fe      	b.n	800a740 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a742:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d00d      	beq.n	800a76a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a74e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a750:	2201      	movs	r2, #1
 800a752:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a756:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a75a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a75c:	9300      	str	r3, [sp, #0]
 800a75e:	4613      	mov	r3, r2
 800a760:	687a      	ldr	r2, [r7, #4]
 800a762:	68b9      	ldr	r1, [r7, #8]
 800a764:	68f8      	ldr	r0, [r7, #12]
 800a766:	f000 f83f 	bl	800a7e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a76a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3730      	adds	r7, #48	; 0x30
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a774:	b580      	push	{r7, lr}
 800a776:	b08a      	sub	sp, #40	; 0x28
 800a778:	af02      	add	r7, sp, #8
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	4613      	mov	r3, r2
 800a780:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d10a      	bne.n	800a79e <xQueueGenericCreate+0x2a>
	__asm volatile
 800a788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a78c:	f383 8811 	msr	BASEPRI, r3
 800a790:	f3bf 8f6f 	isb	sy
 800a794:	f3bf 8f4f 	dsb	sy
 800a798:	613b      	str	r3, [r7, #16]
}
 800a79a:	bf00      	nop
 800a79c:	e7fe      	b.n	800a79c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	68ba      	ldr	r2, [r7, #8]
 800a7a2:	fb02 f303 	mul.w	r3, r2, r3
 800a7a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a7a8:	69fb      	ldr	r3, [r7, #28]
 800a7aa:	3350      	adds	r3, #80	; 0x50
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f002 fe43 	bl	800d438 <pvPortMalloc>
 800a7b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a7b4:	69bb      	ldr	r3, [r7, #24]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d011      	beq.n	800a7de <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a7ba:	69bb      	ldr	r3, [r7, #24]
 800a7bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	3350      	adds	r3, #80	; 0x50
 800a7c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a7cc:	79fa      	ldrb	r2, [r7, #7]
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	9300      	str	r3, [sp, #0]
 800a7d2:	4613      	mov	r3, r2
 800a7d4:	697a      	ldr	r2, [r7, #20]
 800a7d6:	68b9      	ldr	r1, [r7, #8]
 800a7d8:	68f8      	ldr	r0, [r7, #12]
 800a7da:	f000 f805 	bl	800a7e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a7de:	69bb      	ldr	r3, [r7, #24]
	}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3720      	adds	r7, #32
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}

0800a7e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b084      	sub	sp, #16
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	60f8      	str	r0, [r7, #12]
 800a7f0:	60b9      	str	r1, [r7, #8]
 800a7f2:	607a      	str	r2, [r7, #4]
 800a7f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d103      	bne.n	800a804 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	69ba      	ldr	r2, [r7, #24]
 800a800:	601a      	str	r2, [r3, #0]
 800a802:	e002      	b.n	800a80a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a804:	69bb      	ldr	r3, [r7, #24]
 800a806:	687a      	ldr	r2, [r7, #4]
 800a808:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a80a:	69bb      	ldr	r3, [r7, #24]
 800a80c:	68fa      	ldr	r2, [r7, #12]
 800a80e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	68ba      	ldr	r2, [r7, #8]
 800a814:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a816:	2101      	movs	r1, #1
 800a818:	69b8      	ldr	r0, [r7, #24]
 800a81a:	f7ff fecb 	bl	800a5b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	78fa      	ldrb	r2, [r7, #3]
 800a822:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a826:	bf00      	nop
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}

0800a82e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a82e:	b580      	push	{r7, lr}
 800a830:	b08a      	sub	sp, #40	; 0x28
 800a832:	af02      	add	r7, sp, #8
 800a834:	60f8      	str	r0, [r7, #12]
 800a836:	60b9      	str	r1, [r7, #8]
 800a838:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d10a      	bne.n	800a856 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800a840:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a844:	f383 8811 	msr	BASEPRI, r3
 800a848:	f3bf 8f6f 	isb	sy
 800a84c:	f3bf 8f4f 	dsb	sy
 800a850:	61bb      	str	r3, [r7, #24]
}
 800a852:	bf00      	nop
 800a854:	e7fe      	b.n	800a854 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a856:	68ba      	ldr	r2, [r7, #8]
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d90a      	bls.n	800a874 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800a85e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a862:	f383 8811 	msr	BASEPRI, r3
 800a866:	f3bf 8f6f 	isb	sy
 800a86a:	f3bf 8f4f 	dsb	sy
 800a86e:	617b      	str	r3, [r7, #20]
}
 800a870:	bf00      	nop
 800a872:	e7fe      	b.n	800a872 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a874:	2302      	movs	r3, #2
 800a876:	9300      	str	r3, [sp, #0]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2200      	movs	r2, #0
 800a87c:	2100      	movs	r1, #0
 800a87e:	68f8      	ldr	r0, [r7, #12]
 800a880:	f7ff ff00 	bl	800a684 <xQueueGenericCreateStatic>
 800a884:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a886:	69fb      	ldr	r3, [r7, #28]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d002      	beq.n	800a892 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a88c:	69fb      	ldr	r3, [r7, #28]
 800a88e:	68ba      	ldr	r2, [r7, #8]
 800a890:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a892:	69fb      	ldr	r3, [r7, #28]
	}
 800a894:	4618      	mov	r0, r3
 800a896:	3720      	adds	r7, #32
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b086      	sub	sp, #24
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d10a      	bne.n	800a8c2 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800a8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b0:	f383 8811 	msr	BASEPRI, r3
 800a8b4:	f3bf 8f6f 	isb	sy
 800a8b8:	f3bf 8f4f 	dsb	sy
 800a8bc:	613b      	str	r3, [r7, #16]
}
 800a8be:	bf00      	nop
 800a8c0:	e7fe      	b.n	800a8c0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a8c2:	683a      	ldr	r2, [r7, #0]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d90a      	bls.n	800a8e0 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800a8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ce:	f383 8811 	msr	BASEPRI, r3
 800a8d2:	f3bf 8f6f 	isb	sy
 800a8d6:	f3bf 8f4f 	dsb	sy
 800a8da:	60fb      	str	r3, [r7, #12]
}
 800a8dc:	bf00      	nop
 800a8de:	e7fe      	b.n	800a8de <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a8e0:	2202      	movs	r2, #2
 800a8e2:	2100      	movs	r1, #0
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f7ff ff45 	bl	800a774 <xQueueGenericCreate>
 800a8ea:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d002      	beq.n	800a8f8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a8f2:	697b      	ldr	r3, [r7, #20]
 800a8f4:	683a      	ldr	r2, [r7, #0]
 800a8f6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a8f8:	697b      	ldr	r3, [r7, #20]
	}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3718      	adds	r7, #24
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
	...

0800a904 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b08e      	sub	sp, #56	; 0x38
 800a908:	af00      	add	r7, sp, #0
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	60b9      	str	r1, [r7, #8]
 800a90e:	607a      	str	r2, [r7, #4]
 800a910:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a912:	2300      	movs	r3, #0
 800a914:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d10a      	bne.n	800a936 <xQueueGenericSend+0x32>
	__asm volatile
 800a920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a924:	f383 8811 	msr	BASEPRI, r3
 800a928:	f3bf 8f6f 	isb	sy
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a932:	bf00      	nop
 800a934:	e7fe      	b.n	800a934 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d103      	bne.n	800a944 <xQueueGenericSend+0x40>
 800a93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a93e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a940:	2b00      	cmp	r3, #0
 800a942:	d101      	bne.n	800a948 <xQueueGenericSend+0x44>
 800a944:	2301      	movs	r3, #1
 800a946:	e000      	b.n	800a94a <xQueueGenericSend+0x46>
 800a948:	2300      	movs	r3, #0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10a      	bne.n	800a964 <xQueueGenericSend+0x60>
	__asm volatile
 800a94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a952:	f383 8811 	msr	BASEPRI, r3
 800a956:	f3bf 8f6f 	isb	sy
 800a95a:	f3bf 8f4f 	dsb	sy
 800a95e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a960:	bf00      	nop
 800a962:	e7fe      	b.n	800a962 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	2b02      	cmp	r3, #2
 800a968:	d103      	bne.n	800a972 <xQueueGenericSend+0x6e>
 800a96a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a96c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a96e:	2b01      	cmp	r3, #1
 800a970:	d101      	bne.n	800a976 <xQueueGenericSend+0x72>
 800a972:	2301      	movs	r3, #1
 800a974:	e000      	b.n	800a978 <xQueueGenericSend+0x74>
 800a976:	2300      	movs	r3, #0
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d10a      	bne.n	800a992 <xQueueGenericSend+0x8e>
	__asm volatile
 800a97c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a980:	f383 8811 	msr	BASEPRI, r3
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	623b      	str	r3, [r7, #32]
}
 800a98e:	bf00      	nop
 800a990:	e7fe      	b.n	800a990 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a992:	f001 fb41 	bl	800c018 <xTaskGetSchedulerState>
 800a996:	4603      	mov	r3, r0
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d102      	bne.n	800a9a2 <xQueueGenericSend+0x9e>
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d101      	bne.n	800a9a6 <xQueueGenericSend+0xa2>
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	e000      	b.n	800a9a8 <xQueueGenericSend+0xa4>
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d10a      	bne.n	800a9c2 <xQueueGenericSend+0xbe>
	__asm volatile
 800a9ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9b0:	f383 8811 	msr	BASEPRI, r3
 800a9b4:	f3bf 8f6f 	isb	sy
 800a9b8:	f3bf 8f4f 	dsb	sy
 800a9bc:	61fb      	str	r3, [r7, #28]
}
 800a9be:	bf00      	nop
 800a9c0:	e7fe      	b.n	800a9c0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a9c2:	f002 fc17 	bl	800d1f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a9ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9ce:	429a      	cmp	r2, r3
 800a9d0:	d302      	bcc.n	800a9d8 <xQueueGenericSend+0xd4>
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	2b02      	cmp	r3, #2
 800a9d6:	d129      	bne.n	800aa2c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a9d8:	683a      	ldr	r2, [r7, #0]
 800a9da:	68b9      	ldr	r1, [r7, #8]
 800a9dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a9de:	f000 fb52 	bl	800b086 <prvCopyDataToQueue>
 800a9e2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d010      	beq.n	800aa0e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a9ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ee:	3324      	adds	r3, #36	; 0x24
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f001 f953 	bl	800bc9c <xTaskRemoveFromEventList>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d013      	beq.n	800aa24 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a9fc:	4b3f      	ldr	r3, [pc, #252]	; (800aafc <xQueueGenericSend+0x1f8>)
 800a9fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa02:	601a      	str	r2, [r3, #0]
 800aa04:	f3bf 8f4f 	dsb	sy
 800aa08:	f3bf 8f6f 	isb	sy
 800aa0c:	e00a      	b.n	800aa24 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800aa0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d007      	beq.n	800aa24 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800aa14:	4b39      	ldr	r3, [pc, #228]	; (800aafc <xQueueGenericSend+0x1f8>)
 800aa16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa1a:	601a      	str	r2, [r3, #0]
 800aa1c:	f3bf 8f4f 	dsb	sy
 800aa20:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800aa24:	f002 fc16 	bl	800d254 <vPortExitCritical>
				return pdPASS;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	e063      	b.n	800aaf4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d103      	bne.n	800aa3a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aa32:	f002 fc0f 	bl	800d254 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800aa36:	2300      	movs	r3, #0
 800aa38:	e05c      	b.n	800aaf4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d106      	bne.n	800aa4e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa40:	f107 0314 	add.w	r3, r7, #20
 800aa44:	4618      	mov	r0, r3
 800aa46:	f001 f98d 	bl	800bd64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa4e:	f002 fc01 	bl	800d254 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa52:	f000 feed 	bl	800b830 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa56:	f002 fbcd 	bl	800d1f4 <vPortEnterCritical>
 800aa5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa60:	b25b      	sxtb	r3, r3
 800aa62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa66:	d103      	bne.n	800aa70 <xQueueGenericSend+0x16c>
 800aa68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa76:	b25b      	sxtb	r3, r3
 800aa78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa7c:	d103      	bne.n	800aa86 <xQueueGenericSend+0x182>
 800aa7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa80:	2200      	movs	r2, #0
 800aa82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa86:	f002 fbe5 	bl	800d254 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa8a:	1d3a      	adds	r2, r7, #4
 800aa8c:	f107 0314 	add.w	r3, r7, #20
 800aa90:	4611      	mov	r1, r2
 800aa92:	4618      	mov	r0, r3
 800aa94:	f001 f97c 	bl	800bd90 <xTaskCheckForTimeOut>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d124      	bne.n	800aae8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800aa9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aaa0:	f000 fbe9 	bl	800b276 <prvIsQueueFull>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d018      	beq.n	800aadc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aaaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaac:	3310      	adds	r3, #16
 800aaae:	687a      	ldr	r2, [r7, #4]
 800aab0:	4611      	mov	r1, r2
 800aab2:	4618      	mov	r0, r3
 800aab4:	f001 f8a2 	bl	800bbfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aab8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aaba:	f000 fb74 	bl	800b1a6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aabe:	f000 fec5 	bl	800b84c <xTaskResumeAll>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	f47f af7c 	bne.w	800a9c2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800aaca:	4b0c      	ldr	r3, [pc, #48]	; (800aafc <xQueueGenericSend+0x1f8>)
 800aacc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aad0:	601a      	str	r2, [r3, #0]
 800aad2:	f3bf 8f4f 	dsb	sy
 800aad6:	f3bf 8f6f 	isb	sy
 800aada:	e772      	b.n	800a9c2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aadc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aade:	f000 fb62 	bl	800b1a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aae2:	f000 feb3 	bl	800b84c <xTaskResumeAll>
 800aae6:	e76c      	b.n	800a9c2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aae8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aaea:	f000 fb5c 	bl	800b1a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aaee:	f000 fead 	bl	800b84c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aaf2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3738      	adds	r7, #56	; 0x38
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}
 800aafc:	e000ed04 	.word	0xe000ed04

0800ab00 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b090      	sub	sp, #64	; 0x40
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	60f8      	str	r0, [r7, #12]
 800ab08:	60b9      	str	r1, [r7, #8]
 800ab0a:	607a      	str	r2, [r7, #4]
 800ab0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ab12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d10a      	bne.n	800ab2e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ab18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab1c:	f383 8811 	msr	BASEPRI, r3
 800ab20:	f3bf 8f6f 	isb	sy
 800ab24:	f3bf 8f4f 	dsb	sy
 800ab28:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ab2a:	bf00      	nop
 800ab2c:	e7fe      	b.n	800ab2c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d103      	bne.n	800ab3c <xQueueGenericSendFromISR+0x3c>
 800ab34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d101      	bne.n	800ab40 <xQueueGenericSendFromISR+0x40>
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	e000      	b.n	800ab42 <xQueueGenericSendFromISR+0x42>
 800ab40:	2300      	movs	r3, #0
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d10a      	bne.n	800ab5c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ab46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab4a:	f383 8811 	msr	BASEPRI, r3
 800ab4e:	f3bf 8f6f 	isb	sy
 800ab52:	f3bf 8f4f 	dsb	sy
 800ab56:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ab58:	bf00      	nop
 800ab5a:	e7fe      	b.n	800ab5a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d103      	bne.n	800ab6a <xQueueGenericSendFromISR+0x6a>
 800ab62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab66:	2b01      	cmp	r3, #1
 800ab68:	d101      	bne.n	800ab6e <xQueueGenericSendFromISR+0x6e>
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	e000      	b.n	800ab70 <xQueueGenericSendFromISR+0x70>
 800ab6e:	2300      	movs	r3, #0
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d10a      	bne.n	800ab8a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ab74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab78:	f383 8811 	msr	BASEPRI, r3
 800ab7c:	f3bf 8f6f 	isb	sy
 800ab80:	f3bf 8f4f 	dsb	sy
 800ab84:	623b      	str	r3, [r7, #32]
}
 800ab86:	bf00      	nop
 800ab88:	e7fe      	b.n	800ab88 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab8a:	f002 fc15 	bl	800d3b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ab8e:	f3ef 8211 	mrs	r2, BASEPRI
 800ab92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab96:	f383 8811 	msr	BASEPRI, r3
 800ab9a:	f3bf 8f6f 	isb	sy
 800ab9e:	f3bf 8f4f 	dsb	sy
 800aba2:	61fa      	str	r2, [r7, #28]
 800aba4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800aba6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aba8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800abaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800abae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d302      	bcc.n	800abbc <xQueueGenericSendFromISR+0xbc>
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	2b02      	cmp	r3, #2
 800abba:	d12f      	bne.n	800ac1c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800abbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abbe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abca:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800abcc:	683a      	ldr	r2, [r7, #0]
 800abce:	68b9      	ldr	r1, [r7, #8]
 800abd0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800abd2:	f000 fa58 	bl	800b086 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800abd6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800abda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abde:	d112      	bne.n	800ac06 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800abe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d016      	beq.n	800ac16 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800abe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abea:	3324      	adds	r3, #36	; 0x24
 800abec:	4618      	mov	r0, r3
 800abee:	f001 f855 	bl	800bc9c <xTaskRemoveFromEventList>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d00e      	beq.n	800ac16 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d00b      	beq.n	800ac16 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2201      	movs	r2, #1
 800ac02:	601a      	str	r2, [r3, #0]
 800ac04:	e007      	b.n	800ac16 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ac06:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	b25a      	sxtb	r2, r3
 800ac10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ac16:	2301      	movs	r3, #1
 800ac18:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800ac1a:	e001      	b.n	800ac20 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac22:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ac2a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ac2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3740      	adds	r7, #64	; 0x40
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
	...

0800ac38 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b08c      	sub	sp, #48	; 0x30
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	60f8      	str	r0, [r7, #12]
 800ac40:	60b9      	str	r1, [r7, #8]
 800ac42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ac44:	2300      	movs	r3, #0
 800ac46:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ac4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d10a      	bne.n	800ac68 <xQueueReceive+0x30>
	__asm volatile
 800ac52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac56:	f383 8811 	msr	BASEPRI, r3
 800ac5a:	f3bf 8f6f 	isb	sy
 800ac5e:	f3bf 8f4f 	dsb	sy
 800ac62:	623b      	str	r3, [r7, #32]
}
 800ac64:	bf00      	nop
 800ac66:	e7fe      	b.n	800ac66 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d103      	bne.n	800ac76 <xQueueReceive+0x3e>
 800ac6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d101      	bne.n	800ac7a <xQueueReceive+0x42>
 800ac76:	2301      	movs	r3, #1
 800ac78:	e000      	b.n	800ac7c <xQueueReceive+0x44>
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d10a      	bne.n	800ac96 <xQueueReceive+0x5e>
	__asm volatile
 800ac80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac84:	f383 8811 	msr	BASEPRI, r3
 800ac88:	f3bf 8f6f 	isb	sy
 800ac8c:	f3bf 8f4f 	dsb	sy
 800ac90:	61fb      	str	r3, [r7, #28]
}
 800ac92:	bf00      	nop
 800ac94:	e7fe      	b.n	800ac94 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ac96:	f001 f9bf 	bl	800c018 <xTaskGetSchedulerState>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d102      	bne.n	800aca6 <xQueueReceive+0x6e>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d101      	bne.n	800acaa <xQueueReceive+0x72>
 800aca6:	2301      	movs	r3, #1
 800aca8:	e000      	b.n	800acac <xQueueReceive+0x74>
 800acaa:	2300      	movs	r3, #0
 800acac:	2b00      	cmp	r3, #0
 800acae:	d10a      	bne.n	800acc6 <xQueueReceive+0x8e>
	__asm volatile
 800acb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acb4:	f383 8811 	msr	BASEPRI, r3
 800acb8:	f3bf 8f6f 	isb	sy
 800acbc:	f3bf 8f4f 	dsb	sy
 800acc0:	61bb      	str	r3, [r7, #24]
}
 800acc2:	bf00      	nop
 800acc4:	e7fe      	b.n	800acc4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800acc6:	f002 fa95 	bl	800d1f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800accc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800acd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d01f      	beq.n	800ad16 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800acd6:	68b9      	ldr	r1, [r7, #8]
 800acd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acda:	f000 fa3e 	bl	800b15a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800acde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ace0:	1e5a      	subs	r2, r3, #1
 800ace2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ace4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ace6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ace8:	691b      	ldr	r3, [r3, #16]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d00f      	beq.n	800ad0e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800acee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acf0:	3310      	adds	r3, #16
 800acf2:	4618      	mov	r0, r3
 800acf4:	f000 ffd2 	bl	800bc9c <xTaskRemoveFromEventList>
 800acf8:	4603      	mov	r3, r0
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d007      	beq.n	800ad0e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800acfe:	4b3d      	ldr	r3, [pc, #244]	; (800adf4 <xQueueReceive+0x1bc>)
 800ad00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad04:	601a      	str	r2, [r3, #0]
 800ad06:	f3bf 8f4f 	dsb	sy
 800ad0a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ad0e:	f002 faa1 	bl	800d254 <vPortExitCritical>
				return pdPASS;
 800ad12:	2301      	movs	r3, #1
 800ad14:	e069      	b.n	800adea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d103      	bne.n	800ad24 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ad1c:	f002 fa9a 	bl	800d254 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ad20:	2300      	movs	r3, #0
 800ad22:	e062      	b.n	800adea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d106      	bne.n	800ad38 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad2a:	f107 0310 	add.w	r3, r7, #16
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f001 f818 	bl	800bd64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad34:	2301      	movs	r3, #1
 800ad36:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ad38:	f002 fa8c 	bl	800d254 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ad3c:	f000 fd78 	bl	800b830 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ad40:	f002 fa58 	bl	800d1f4 <vPortEnterCritical>
 800ad44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ad4a:	b25b      	sxtb	r3, r3
 800ad4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad50:	d103      	bne.n	800ad5a <xQueueReceive+0x122>
 800ad52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad54:	2200      	movs	r2, #0
 800ad56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ad5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad60:	b25b      	sxtb	r3, r3
 800ad62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad66:	d103      	bne.n	800ad70 <xQueueReceive+0x138>
 800ad68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ad70:	f002 fa70 	bl	800d254 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ad74:	1d3a      	adds	r2, r7, #4
 800ad76:	f107 0310 	add.w	r3, r7, #16
 800ad7a:	4611      	mov	r1, r2
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f001 f807 	bl	800bd90 <xTaskCheckForTimeOut>
 800ad82:	4603      	mov	r3, r0
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d123      	bne.n	800add0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ad88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad8a:	f000 fa5e 	bl	800b24a <prvIsQueueEmpty>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d017      	beq.n	800adc4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ad94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad96:	3324      	adds	r3, #36	; 0x24
 800ad98:	687a      	ldr	r2, [r7, #4]
 800ad9a:	4611      	mov	r1, r2
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	f000 ff2d 	bl	800bbfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ada2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ada4:	f000 f9ff 	bl	800b1a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ada8:	f000 fd50 	bl	800b84c <xTaskResumeAll>
 800adac:	4603      	mov	r3, r0
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d189      	bne.n	800acc6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800adb2:	4b10      	ldr	r3, [pc, #64]	; (800adf4 <xQueueReceive+0x1bc>)
 800adb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adb8:	601a      	str	r2, [r3, #0]
 800adba:	f3bf 8f4f 	dsb	sy
 800adbe:	f3bf 8f6f 	isb	sy
 800adc2:	e780      	b.n	800acc6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800adc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800adc6:	f000 f9ee 	bl	800b1a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800adca:	f000 fd3f 	bl	800b84c <xTaskResumeAll>
 800adce:	e77a      	b.n	800acc6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800add0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800add2:	f000 f9e8 	bl	800b1a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800add6:	f000 fd39 	bl	800b84c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800adda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800addc:	f000 fa35 	bl	800b24a <prvIsQueueEmpty>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	f43f af6f 	beq.w	800acc6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ade8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800adea:	4618      	mov	r0, r3
 800adec:	3730      	adds	r7, #48	; 0x30
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	e000ed04 	.word	0xe000ed04

0800adf8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b08e      	sub	sp, #56	; 0x38
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
 800ae00:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ae02:	2300      	movs	r3, #0
 800ae04:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ae0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d10a      	bne.n	800ae2a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800ae14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae18:	f383 8811 	msr	BASEPRI, r3
 800ae1c:	f3bf 8f6f 	isb	sy
 800ae20:	f3bf 8f4f 	dsb	sy
 800ae24:	623b      	str	r3, [r7, #32]
}
 800ae26:	bf00      	nop
 800ae28:	e7fe      	b.n	800ae28 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ae2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d00a      	beq.n	800ae48 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800ae32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae36:	f383 8811 	msr	BASEPRI, r3
 800ae3a:	f3bf 8f6f 	isb	sy
 800ae3e:	f3bf 8f4f 	dsb	sy
 800ae42:	61fb      	str	r3, [r7, #28]
}
 800ae44:	bf00      	nop
 800ae46:	e7fe      	b.n	800ae46 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae48:	f001 f8e6 	bl	800c018 <xTaskGetSchedulerState>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d102      	bne.n	800ae58 <xQueueSemaphoreTake+0x60>
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d101      	bne.n	800ae5c <xQueueSemaphoreTake+0x64>
 800ae58:	2301      	movs	r3, #1
 800ae5a:	e000      	b.n	800ae5e <xQueueSemaphoreTake+0x66>
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d10a      	bne.n	800ae78 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ae62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	61bb      	str	r3, [r7, #24]
}
 800ae74:	bf00      	nop
 800ae76:	e7fe      	b.n	800ae76 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ae78:	f002 f9bc 	bl	800d1f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ae7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae80:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ae82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d024      	beq.n	800aed2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ae88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae8a:	1e5a      	subs	r2, r3, #1
 800ae8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae8e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ae90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d104      	bne.n	800aea2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ae98:	f001 fa34 	bl	800c304 <pvTaskIncrementMutexHeldCount>
 800ae9c:	4602      	mov	r2, r0
 800ae9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aea0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aea4:	691b      	ldr	r3, [r3, #16]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d00f      	beq.n	800aeca <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aeaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeac:	3310      	adds	r3, #16
 800aeae:	4618      	mov	r0, r3
 800aeb0:	f000 fef4 	bl	800bc9c <xTaskRemoveFromEventList>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d007      	beq.n	800aeca <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aeba:	4b54      	ldr	r3, [pc, #336]	; (800b00c <xQueueSemaphoreTake+0x214>)
 800aebc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aec0:	601a      	str	r2, [r3, #0]
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aeca:	f002 f9c3 	bl	800d254 <vPortExitCritical>
				return pdPASS;
 800aece:	2301      	movs	r3, #1
 800aed0:	e097      	b.n	800b002 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d111      	bne.n	800aefc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800aed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d00a      	beq.n	800aef4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800aede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee2:	f383 8811 	msr	BASEPRI, r3
 800aee6:	f3bf 8f6f 	isb	sy
 800aeea:	f3bf 8f4f 	dsb	sy
 800aeee:	617b      	str	r3, [r7, #20]
}
 800aef0:	bf00      	nop
 800aef2:	e7fe      	b.n	800aef2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800aef4:	f002 f9ae 	bl	800d254 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aef8:	2300      	movs	r3, #0
 800aefa:	e082      	b.n	800b002 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aefc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d106      	bne.n	800af10 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af02:	f107 030c 	add.w	r3, r7, #12
 800af06:	4618      	mov	r0, r3
 800af08:	f000 ff2c 	bl	800bd64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af0c:	2301      	movs	r3, #1
 800af0e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af10:	f002 f9a0 	bl	800d254 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af14:	f000 fc8c 	bl	800b830 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af18:	f002 f96c 	bl	800d1f4 <vPortEnterCritical>
 800af1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af1e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af22:	b25b      	sxtb	r3, r3
 800af24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af28:	d103      	bne.n	800af32 <xQueueSemaphoreTake+0x13a>
 800af2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af2c:	2200      	movs	r2, #0
 800af2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af34:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af38:	b25b      	sxtb	r3, r3
 800af3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af3e:	d103      	bne.n	800af48 <xQueueSemaphoreTake+0x150>
 800af40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af42:	2200      	movs	r2, #0
 800af44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af48:	f002 f984 	bl	800d254 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800af4c:	463a      	mov	r2, r7
 800af4e:	f107 030c 	add.w	r3, r7, #12
 800af52:	4611      	mov	r1, r2
 800af54:	4618      	mov	r0, r3
 800af56:	f000 ff1b 	bl	800bd90 <xTaskCheckForTimeOut>
 800af5a:	4603      	mov	r3, r0
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d132      	bne.n	800afc6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800af60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800af62:	f000 f972 	bl	800b24a <prvIsQueueEmpty>
 800af66:	4603      	mov	r3, r0
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d026      	beq.n	800afba <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800af6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d109      	bne.n	800af88 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800af74:	f002 f93e 	bl	800d1f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800af78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	4618      	mov	r0, r3
 800af7e:	f001 f869 	bl	800c054 <xTaskPriorityInherit>
 800af82:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800af84:	f002 f966 	bl	800d254 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800af88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af8a:	3324      	adds	r3, #36	; 0x24
 800af8c:	683a      	ldr	r2, [r7, #0]
 800af8e:	4611      	mov	r1, r2
 800af90:	4618      	mov	r0, r3
 800af92:	f000 fe33 	bl	800bbfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800af96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800af98:	f000 f905 	bl	800b1a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800af9c:	f000 fc56 	bl	800b84c <xTaskResumeAll>
 800afa0:	4603      	mov	r3, r0
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	f47f af68 	bne.w	800ae78 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800afa8:	4b18      	ldr	r3, [pc, #96]	; (800b00c <xQueueSemaphoreTake+0x214>)
 800afaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afae:	601a      	str	r2, [r3, #0]
 800afb0:	f3bf 8f4f 	dsb	sy
 800afb4:	f3bf 8f6f 	isb	sy
 800afb8:	e75e      	b.n	800ae78 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800afba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800afbc:	f000 f8f3 	bl	800b1a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800afc0:	f000 fc44 	bl	800b84c <xTaskResumeAll>
 800afc4:	e758      	b.n	800ae78 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800afc6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800afc8:	f000 f8ed 	bl	800b1a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800afcc:	f000 fc3e 	bl	800b84c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800afd0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800afd2:	f000 f93a 	bl	800b24a <prvIsQueueEmpty>
 800afd6:	4603      	mov	r3, r0
 800afd8:	2b00      	cmp	r3, #0
 800afda:	f43f af4d 	beq.w	800ae78 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800afde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d00d      	beq.n	800b000 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800afe4:	f002 f906 	bl	800d1f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800afe8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800afea:	f000 f834 	bl	800b056 <prvGetDisinheritPriorityAfterTimeout>
 800afee:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800aff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aff2:	689b      	ldr	r3, [r3, #8]
 800aff4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aff6:	4618      	mov	r0, r3
 800aff8:	f001 f902 	bl	800c200 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800affc:	f002 f92a 	bl	800d254 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b000:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b002:	4618      	mov	r0, r3
 800b004:	3738      	adds	r7, #56	; 0x38
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
 800b00a:	bf00      	nop
 800b00c:	e000ed04 	.word	0xe000ed04

0800b010 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d10a      	bne.n	800b038 <vQueueDelete+0x28>
	__asm volatile
 800b022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b026:	f383 8811 	msr	BASEPRI, r3
 800b02a:	f3bf 8f6f 	isb	sy
 800b02e:	f3bf 8f4f 	dsb	sy
 800b032:	60bb      	str	r3, [r7, #8]
}
 800b034:	bf00      	nop
 800b036:	e7fe      	b.n	800b036 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b038:	68f8      	ldr	r0, [r7, #12]
 800b03a:	f000 f95f 	bl	800b2fc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b044:	2b00      	cmp	r3, #0
 800b046:	d102      	bne.n	800b04e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800b048:	68f8      	ldr	r0, [r7, #12]
 800b04a:	f002 fac1 	bl	800d5d0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800b04e:	bf00      	nop
 800b050:	3710      	adds	r7, #16
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}

0800b056 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b056:	b480      	push	{r7}
 800b058:	b085      	sub	sp, #20
 800b05a:	af00      	add	r7, sp, #0
 800b05c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b062:	2b00      	cmp	r3, #0
 800b064:	d006      	beq.n	800b074 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800b070:	60fb      	str	r3, [r7, #12]
 800b072:	e001      	b.n	800b078 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b074:	2300      	movs	r3, #0
 800b076:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b078:	68fb      	ldr	r3, [r7, #12]
	}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3714      	adds	r7, #20
 800b07e:	46bd      	mov	sp, r7
 800b080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b084:	4770      	bx	lr

0800b086 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b086:	b580      	push	{r7, lr}
 800b088:	b086      	sub	sp, #24
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	60f8      	str	r0, [r7, #12]
 800b08e:	60b9      	str	r1, [r7, #8]
 800b090:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b092:	2300      	movs	r3, #0
 800b094:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b09a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d10d      	bne.n	800b0c0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d14d      	bne.n	800b148 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	689b      	ldr	r3, [r3, #8]
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	f001 f837 	bl	800c124 <xTaskPriorityDisinherit>
 800b0b6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	609a      	str	r2, [r3, #8]
 800b0be:	e043      	b.n	800b148 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d119      	bne.n	800b0fa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	6858      	ldr	r0, [r3, #4]
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ce:	461a      	mov	r2, r3
 800b0d0:	68b9      	ldr	r1, [r7, #8]
 800b0d2:	f004 fa79 	bl	800f5c8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	685a      	ldr	r2, [r3, #4]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0de:	441a      	add	r2, r3
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	685a      	ldr	r2, [r3, #4]
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	689b      	ldr	r3, [r3, #8]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d32b      	bcc.n	800b148 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	605a      	str	r2, [r3, #4]
 800b0f8:	e026      	b.n	800b148 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	68d8      	ldr	r0, [r3, #12]
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b102:	461a      	mov	r2, r3
 800b104:	68b9      	ldr	r1, [r7, #8]
 800b106:	f004 fa5f 	bl	800f5c8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	68da      	ldr	r2, [r3, #12]
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b112:	425b      	negs	r3, r3
 800b114:	441a      	add	r2, r3
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	68da      	ldr	r2, [r3, #12]
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	429a      	cmp	r2, r3
 800b124:	d207      	bcs.n	800b136 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	689a      	ldr	r2, [r3, #8]
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b12e:	425b      	negs	r3, r3
 800b130:	441a      	add	r2, r3
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2b02      	cmp	r3, #2
 800b13a:	d105      	bne.n	800b148 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d002      	beq.n	800b148 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	3b01      	subs	r3, #1
 800b146:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	1c5a      	adds	r2, r3, #1
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b150:	697b      	ldr	r3, [r7, #20]
}
 800b152:	4618      	mov	r0, r3
 800b154:	3718      	adds	r7, #24
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}

0800b15a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b15a:	b580      	push	{r7, lr}
 800b15c:	b082      	sub	sp, #8
 800b15e:	af00      	add	r7, sp, #0
 800b160:	6078      	str	r0, [r7, #4]
 800b162:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d018      	beq.n	800b19e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	68da      	ldr	r2, [r3, #12]
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b174:	441a      	add	r2, r3
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	68da      	ldr	r2, [r3, #12]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	689b      	ldr	r3, [r3, #8]
 800b182:	429a      	cmp	r2, r3
 800b184:	d303      	bcc.n	800b18e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	68d9      	ldr	r1, [r3, #12]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b196:	461a      	mov	r2, r3
 800b198:	6838      	ldr	r0, [r7, #0]
 800b19a:	f004 fa15 	bl	800f5c8 <memcpy>
	}
}
 800b19e:	bf00      	nop
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}

0800b1a6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b1a6:	b580      	push	{r7, lr}
 800b1a8:	b084      	sub	sp, #16
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b1ae:	f002 f821 	bl	800d1f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b1b8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b1ba:	e011      	b.n	800b1e0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d012      	beq.n	800b1ea <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	3324      	adds	r3, #36	; 0x24
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f000 fd67 	bl	800bc9c <xTaskRemoveFromEventList>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d001      	beq.n	800b1d8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b1d4:	f000 fe3e 	bl	800be54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
 800b1da:	3b01      	subs	r3, #1
 800b1dc:	b2db      	uxtb	r3, r3
 800b1de:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b1e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	dce9      	bgt.n	800b1bc <prvUnlockQueue+0x16>
 800b1e8:	e000      	b.n	800b1ec <prvUnlockQueue+0x46>
					break;
 800b1ea:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	22ff      	movs	r2, #255	; 0xff
 800b1f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b1f4:	f002 f82e 	bl	800d254 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b1f8:	f001 fffc 	bl	800d1f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b202:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b204:	e011      	b.n	800b22a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	691b      	ldr	r3, [r3, #16]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d012      	beq.n	800b234 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	3310      	adds	r3, #16
 800b212:	4618      	mov	r0, r3
 800b214:	f000 fd42 	bl	800bc9c <xTaskRemoveFromEventList>
 800b218:	4603      	mov	r3, r0
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d001      	beq.n	800b222 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b21e:	f000 fe19 	bl	800be54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b222:	7bbb      	ldrb	r3, [r7, #14]
 800b224:	3b01      	subs	r3, #1
 800b226:	b2db      	uxtb	r3, r3
 800b228:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b22a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	dce9      	bgt.n	800b206 <prvUnlockQueue+0x60>
 800b232:	e000      	b.n	800b236 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b234:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	22ff      	movs	r2, #255	; 0xff
 800b23a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b23e:	f002 f809 	bl	800d254 <vPortExitCritical>
}
 800b242:	bf00      	nop
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b084      	sub	sp, #16
 800b24e:	af00      	add	r7, sp, #0
 800b250:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b252:	f001 ffcf 	bl	800d1f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d102      	bne.n	800b264 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b25e:	2301      	movs	r3, #1
 800b260:	60fb      	str	r3, [r7, #12]
 800b262:	e001      	b.n	800b268 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b264:	2300      	movs	r3, #0
 800b266:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b268:	f001 fff4 	bl	800d254 <vPortExitCritical>

	return xReturn;
 800b26c:	68fb      	ldr	r3, [r7, #12]
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3710      	adds	r7, #16
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}

0800b276 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b276:	b580      	push	{r7, lr}
 800b278:	b084      	sub	sp, #16
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b27e:	f001 ffb9 	bl	800d1f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b28a:	429a      	cmp	r2, r3
 800b28c:	d102      	bne.n	800b294 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b28e:	2301      	movs	r3, #1
 800b290:	60fb      	str	r3, [r7, #12]
 800b292:	e001      	b.n	800b298 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b294:	2300      	movs	r3, #0
 800b296:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b298:	f001 ffdc 	bl	800d254 <vPortExitCritical>

	return xReturn;
 800b29c:	68fb      	ldr	r3, [r7, #12]
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3710      	adds	r7, #16
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
	...

0800b2a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b085      	sub	sp, #20
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	60fb      	str	r3, [r7, #12]
 800b2b6:	e014      	b.n	800b2e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b2b8:	4a0f      	ldr	r2, [pc, #60]	; (800b2f8 <vQueueAddToRegistry+0x50>)
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d10b      	bne.n	800b2dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b2c4:	490c      	ldr	r1, [pc, #48]	; (800b2f8 <vQueueAddToRegistry+0x50>)
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	683a      	ldr	r2, [r7, #0]
 800b2ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b2ce:	4a0a      	ldr	r2, [pc, #40]	; (800b2f8 <vQueueAddToRegistry+0x50>)
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	00db      	lsls	r3, r3, #3
 800b2d4:	4413      	add	r3, r2
 800b2d6:	687a      	ldr	r2, [r7, #4]
 800b2d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b2da:	e006      	b.n	800b2ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	3301      	adds	r3, #1
 800b2e0:	60fb      	str	r3, [r7, #12]
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2b07      	cmp	r3, #7
 800b2e6:	d9e7      	bls.n	800b2b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b2e8:	bf00      	nop
 800b2ea:	bf00      	nop
 800b2ec:	3714      	adds	r7, #20
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f4:	4770      	bx	lr
 800b2f6:	bf00      	nop
 800b2f8:	20000e74 	.word	0x20000e74

0800b2fc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b085      	sub	sp, #20
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b304:	2300      	movs	r3, #0
 800b306:	60fb      	str	r3, [r7, #12]
 800b308:	e016      	b.n	800b338 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b30a:	4a10      	ldr	r2, [pc, #64]	; (800b34c <vQueueUnregisterQueue+0x50>)
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	00db      	lsls	r3, r3, #3
 800b310:	4413      	add	r3, r2
 800b312:	685b      	ldr	r3, [r3, #4]
 800b314:	687a      	ldr	r2, [r7, #4]
 800b316:	429a      	cmp	r2, r3
 800b318:	d10b      	bne.n	800b332 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b31a:	4a0c      	ldr	r2, [pc, #48]	; (800b34c <vQueueUnregisterQueue+0x50>)
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2100      	movs	r1, #0
 800b320:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b324:	4a09      	ldr	r2, [pc, #36]	; (800b34c <vQueueUnregisterQueue+0x50>)
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	00db      	lsls	r3, r3, #3
 800b32a:	4413      	add	r3, r2
 800b32c:	2200      	movs	r2, #0
 800b32e:	605a      	str	r2, [r3, #4]
				break;
 800b330:	e006      	b.n	800b340 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	3301      	adds	r3, #1
 800b336:	60fb      	str	r3, [r7, #12]
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	2b07      	cmp	r3, #7
 800b33c:	d9e5      	bls.n	800b30a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b33e:	bf00      	nop
 800b340:	bf00      	nop
 800b342:	3714      	adds	r7, #20
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr
 800b34c:	20000e74 	.word	0x20000e74

0800b350 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b350:	b580      	push	{r7, lr}
 800b352:	b086      	sub	sp, #24
 800b354:	af00      	add	r7, sp, #0
 800b356:	60f8      	str	r0, [r7, #12]
 800b358:	60b9      	str	r1, [r7, #8]
 800b35a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b360:	f001 ff48 	bl	800d1f4 <vPortEnterCritical>
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b36a:	b25b      	sxtb	r3, r3
 800b36c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b370:	d103      	bne.n	800b37a <vQueueWaitForMessageRestricted+0x2a>
 800b372:	697b      	ldr	r3, [r7, #20]
 800b374:	2200      	movs	r2, #0
 800b376:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b380:	b25b      	sxtb	r3, r3
 800b382:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b386:	d103      	bne.n	800b390 <vQueueWaitForMessageRestricted+0x40>
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	2200      	movs	r2, #0
 800b38c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b390:	f001 ff60 	bl	800d254 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d106      	bne.n	800b3aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	3324      	adds	r3, #36	; 0x24
 800b3a0:	687a      	ldr	r2, [r7, #4]
 800b3a2:	68b9      	ldr	r1, [r7, #8]
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	f000 fc4d 	bl	800bc44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b3aa:	6978      	ldr	r0, [r7, #20]
 800b3ac:	f7ff fefb 	bl	800b1a6 <prvUnlockQueue>
	}
 800b3b0:	bf00      	nop
 800b3b2:	3718      	adds	r7, #24
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b08e      	sub	sp, #56	; 0x38
 800b3bc:	af04      	add	r7, sp, #16
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	607a      	str	r2, [r7, #4]
 800b3c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b3c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d10a      	bne.n	800b3e2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b3cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d0:	f383 8811 	msr	BASEPRI, r3
 800b3d4:	f3bf 8f6f 	isb	sy
 800b3d8:	f3bf 8f4f 	dsb	sy
 800b3dc:	623b      	str	r3, [r7, #32]
}
 800b3de:	bf00      	nop
 800b3e0:	e7fe      	b.n	800b3e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b3e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d10a      	bne.n	800b3fe <xTaskCreateStatic+0x46>
	__asm volatile
 800b3e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ec:	f383 8811 	msr	BASEPRI, r3
 800b3f0:	f3bf 8f6f 	isb	sy
 800b3f4:	f3bf 8f4f 	dsb	sy
 800b3f8:	61fb      	str	r3, [r7, #28]
}
 800b3fa:	bf00      	nop
 800b3fc:	e7fe      	b.n	800b3fc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b3fe:	235c      	movs	r3, #92	; 0x5c
 800b400:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	2b5c      	cmp	r3, #92	; 0x5c
 800b406:	d00a      	beq.n	800b41e <xTaskCreateStatic+0x66>
	__asm volatile
 800b408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40c:	f383 8811 	msr	BASEPRI, r3
 800b410:	f3bf 8f6f 	isb	sy
 800b414:	f3bf 8f4f 	dsb	sy
 800b418:	61bb      	str	r3, [r7, #24]
}
 800b41a:	bf00      	nop
 800b41c:	e7fe      	b.n	800b41c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b41e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b422:	2b00      	cmp	r3, #0
 800b424:	d01e      	beq.n	800b464 <xTaskCreateStatic+0xac>
 800b426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d01b      	beq.n	800b464 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b42c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b42e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b432:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b434:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b438:	2202      	movs	r2, #2
 800b43a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b43e:	2300      	movs	r3, #0
 800b440:	9303      	str	r3, [sp, #12]
 800b442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b444:	9302      	str	r3, [sp, #8]
 800b446:	f107 0314 	add.w	r3, r7, #20
 800b44a:	9301      	str	r3, [sp, #4]
 800b44c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b44e:	9300      	str	r3, [sp, #0]
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	68b9      	ldr	r1, [r7, #8]
 800b456:	68f8      	ldr	r0, [r7, #12]
 800b458:	f000 f850 	bl	800b4fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b45c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b45e:	f000 f8dd 	bl	800b61c <prvAddNewTaskToReadyList>
 800b462:	e001      	b.n	800b468 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b464:	2300      	movs	r3, #0
 800b466:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b468:	697b      	ldr	r3, [r7, #20]
	}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3728      	adds	r7, #40	; 0x28
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b472:	b580      	push	{r7, lr}
 800b474:	b08c      	sub	sp, #48	; 0x30
 800b476:	af04      	add	r7, sp, #16
 800b478:	60f8      	str	r0, [r7, #12]
 800b47a:	60b9      	str	r1, [r7, #8]
 800b47c:	603b      	str	r3, [r7, #0]
 800b47e:	4613      	mov	r3, r2
 800b480:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b482:	88fb      	ldrh	r3, [r7, #6]
 800b484:	009b      	lsls	r3, r3, #2
 800b486:	4618      	mov	r0, r3
 800b488:	f001 ffd6 	bl	800d438 <pvPortMalloc>
 800b48c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d00e      	beq.n	800b4b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b494:	205c      	movs	r0, #92	; 0x5c
 800b496:	f001 ffcf 	bl	800d438 <pvPortMalloc>
 800b49a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b49c:	69fb      	ldr	r3, [r7, #28]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d003      	beq.n	800b4aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b4a2:	69fb      	ldr	r3, [r7, #28]
 800b4a4:	697a      	ldr	r2, [r7, #20]
 800b4a6:	631a      	str	r2, [r3, #48]	; 0x30
 800b4a8:	e005      	b.n	800b4b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b4aa:	6978      	ldr	r0, [r7, #20]
 800b4ac:	f002 f890 	bl	800d5d0 <vPortFree>
 800b4b0:	e001      	b.n	800b4b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b4b6:	69fb      	ldr	r3, [r7, #28]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d017      	beq.n	800b4ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b4bc:	69fb      	ldr	r3, [r7, #28]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b4c4:	88fa      	ldrh	r2, [r7, #6]
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	9303      	str	r3, [sp, #12]
 800b4ca:	69fb      	ldr	r3, [r7, #28]
 800b4cc:	9302      	str	r3, [sp, #8]
 800b4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4d0:	9301      	str	r3, [sp, #4]
 800b4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4d4:	9300      	str	r3, [sp, #0]
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	68b9      	ldr	r1, [r7, #8]
 800b4da:	68f8      	ldr	r0, [r7, #12]
 800b4dc:	f000 f80e 	bl	800b4fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b4e0:	69f8      	ldr	r0, [r7, #28]
 800b4e2:	f000 f89b 	bl	800b61c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	61bb      	str	r3, [r7, #24]
 800b4ea:	e002      	b.n	800b4f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b4ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b4f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b4f2:	69bb      	ldr	r3, [r7, #24]
	}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3720      	adds	r7, #32
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}

0800b4fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b088      	sub	sp, #32
 800b500:	af00      	add	r7, sp, #0
 800b502:	60f8      	str	r0, [r7, #12]
 800b504:	60b9      	str	r1, [r7, #8]
 800b506:	607a      	str	r2, [r7, #4]
 800b508:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b50a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b50c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	009b      	lsls	r3, r3, #2
 800b512:	461a      	mov	r2, r3
 800b514:	21a5      	movs	r1, #165	; 0xa5
 800b516:	f004 f82b 	bl	800f570 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b51a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b51c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b524:	3b01      	subs	r3, #1
 800b526:	009b      	lsls	r3, r3, #2
 800b528:	4413      	add	r3, r2
 800b52a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b52c:	69bb      	ldr	r3, [r7, #24]
 800b52e:	f023 0307 	bic.w	r3, r3, #7
 800b532:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b534:	69bb      	ldr	r3, [r7, #24]
 800b536:	f003 0307 	and.w	r3, r3, #7
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d00a      	beq.n	800b554 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b542:	f383 8811 	msr	BASEPRI, r3
 800b546:	f3bf 8f6f 	isb	sy
 800b54a:	f3bf 8f4f 	dsb	sy
 800b54e:	617b      	str	r3, [r7, #20]
}
 800b550:	bf00      	nop
 800b552:	e7fe      	b.n	800b552 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d01f      	beq.n	800b59a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b55a:	2300      	movs	r3, #0
 800b55c:	61fb      	str	r3, [r7, #28]
 800b55e:	e012      	b.n	800b586 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b560:	68ba      	ldr	r2, [r7, #8]
 800b562:	69fb      	ldr	r3, [r7, #28]
 800b564:	4413      	add	r3, r2
 800b566:	7819      	ldrb	r1, [r3, #0]
 800b568:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b56a:	69fb      	ldr	r3, [r7, #28]
 800b56c:	4413      	add	r3, r2
 800b56e:	3334      	adds	r3, #52	; 0x34
 800b570:	460a      	mov	r2, r1
 800b572:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b574:	68ba      	ldr	r2, [r7, #8]
 800b576:	69fb      	ldr	r3, [r7, #28]
 800b578:	4413      	add	r3, r2
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d006      	beq.n	800b58e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b580:	69fb      	ldr	r3, [r7, #28]
 800b582:	3301      	adds	r3, #1
 800b584:	61fb      	str	r3, [r7, #28]
 800b586:	69fb      	ldr	r3, [r7, #28]
 800b588:	2b0f      	cmp	r3, #15
 800b58a:	d9e9      	bls.n	800b560 <prvInitialiseNewTask+0x64>
 800b58c:	e000      	b.n	800b590 <prvInitialiseNewTask+0x94>
			{
				break;
 800b58e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b592:	2200      	movs	r2, #0
 800b594:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b598:	e003      	b.n	800b5a2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b59a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59c:	2200      	movs	r2, #0
 800b59e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b5a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5a4:	2b37      	cmp	r3, #55	; 0x37
 800b5a6:	d901      	bls.n	800b5ac <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b5a8:	2337      	movs	r3, #55	; 0x37
 800b5aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b5b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5b6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b5b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5c0:	3304      	adds	r3, #4
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f7fe ff61 	bl	800a48a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b5c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ca:	3318      	adds	r3, #24
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f7fe ff5c 	bl	800a48a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5da:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b5e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b5f6:	683a      	ldr	r2, [r7, #0]
 800b5f8:	68f9      	ldr	r1, [r7, #12]
 800b5fa:	69b8      	ldr	r0, [r7, #24]
 800b5fc:	f001 fcca 	bl	800cf94 <pxPortInitialiseStack>
 800b600:	4602      	mov	r2, r0
 800b602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b604:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d002      	beq.n	800b612 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b60c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b60e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b610:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b612:	bf00      	nop
 800b614:	3720      	adds	r7, #32
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
	...

0800b61c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b082      	sub	sp, #8
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b624:	f001 fde6 	bl	800d1f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b628:	4b2d      	ldr	r3, [pc, #180]	; (800b6e0 <prvAddNewTaskToReadyList+0xc4>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	3301      	adds	r3, #1
 800b62e:	4a2c      	ldr	r2, [pc, #176]	; (800b6e0 <prvAddNewTaskToReadyList+0xc4>)
 800b630:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b632:	4b2c      	ldr	r3, [pc, #176]	; (800b6e4 <prvAddNewTaskToReadyList+0xc8>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d109      	bne.n	800b64e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b63a:	4a2a      	ldr	r2, [pc, #168]	; (800b6e4 <prvAddNewTaskToReadyList+0xc8>)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b640:	4b27      	ldr	r3, [pc, #156]	; (800b6e0 <prvAddNewTaskToReadyList+0xc4>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	2b01      	cmp	r3, #1
 800b646:	d110      	bne.n	800b66a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b648:	f000 fc28 	bl	800be9c <prvInitialiseTaskLists>
 800b64c:	e00d      	b.n	800b66a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b64e:	4b26      	ldr	r3, [pc, #152]	; (800b6e8 <prvAddNewTaskToReadyList+0xcc>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d109      	bne.n	800b66a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b656:	4b23      	ldr	r3, [pc, #140]	; (800b6e4 <prvAddNewTaskToReadyList+0xc8>)
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b660:	429a      	cmp	r2, r3
 800b662:	d802      	bhi.n	800b66a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b664:	4a1f      	ldr	r2, [pc, #124]	; (800b6e4 <prvAddNewTaskToReadyList+0xc8>)
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b66a:	4b20      	ldr	r3, [pc, #128]	; (800b6ec <prvAddNewTaskToReadyList+0xd0>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	3301      	adds	r3, #1
 800b670:	4a1e      	ldr	r2, [pc, #120]	; (800b6ec <prvAddNewTaskToReadyList+0xd0>)
 800b672:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b674:	4b1d      	ldr	r3, [pc, #116]	; (800b6ec <prvAddNewTaskToReadyList+0xd0>)
 800b676:	681a      	ldr	r2, [r3, #0]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b680:	4b1b      	ldr	r3, [pc, #108]	; (800b6f0 <prvAddNewTaskToReadyList+0xd4>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	429a      	cmp	r2, r3
 800b686:	d903      	bls.n	800b690 <prvAddNewTaskToReadyList+0x74>
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b68c:	4a18      	ldr	r2, [pc, #96]	; (800b6f0 <prvAddNewTaskToReadyList+0xd4>)
 800b68e:	6013      	str	r3, [r2, #0]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b694:	4613      	mov	r3, r2
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	4413      	add	r3, r2
 800b69a:	009b      	lsls	r3, r3, #2
 800b69c:	4a15      	ldr	r2, [pc, #84]	; (800b6f4 <prvAddNewTaskToReadyList+0xd8>)
 800b69e:	441a      	add	r2, r3
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	3304      	adds	r3, #4
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	4610      	mov	r0, r2
 800b6a8:	f7fe fefc 	bl	800a4a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b6ac:	f001 fdd2 	bl	800d254 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b6b0:	4b0d      	ldr	r3, [pc, #52]	; (800b6e8 <prvAddNewTaskToReadyList+0xcc>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d00e      	beq.n	800b6d6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b6b8:	4b0a      	ldr	r3, [pc, #40]	; (800b6e4 <prvAddNewTaskToReadyList+0xc8>)
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6c2:	429a      	cmp	r2, r3
 800b6c4:	d207      	bcs.n	800b6d6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b6c6:	4b0c      	ldr	r3, [pc, #48]	; (800b6f8 <prvAddNewTaskToReadyList+0xdc>)
 800b6c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6cc:	601a      	str	r2, [r3, #0]
 800b6ce:	f3bf 8f4f 	dsb	sy
 800b6d2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6d6:	bf00      	nop
 800b6d8:	3708      	adds	r7, #8
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}
 800b6de:	bf00      	nop
 800b6e0:	20001388 	.word	0x20001388
 800b6e4:	20000eb4 	.word	0x20000eb4
 800b6e8:	20001394 	.word	0x20001394
 800b6ec:	200013a4 	.word	0x200013a4
 800b6f0:	20001390 	.word	0x20001390
 800b6f4:	20000eb8 	.word	0x20000eb8
 800b6f8:	e000ed04 	.word	0xe000ed04

0800b6fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b084      	sub	sp, #16
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b704:	2300      	movs	r3, #0
 800b706:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d017      	beq.n	800b73e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b70e:	4b13      	ldr	r3, [pc, #76]	; (800b75c <vTaskDelay+0x60>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d00a      	beq.n	800b72c <vTaskDelay+0x30>
	__asm volatile
 800b716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b71a:	f383 8811 	msr	BASEPRI, r3
 800b71e:	f3bf 8f6f 	isb	sy
 800b722:	f3bf 8f4f 	dsb	sy
 800b726:	60bb      	str	r3, [r7, #8]
}
 800b728:	bf00      	nop
 800b72a:	e7fe      	b.n	800b72a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b72c:	f000 f880 	bl	800b830 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b730:	2100      	movs	r1, #0
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f001 f830 	bl	800c798 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b738:	f000 f888 	bl	800b84c <xTaskResumeAll>
 800b73c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d107      	bne.n	800b754 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b744:	4b06      	ldr	r3, [pc, #24]	; (800b760 <vTaskDelay+0x64>)
 800b746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b74a:	601a      	str	r2, [r3, #0]
 800b74c:	f3bf 8f4f 	dsb	sy
 800b750:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b754:	bf00      	nop
 800b756:	3710      	adds	r7, #16
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}
 800b75c:	200013b0 	.word	0x200013b0
 800b760:	e000ed04 	.word	0xe000ed04

0800b764 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b08a      	sub	sp, #40	; 0x28
 800b768:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b76a:	2300      	movs	r3, #0
 800b76c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b76e:	2300      	movs	r3, #0
 800b770:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b772:	463a      	mov	r2, r7
 800b774:	1d39      	adds	r1, r7, #4
 800b776:	f107 0308 	add.w	r3, r7, #8
 800b77a:	4618      	mov	r0, r3
 800b77c:	f7fe fde0 	bl	800a340 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b780:	6839      	ldr	r1, [r7, #0]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	68ba      	ldr	r2, [r7, #8]
 800b786:	9202      	str	r2, [sp, #8]
 800b788:	9301      	str	r3, [sp, #4]
 800b78a:	2300      	movs	r3, #0
 800b78c:	9300      	str	r3, [sp, #0]
 800b78e:	2300      	movs	r3, #0
 800b790:	460a      	mov	r2, r1
 800b792:	4921      	ldr	r1, [pc, #132]	; (800b818 <vTaskStartScheduler+0xb4>)
 800b794:	4821      	ldr	r0, [pc, #132]	; (800b81c <vTaskStartScheduler+0xb8>)
 800b796:	f7ff fe0f 	bl	800b3b8 <xTaskCreateStatic>
 800b79a:	4603      	mov	r3, r0
 800b79c:	4a20      	ldr	r2, [pc, #128]	; (800b820 <vTaskStartScheduler+0xbc>)
 800b79e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b7a0:	4b1f      	ldr	r3, [pc, #124]	; (800b820 <vTaskStartScheduler+0xbc>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d002      	beq.n	800b7ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	617b      	str	r3, [r7, #20]
 800b7ac:	e001      	b.n	800b7b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b7b2:	697b      	ldr	r3, [r7, #20]
 800b7b4:	2b01      	cmp	r3, #1
 800b7b6:	d102      	bne.n	800b7be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b7b8:	f001 f842 	bl	800c840 <xTimerCreateTimerTask>
 800b7bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d116      	bne.n	800b7f2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c8:	f383 8811 	msr	BASEPRI, r3
 800b7cc:	f3bf 8f6f 	isb	sy
 800b7d0:	f3bf 8f4f 	dsb	sy
 800b7d4:	613b      	str	r3, [r7, #16]
}
 800b7d6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b7d8:	4b12      	ldr	r3, [pc, #72]	; (800b824 <vTaskStartScheduler+0xc0>)
 800b7da:	f04f 32ff 	mov.w	r2, #4294967295
 800b7de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b7e0:	4b11      	ldr	r3, [pc, #68]	; (800b828 <vTaskStartScheduler+0xc4>)
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b7e6:	4b11      	ldr	r3, [pc, #68]	; (800b82c <vTaskStartScheduler+0xc8>)
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b7ec:	f001 fc60 	bl	800d0b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b7f0:	e00e      	b.n	800b810 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7f8:	d10a      	bne.n	800b810 <vTaskStartScheduler+0xac>
	__asm volatile
 800b7fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fe:	f383 8811 	msr	BASEPRI, r3
 800b802:	f3bf 8f6f 	isb	sy
 800b806:	f3bf 8f4f 	dsb	sy
 800b80a:	60fb      	str	r3, [r7, #12]
}
 800b80c:	bf00      	nop
 800b80e:	e7fe      	b.n	800b80e <vTaskStartScheduler+0xaa>
}
 800b810:	bf00      	nop
 800b812:	3718      	adds	r7, #24
 800b814:	46bd      	mov	sp, r7
 800b816:	bd80      	pop	{r7, pc}
 800b818:	0800f65c 	.word	0x0800f65c
 800b81c:	0800be6d 	.word	0x0800be6d
 800b820:	200013ac 	.word	0x200013ac
 800b824:	200013a8 	.word	0x200013a8
 800b828:	20001394 	.word	0x20001394
 800b82c:	2000138c 	.word	0x2000138c

0800b830 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b830:	b480      	push	{r7}
 800b832:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b834:	4b04      	ldr	r3, [pc, #16]	; (800b848 <vTaskSuspendAll+0x18>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	3301      	adds	r3, #1
 800b83a:	4a03      	ldr	r2, [pc, #12]	; (800b848 <vTaskSuspendAll+0x18>)
 800b83c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b83e:	bf00      	nop
 800b840:	46bd      	mov	sp, r7
 800b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b846:	4770      	bx	lr
 800b848:	200013b0 	.word	0x200013b0

0800b84c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b084      	sub	sp, #16
 800b850:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b852:	2300      	movs	r3, #0
 800b854:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b856:	2300      	movs	r3, #0
 800b858:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b85a:	4b42      	ldr	r3, [pc, #264]	; (800b964 <xTaskResumeAll+0x118>)
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d10a      	bne.n	800b878 <xTaskResumeAll+0x2c>
	__asm volatile
 800b862:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b866:	f383 8811 	msr	BASEPRI, r3
 800b86a:	f3bf 8f6f 	isb	sy
 800b86e:	f3bf 8f4f 	dsb	sy
 800b872:	603b      	str	r3, [r7, #0]
}
 800b874:	bf00      	nop
 800b876:	e7fe      	b.n	800b876 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b878:	f001 fcbc 	bl	800d1f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b87c:	4b39      	ldr	r3, [pc, #228]	; (800b964 <xTaskResumeAll+0x118>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	3b01      	subs	r3, #1
 800b882:	4a38      	ldr	r2, [pc, #224]	; (800b964 <xTaskResumeAll+0x118>)
 800b884:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b886:	4b37      	ldr	r3, [pc, #220]	; (800b964 <xTaskResumeAll+0x118>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d162      	bne.n	800b954 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b88e:	4b36      	ldr	r3, [pc, #216]	; (800b968 <xTaskResumeAll+0x11c>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d05e      	beq.n	800b954 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b896:	e02f      	b.n	800b8f8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b898:	4b34      	ldr	r3, [pc, #208]	; (800b96c <xTaskResumeAll+0x120>)
 800b89a:	68db      	ldr	r3, [r3, #12]
 800b89c:	68db      	ldr	r3, [r3, #12]
 800b89e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	3318      	adds	r3, #24
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	f7fe fe5a 	bl	800a55e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	3304      	adds	r3, #4
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f7fe fe55 	bl	800a55e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8b8:	4b2d      	ldr	r3, [pc, #180]	; (800b970 <xTaskResumeAll+0x124>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	d903      	bls.n	800b8c8 <xTaskResumeAll+0x7c>
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8c4:	4a2a      	ldr	r2, [pc, #168]	; (800b970 <xTaskResumeAll+0x124>)
 800b8c6:	6013      	str	r3, [r2, #0]
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8cc:	4613      	mov	r3, r2
 800b8ce:	009b      	lsls	r3, r3, #2
 800b8d0:	4413      	add	r3, r2
 800b8d2:	009b      	lsls	r3, r3, #2
 800b8d4:	4a27      	ldr	r2, [pc, #156]	; (800b974 <xTaskResumeAll+0x128>)
 800b8d6:	441a      	add	r2, r3
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	3304      	adds	r3, #4
 800b8dc:	4619      	mov	r1, r3
 800b8de:	4610      	mov	r0, r2
 800b8e0:	f7fe fde0 	bl	800a4a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8e8:	4b23      	ldr	r3, [pc, #140]	; (800b978 <xTaskResumeAll+0x12c>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8ee:	429a      	cmp	r2, r3
 800b8f0:	d302      	bcc.n	800b8f8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b8f2:	4b22      	ldr	r3, [pc, #136]	; (800b97c <xTaskResumeAll+0x130>)
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8f8:	4b1c      	ldr	r3, [pc, #112]	; (800b96c <xTaskResumeAll+0x120>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d1cb      	bne.n	800b898 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d001      	beq.n	800b90a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b906:	f000 fb67 	bl	800bfd8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b90a:	4b1d      	ldr	r3, [pc, #116]	; (800b980 <xTaskResumeAll+0x134>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d010      	beq.n	800b938 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b916:	f000 f859 	bl	800b9cc <xTaskIncrementTick>
 800b91a:	4603      	mov	r3, r0
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d002      	beq.n	800b926 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b920:	4b16      	ldr	r3, [pc, #88]	; (800b97c <xTaskResumeAll+0x130>)
 800b922:	2201      	movs	r2, #1
 800b924:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	3b01      	subs	r3, #1
 800b92a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d1f1      	bne.n	800b916 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b932:	4b13      	ldr	r3, [pc, #76]	; (800b980 <xTaskResumeAll+0x134>)
 800b934:	2200      	movs	r2, #0
 800b936:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b938:	4b10      	ldr	r3, [pc, #64]	; (800b97c <xTaskResumeAll+0x130>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d009      	beq.n	800b954 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b940:	2301      	movs	r3, #1
 800b942:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b944:	4b0f      	ldr	r3, [pc, #60]	; (800b984 <xTaskResumeAll+0x138>)
 800b946:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b94a:	601a      	str	r2, [r3, #0]
 800b94c:	f3bf 8f4f 	dsb	sy
 800b950:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b954:	f001 fc7e 	bl	800d254 <vPortExitCritical>

	return xAlreadyYielded;
 800b958:	68bb      	ldr	r3, [r7, #8]
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	3710      	adds	r7, #16
 800b95e:	46bd      	mov	sp, r7
 800b960:	bd80      	pop	{r7, pc}
 800b962:	bf00      	nop
 800b964:	200013b0 	.word	0x200013b0
 800b968:	20001388 	.word	0x20001388
 800b96c:	20001348 	.word	0x20001348
 800b970:	20001390 	.word	0x20001390
 800b974:	20000eb8 	.word	0x20000eb8
 800b978:	20000eb4 	.word	0x20000eb4
 800b97c:	2000139c 	.word	0x2000139c
 800b980:	20001398 	.word	0x20001398
 800b984:	e000ed04 	.word	0xe000ed04

0800b988 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b98e:	4b05      	ldr	r3, [pc, #20]	; (800b9a4 <xTaskGetTickCount+0x1c>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b994:	687b      	ldr	r3, [r7, #4]
}
 800b996:	4618      	mov	r0, r3
 800b998:	370c      	adds	r7, #12
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	2000138c 	.word	0x2000138c

0800b9a8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b082      	sub	sp, #8
 800b9ac:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b9ae:	f001 fd03 	bl	800d3b8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b9b6:	4b04      	ldr	r3, [pc, #16]	; (800b9c8 <xTaskGetTickCountFromISR+0x20>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b9bc:	683b      	ldr	r3, [r7, #0]
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3708      	adds	r7, #8
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}
 800b9c6:	bf00      	nop
 800b9c8:	2000138c 	.word	0x2000138c

0800b9cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b086      	sub	sp, #24
 800b9d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9d6:	4b4f      	ldr	r3, [pc, #316]	; (800bb14 <xTaskIncrementTick+0x148>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	f040 808f 	bne.w	800bafe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b9e0:	4b4d      	ldr	r3, [pc, #308]	; (800bb18 <xTaskIncrementTick+0x14c>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	3301      	adds	r3, #1
 800b9e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b9e8:	4a4b      	ldr	r2, [pc, #300]	; (800bb18 <xTaskIncrementTick+0x14c>)
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b9ee:	693b      	ldr	r3, [r7, #16]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d120      	bne.n	800ba36 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b9f4:	4b49      	ldr	r3, [pc, #292]	; (800bb1c <xTaskIncrementTick+0x150>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d00a      	beq.n	800ba14 <xTaskIncrementTick+0x48>
	__asm volatile
 800b9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba02:	f383 8811 	msr	BASEPRI, r3
 800ba06:	f3bf 8f6f 	isb	sy
 800ba0a:	f3bf 8f4f 	dsb	sy
 800ba0e:	603b      	str	r3, [r7, #0]
}
 800ba10:	bf00      	nop
 800ba12:	e7fe      	b.n	800ba12 <xTaskIncrementTick+0x46>
 800ba14:	4b41      	ldr	r3, [pc, #260]	; (800bb1c <xTaskIncrementTick+0x150>)
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	60fb      	str	r3, [r7, #12]
 800ba1a:	4b41      	ldr	r3, [pc, #260]	; (800bb20 <xTaskIncrementTick+0x154>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	4a3f      	ldr	r2, [pc, #252]	; (800bb1c <xTaskIncrementTick+0x150>)
 800ba20:	6013      	str	r3, [r2, #0]
 800ba22:	4a3f      	ldr	r2, [pc, #252]	; (800bb20 <xTaskIncrementTick+0x154>)
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	6013      	str	r3, [r2, #0]
 800ba28:	4b3e      	ldr	r3, [pc, #248]	; (800bb24 <xTaskIncrementTick+0x158>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	3301      	adds	r3, #1
 800ba2e:	4a3d      	ldr	r2, [pc, #244]	; (800bb24 <xTaskIncrementTick+0x158>)
 800ba30:	6013      	str	r3, [r2, #0]
 800ba32:	f000 fad1 	bl	800bfd8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ba36:	4b3c      	ldr	r3, [pc, #240]	; (800bb28 <xTaskIncrementTick+0x15c>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	693a      	ldr	r2, [r7, #16]
 800ba3c:	429a      	cmp	r2, r3
 800ba3e:	d349      	bcc.n	800bad4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba40:	4b36      	ldr	r3, [pc, #216]	; (800bb1c <xTaskIncrementTick+0x150>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d104      	bne.n	800ba54 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba4a:	4b37      	ldr	r3, [pc, #220]	; (800bb28 <xTaskIncrementTick+0x15c>)
 800ba4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ba50:	601a      	str	r2, [r3, #0]
					break;
 800ba52:	e03f      	b.n	800bad4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba54:	4b31      	ldr	r3, [pc, #196]	; (800bb1c <xTaskIncrementTick+0x150>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	68db      	ldr	r3, [r3, #12]
 800ba5a:	68db      	ldr	r3, [r3, #12]
 800ba5c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ba5e:	68bb      	ldr	r3, [r7, #8]
 800ba60:	685b      	ldr	r3, [r3, #4]
 800ba62:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ba64:	693a      	ldr	r2, [r7, #16]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	d203      	bcs.n	800ba74 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ba6c:	4a2e      	ldr	r2, [pc, #184]	; (800bb28 <xTaskIncrementTick+0x15c>)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ba72:	e02f      	b.n	800bad4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	3304      	adds	r3, #4
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f7fe fd70 	bl	800a55e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d004      	beq.n	800ba90 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	3318      	adds	r3, #24
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f7fe fd67 	bl	800a55e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ba90:	68bb      	ldr	r3, [r7, #8]
 800ba92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba94:	4b25      	ldr	r3, [pc, #148]	; (800bb2c <xTaskIncrementTick+0x160>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	429a      	cmp	r2, r3
 800ba9a:	d903      	bls.n	800baa4 <xTaskIncrementTick+0xd8>
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baa0:	4a22      	ldr	r2, [pc, #136]	; (800bb2c <xTaskIncrementTick+0x160>)
 800baa2:	6013      	str	r3, [r2, #0]
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baa8:	4613      	mov	r3, r2
 800baaa:	009b      	lsls	r3, r3, #2
 800baac:	4413      	add	r3, r2
 800baae:	009b      	lsls	r3, r3, #2
 800bab0:	4a1f      	ldr	r2, [pc, #124]	; (800bb30 <xTaskIncrementTick+0x164>)
 800bab2:	441a      	add	r2, r3
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	3304      	adds	r3, #4
 800bab8:	4619      	mov	r1, r3
 800baba:	4610      	mov	r0, r2
 800babc:	f7fe fcf2 	bl	800a4a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bac4:	4b1b      	ldr	r3, [pc, #108]	; (800bb34 <xTaskIncrementTick+0x168>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baca:	429a      	cmp	r2, r3
 800bacc:	d3b8      	bcc.n	800ba40 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bace:	2301      	movs	r3, #1
 800bad0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bad2:	e7b5      	b.n	800ba40 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bad4:	4b17      	ldr	r3, [pc, #92]	; (800bb34 <xTaskIncrementTick+0x168>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bada:	4915      	ldr	r1, [pc, #84]	; (800bb30 <xTaskIncrementTick+0x164>)
 800badc:	4613      	mov	r3, r2
 800bade:	009b      	lsls	r3, r3, #2
 800bae0:	4413      	add	r3, r2
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	440b      	add	r3, r1
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	2b01      	cmp	r3, #1
 800baea:	d901      	bls.n	800baf0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800baec:	2301      	movs	r3, #1
 800baee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800baf0:	4b11      	ldr	r3, [pc, #68]	; (800bb38 <xTaskIncrementTick+0x16c>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d007      	beq.n	800bb08 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800baf8:	2301      	movs	r3, #1
 800bafa:	617b      	str	r3, [r7, #20]
 800bafc:	e004      	b.n	800bb08 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bafe:	4b0f      	ldr	r3, [pc, #60]	; (800bb3c <xTaskIncrementTick+0x170>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	3301      	adds	r3, #1
 800bb04:	4a0d      	ldr	r2, [pc, #52]	; (800bb3c <xTaskIncrementTick+0x170>)
 800bb06:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bb08:	697b      	ldr	r3, [r7, #20]
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3718      	adds	r7, #24
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}
 800bb12:	bf00      	nop
 800bb14:	200013b0 	.word	0x200013b0
 800bb18:	2000138c 	.word	0x2000138c
 800bb1c:	20001340 	.word	0x20001340
 800bb20:	20001344 	.word	0x20001344
 800bb24:	200013a0 	.word	0x200013a0
 800bb28:	200013a8 	.word	0x200013a8
 800bb2c:	20001390 	.word	0x20001390
 800bb30:	20000eb8 	.word	0x20000eb8
 800bb34:	20000eb4 	.word	0x20000eb4
 800bb38:	2000139c 	.word	0x2000139c
 800bb3c:	20001398 	.word	0x20001398

0800bb40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bb40:	b480      	push	{r7}
 800bb42:	b085      	sub	sp, #20
 800bb44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bb46:	4b28      	ldr	r3, [pc, #160]	; (800bbe8 <vTaskSwitchContext+0xa8>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d003      	beq.n	800bb56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bb4e:	4b27      	ldr	r3, [pc, #156]	; (800bbec <vTaskSwitchContext+0xac>)
 800bb50:	2201      	movs	r2, #1
 800bb52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bb54:	e041      	b.n	800bbda <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800bb56:	4b25      	ldr	r3, [pc, #148]	; (800bbec <vTaskSwitchContext+0xac>)
 800bb58:	2200      	movs	r2, #0
 800bb5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb5c:	4b24      	ldr	r3, [pc, #144]	; (800bbf0 <vTaskSwitchContext+0xb0>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	60fb      	str	r3, [r7, #12]
 800bb62:	e010      	b.n	800bb86 <vTaskSwitchContext+0x46>
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d10a      	bne.n	800bb80 <vTaskSwitchContext+0x40>
	__asm volatile
 800bb6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb6e:	f383 8811 	msr	BASEPRI, r3
 800bb72:	f3bf 8f6f 	isb	sy
 800bb76:	f3bf 8f4f 	dsb	sy
 800bb7a:	607b      	str	r3, [r7, #4]
}
 800bb7c:	bf00      	nop
 800bb7e:	e7fe      	b.n	800bb7e <vTaskSwitchContext+0x3e>
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	3b01      	subs	r3, #1
 800bb84:	60fb      	str	r3, [r7, #12]
 800bb86:	491b      	ldr	r1, [pc, #108]	; (800bbf4 <vTaskSwitchContext+0xb4>)
 800bb88:	68fa      	ldr	r2, [r7, #12]
 800bb8a:	4613      	mov	r3, r2
 800bb8c:	009b      	lsls	r3, r3, #2
 800bb8e:	4413      	add	r3, r2
 800bb90:	009b      	lsls	r3, r3, #2
 800bb92:	440b      	add	r3, r1
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d0e4      	beq.n	800bb64 <vTaskSwitchContext+0x24>
 800bb9a:	68fa      	ldr	r2, [r7, #12]
 800bb9c:	4613      	mov	r3, r2
 800bb9e:	009b      	lsls	r3, r3, #2
 800bba0:	4413      	add	r3, r2
 800bba2:	009b      	lsls	r3, r3, #2
 800bba4:	4a13      	ldr	r2, [pc, #76]	; (800bbf4 <vTaskSwitchContext+0xb4>)
 800bba6:	4413      	add	r3, r2
 800bba8:	60bb      	str	r3, [r7, #8]
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	685a      	ldr	r2, [r3, #4]
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	605a      	str	r2, [r3, #4]
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	685a      	ldr	r2, [r3, #4]
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	3308      	adds	r3, #8
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	d104      	bne.n	800bbca <vTaskSwitchContext+0x8a>
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	685a      	ldr	r2, [r3, #4]
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	605a      	str	r2, [r3, #4]
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	685b      	ldr	r3, [r3, #4]
 800bbce:	68db      	ldr	r3, [r3, #12]
 800bbd0:	4a09      	ldr	r2, [pc, #36]	; (800bbf8 <vTaskSwitchContext+0xb8>)
 800bbd2:	6013      	str	r3, [r2, #0]
 800bbd4:	4a06      	ldr	r2, [pc, #24]	; (800bbf0 <vTaskSwitchContext+0xb0>)
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	6013      	str	r3, [r2, #0]
}
 800bbda:	bf00      	nop
 800bbdc:	3714      	adds	r7, #20
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe4:	4770      	bx	lr
 800bbe6:	bf00      	nop
 800bbe8:	200013b0 	.word	0x200013b0
 800bbec:	2000139c 	.word	0x2000139c
 800bbf0:	20001390 	.word	0x20001390
 800bbf4:	20000eb8 	.word	0x20000eb8
 800bbf8:	20000eb4 	.word	0x20000eb4

0800bbfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b084      	sub	sp, #16
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
 800bc04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d10a      	bne.n	800bc22 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bc0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc10:	f383 8811 	msr	BASEPRI, r3
 800bc14:	f3bf 8f6f 	isb	sy
 800bc18:	f3bf 8f4f 	dsb	sy
 800bc1c:	60fb      	str	r3, [r7, #12]
}
 800bc1e:	bf00      	nop
 800bc20:	e7fe      	b.n	800bc20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc22:	4b07      	ldr	r3, [pc, #28]	; (800bc40 <vTaskPlaceOnEventList+0x44>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	3318      	adds	r3, #24
 800bc28:	4619      	mov	r1, r3
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f7fe fc5e 	bl	800a4ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bc30:	2101      	movs	r1, #1
 800bc32:	6838      	ldr	r0, [r7, #0]
 800bc34:	f000 fdb0 	bl	800c798 <prvAddCurrentTaskToDelayedList>
}
 800bc38:	bf00      	nop
 800bc3a:	3710      	adds	r7, #16
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}
 800bc40:	20000eb4 	.word	0x20000eb4

0800bc44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b086      	sub	sp, #24
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	60f8      	str	r0, [r7, #12]
 800bc4c:	60b9      	str	r1, [r7, #8]
 800bc4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d10a      	bne.n	800bc6c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5a:	f383 8811 	msr	BASEPRI, r3
 800bc5e:	f3bf 8f6f 	isb	sy
 800bc62:	f3bf 8f4f 	dsb	sy
 800bc66:	617b      	str	r3, [r7, #20]
}
 800bc68:	bf00      	nop
 800bc6a:	e7fe      	b.n	800bc6a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc6c:	4b0a      	ldr	r3, [pc, #40]	; (800bc98 <vTaskPlaceOnEventListRestricted+0x54>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	3318      	adds	r3, #24
 800bc72:	4619      	mov	r1, r3
 800bc74:	68f8      	ldr	r0, [r7, #12]
 800bc76:	f7fe fc15 	bl	800a4a4 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d002      	beq.n	800bc86 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bc80:	f04f 33ff 	mov.w	r3, #4294967295
 800bc84:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bc86:	6879      	ldr	r1, [r7, #4]
 800bc88:	68b8      	ldr	r0, [r7, #8]
 800bc8a:	f000 fd85 	bl	800c798 <prvAddCurrentTaskToDelayedList>
	}
 800bc8e:	bf00      	nop
 800bc90:	3718      	adds	r7, #24
 800bc92:	46bd      	mov	sp, r7
 800bc94:	bd80      	pop	{r7, pc}
 800bc96:	bf00      	nop
 800bc98:	20000eb4 	.word	0x20000eb4

0800bc9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b086      	sub	sp, #24
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	68db      	ldr	r3, [r3, #12]
 800bcaa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d10a      	bne.n	800bcc8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bcb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb6:	f383 8811 	msr	BASEPRI, r3
 800bcba:	f3bf 8f6f 	isb	sy
 800bcbe:	f3bf 8f4f 	dsb	sy
 800bcc2:	60fb      	str	r3, [r7, #12]
}
 800bcc4:	bf00      	nop
 800bcc6:	e7fe      	b.n	800bcc6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bcc8:	693b      	ldr	r3, [r7, #16]
 800bcca:	3318      	adds	r3, #24
 800bccc:	4618      	mov	r0, r3
 800bcce:	f7fe fc46 	bl	800a55e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bcd2:	4b1e      	ldr	r3, [pc, #120]	; (800bd4c <xTaskRemoveFromEventList+0xb0>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d11d      	bne.n	800bd16 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	3304      	adds	r3, #4
 800bcde:	4618      	mov	r0, r3
 800bce0:	f7fe fc3d 	bl	800a55e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bce4:	693b      	ldr	r3, [r7, #16]
 800bce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bce8:	4b19      	ldr	r3, [pc, #100]	; (800bd50 <xTaskRemoveFromEventList+0xb4>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	429a      	cmp	r2, r3
 800bcee:	d903      	bls.n	800bcf8 <xTaskRemoveFromEventList+0x5c>
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcf4:	4a16      	ldr	r2, [pc, #88]	; (800bd50 <xTaskRemoveFromEventList+0xb4>)
 800bcf6:	6013      	str	r3, [r2, #0]
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcfc:	4613      	mov	r3, r2
 800bcfe:	009b      	lsls	r3, r3, #2
 800bd00:	4413      	add	r3, r2
 800bd02:	009b      	lsls	r3, r3, #2
 800bd04:	4a13      	ldr	r2, [pc, #76]	; (800bd54 <xTaskRemoveFromEventList+0xb8>)
 800bd06:	441a      	add	r2, r3
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	3304      	adds	r3, #4
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	4610      	mov	r0, r2
 800bd10:	f7fe fbc8 	bl	800a4a4 <vListInsertEnd>
 800bd14:	e005      	b.n	800bd22 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bd16:	693b      	ldr	r3, [r7, #16]
 800bd18:	3318      	adds	r3, #24
 800bd1a:	4619      	mov	r1, r3
 800bd1c:	480e      	ldr	r0, [pc, #56]	; (800bd58 <xTaskRemoveFromEventList+0xbc>)
 800bd1e:	f7fe fbc1 	bl	800a4a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd26:	4b0d      	ldr	r3, [pc, #52]	; (800bd5c <xTaskRemoveFromEventList+0xc0>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d905      	bls.n	800bd3c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bd30:	2301      	movs	r3, #1
 800bd32:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bd34:	4b0a      	ldr	r3, [pc, #40]	; (800bd60 <xTaskRemoveFromEventList+0xc4>)
 800bd36:	2201      	movs	r2, #1
 800bd38:	601a      	str	r2, [r3, #0]
 800bd3a:	e001      	b.n	800bd40 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bd40:	697b      	ldr	r3, [r7, #20]
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3718      	adds	r7, #24
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	200013b0 	.word	0x200013b0
 800bd50:	20001390 	.word	0x20001390
 800bd54:	20000eb8 	.word	0x20000eb8
 800bd58:	20001348 	.word	0x20001348
 800bd5c:	20000eb4 	.word	0x20000eb4
 800bd60:	2000139c 	.word	0x2000139c

0800bd64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bd64:	b480      	push	{r7}
 800bd66:	b083      	sub	sp, #12
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bd6c:	4b06      	ldr	r3, [pc, #24]	; (800bd88 <vTaskInternalSetTimeOutState+0x24>)
 800bd6e:	681a      	ldr	r2, [r3, #0]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bd74:	4b05      	ldr	r3, [pc, #20]	; (800bd8c <vTaskInternalSetTimeOutState+0x28>)
 800bd76:	681a      	ldr	r2, [r3, #0]
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	605a      	str	r2, [r3, #4]
}
 800bd7c:	bf00      	nop
 800bd7e:	370c      	adds	r7, #12
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr
 800bd88:	200013a0 	.word	0x200013a0
 800bd8c:	2000138c 	.word	0x2000138c

0800bd90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b088      	sub	sp, #32
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d10a      	bne.n	800bdb6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bda0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bda4:	f383 8811 	msr	BASEPRI, r3
 800bda8:	f3bf 8f6f 	isb	sy
 800bdac:	f3bf 8f4f 	dsb	sy
 800bdb0:	613b      	str	r3, [r7, #16]
}
 800bdb2:	bf00      	nop
 800bdb4:	e7fe      	b.n	800bdb4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d10a      	bne.n	800bdd2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bdbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc0:	f383 8811 	msr	BASEPRI, r3
 800bdc4:	f3bf 8f6f 	isb	sy
 800bdc8:	f3bf 8f4f 	dsb	sy
 800bdcc:	60fb      	str	r3, [r7, #12]
}
 800bdce:	bf00      	nop
 800bdd0:	e7fe      	b.n	800bdd0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bdd2:	f001 fa0f 	bl	800d1f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bdd6:	4b1d      	ldr	r3, [pc, #116]	; (800be4c <xTaskCheckForTimeOut+0xbc>)
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	685b      	ldr	r3, [r3, #4]
 800bde0:	69ba      	ldr	r2, [r7, #24]
 800bde2:	1ad3      	subs	r3, r2, r3
 800bde4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdee:	d102      	bne.n	800bdf6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	61fb      	str	r3, [r7, #28]
 800bdf4:	e023      	b.n	800be3e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681a      	ldr	r2, [r3, #0]
 800bdfa:	4b15      	ldr	r3, [pc, #84]	; (800be50 <xTaskCheckForTimeOut+0xc0>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	429a      	cmp	r2, r3
 800be00:	d007      	beq.n	800be12 <xTaskCheckForTimeOut+0x82>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	685b      	ldr	r3, [r3, #4]
 800be06:	69ba      	ldr	r2, [r7, #24]
 800be08:	429a      	cmp	r2, r3
 800be0a:	d302      	bcc.n	800be12 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800be0c:	2301      	movs	r3, #1
 800be0e:	61fb      	str	r3, [r7, #28]
 800be10:	e015      	b.n	800be3e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	697a      	ldr	r2, [r7, #20]
 800be18:	429a      	cmp	r2, r3
 800be1a:	d20b      	bcs.n	800be34 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	681a      	ldr	r2, [r3, #0]
 800be20:	697b      	ldr	r3, [r7, #20]
 800be22:	1ad2      	subs	r2, r2, r3
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f7ff ff9b 	bl	800bd64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800be2e:	2300      	movs	r3, #0
 800be30:	61fb      	str	r3, [r7, #28]
 800be32:	e004      	b.n	800be3e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	2200      	movs	r2, #0
 800be38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800be3a:	2301      	movs	r3, #1
 800be3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800be3e:	f001 fa09 	bl	800d254 <vPortExitCritical>

	return xReturn;
 800be42:	69fb      	ldr	r3, [r7, #28]
}
 800be44:	4618      	mov	r0, r3
 800be46:	3720      	adds	r7, #32
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}
 800be4c:	2000138c 	.word	0x2000138c
 800be50:	200013a0 	.word	0x200013a0

0800be54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800be54:	b480      	push	{r7}
 800be56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800be58:	4b03      	ldr	r3, [pc, #12]	; (800be68 <vTaskMissedYield+0x14>)
 800be5a:	2201      	movs	r2, #1
 800be5c:	601a      	str	r2, [r3, #0]
}
 800be5e:	bf00      	nop
 800be60:	46bd      	mov	sp, r7
 800be62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be66:	4770      	bx	lr
 800be68:	2000139c 	.word	0x2000139c

0800be6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b082      	sub	sp, #8
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800be74:	f000 f852 	bl	800bf1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800be78:	4b06      	ldr	r3, [pc, #24]	; (800be94 <prvIdleTask+0x28>)
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	2b01      	cmp	r3, #1
 800be7e:	d9f9      	bls.n	800be74 <prvIdleTask+0x8>
			{
				taskYIELD();
 800be80:	4b05      	ldr	r3, [pc, #20]	; (800be98 <prvIdleTask+0x2c>)
 800be82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be86:	601a      	str	r2, [r3, #0]
 800be88:	f3bf 8f4f 	dsb	sy
 800be8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800be90:	e7f0      	b.n	800be74 <prvIdleTask+0x8>
 800be92:	bf00      	nop
 800be94:	20000eb8 	.word	0x20000eb8
 800be98:	e000ed04 	.word	0xe000ed04

0800be9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b082      	sub	sp, #8
 800bea0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bea2:	2300      	movs	r3, #0
 800bea4:	607b      	str	r3, [r7, #4]
 800bea6:	e00c      	b.n	800bec2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bea8:	687a      	ldr	r2, [r7, #4]
 800beaa:	4613      	mov	r3, r2
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	4413      	add	r3, r2
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	4a12      	ldr	r2, [pc, #72]	; (800befc <prvInitialiseTaskLists+0x60>)
 800beb4:	4413      	add	r3, r2
 800beb6:	4618      	mov	r0, r3
 800beb8:	f7fe fac7 	bl	800a44a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	3301      	adds	r3, #1
 800bec0:	607b      	str	r3, [r7, #4]
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2b37      	cmp	r3, #55	; 0x37
 800bec6:	d9ef      	bls.n	800bea8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bec8:	480d      	ldr	r0, [pc, #52]	; (800bf00 <prvInitialiseTaskLists+0x64>)
 800beca:	f7fe fabe 	bl	800a44a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bece:	480d      	ldr	r0, [pc, #52]	; (800bf04 <prvInitialiseTaskLists+0x68>)
 800bed0:	f7fe fabb 	bl	800a44a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bed4:	480c      	ldr	r0, [pc, #48]	; (800bf08 <prvInitialiseTaskLists+0x6c>)
 800bed6:	f7fe fab8 	bl	800a44a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800beda:	480c      	ldr	r0, [pc, #48]	; (800bf0c <prvInitialiseTaskLists+0x70>)
 800bedc:	f7fe fab5 	bl	800a44a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bee0:	480b      	ldr	r0, [pc, #44]	; (800bf10 <prvInitialiseTaskLists+0x74>)
 800bee2:	f7fe fab2 	bl	800a44a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bee6:	4b0b      	ldr	r3, [pc, #44]	; (800bf14 <prvInitialiseTaskLists+0x78>)
 800bee8:	4a05      	ldr	r2, [pc, #20]	; (800bf00 <prvInitialiseTaskLists+0x64>)
 800beea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800beec:	4b0a      	ldr	r3, [pc, #40]	; (800bf18 <prvInitialiseTaskLists+0x7c>)
 800beee:	4a05      	ldr	r2, [pc, #20]	; (800bf04 <prvInitialiseTaskLists+0x68>)
 800bef0:	601a      	str	r2, [r3, #0]
}
 800bef2:	bf00      	nop
 800bef4:	3708      	adds	r7, #8
 800bef6:	46bd      	mov	sp, r7
 800bef8:	bd80      	pop	{r7, pc}
 800befa:	bf00      	nop
 800befc:	20000eb8 	.word	0x20000eb8
 800bf00:	20001318 	.word	0x20001318
 800bf04:	2000132c 	.word	0x2000132c
 800bf08:	20001348 	.word	0x20001348
 800bf0c:	2000135c 	.word	0x2000135c
 800bf10:	20001374 	.word	0x20001374
 800bf14:	20001340 	.word	0x20001340
 800bf18:	20001344 	.word	0x20001344

0800bf1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b082      	sub	sp, #8
 800bf20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf22:	e019      	b.n	800bf58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bf24:	f001 f966 	bl	800d1f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf28:	4b10      	ldr	r3, [pc, #64]	; (800bf6c <prvCheckTasksWaitingTermination+0x50>)
 800bf2a:	68db      	ldr	r3, [r3, #12]
 800bf2c:	68db      	ldr	r3, [r3, #12]
 800bf2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	3304      	adds	r3, #4
 800bf34:	4618      	mov	r0, r3
 800bf36:	f7fe fb12 	bl	800a55e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bf3a:	4b0d      	ldr	r3, [pc, #52]	; (800bf70 <prvCheckTasksWaitingTermination+0x54>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	3b01      	subs	r3, #1
 800bf40:	4a0b      	ldr	r2, [pc, #44]	; (800bf70 <prvCheckTasksWaitingTermination+0x54>)
 800bf42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bf44:	4b0b      	ldr	r3, [pc, #44]	; (800bf74 <prvCheckTasksWaitingTermination+0x58>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	4a0a      	ldr	r2, [pc, #40]	; (800bf74 <prvCheckTasksWaitingTermination+0x58>)
 800bf4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bf4e:	f001 f981 	bl	800d254 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f000 f810 	bl	800bf78 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf58:	4b06      	ldr	r3, [pc, #24]	; (800bf74 <prvCheckTasksWaitingTermination+0x58>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d1e1      	bne.n	800bf24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bf60:	bf00      	nop
 800bf62:	bf00      	nop
 800bf64:	3708      	adds	r7, #8
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	bf00      	nop
 800bf6c:	2000135c 	.word	0x2000135c
 800bf70:	20001388 	.word	0x20001388
 800bf74:	20001370 	.word	0x20001370

0800bf78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b084      	sub	sp, #16
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d108      	bne.n	800bf9c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f001 fb1e 	bl	800d5d0 <vPortFree>
				vPortFree( pxTCB );
 800bf94:	6878      	ldr	r0, [r7, #4]
 800bf96:	f001 fb1b 	bl	800d5d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bf9a:	e018      	b.n	800bfce <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d103      	bne.n	800bfae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f001 fb12 	bl	800d5d0 <vPortFree>
	}
 800bfac:	e00f      	b.n	800bfce <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bfb4:	2b02      	cmp	r3, #2
 800bfb6:	d00a      	beq.n	800bfce <prvDeleteTCB+0x56>
	__asm volatile
 800bfb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfbc:	f383 8811 	msr	BASEPRI, r3
 800bfc0:	f3bf 8f6f 	isb	sy
 800bfc4:	f3bf 8f4f 	dsb	sy
 800bfc8:	60fb      	str	r3, [r7, #12]
}
 800bfca:	bf00      	nop
 800bfcc:	e7fe      	b.n	800bfcc <prvDeleteTCB+0x54>
	}
 800bfce:	bf00      	nop
 800bfd0:	3710      	adds	r7, #16
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}
	...

0800bfd8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b083      	sub	sp, #12
 800bfdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bfde:	4b0c      	ldr	r3, [pc, #48]	; (800c010 <prvResetNextTaskUnblockTime+0x38>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d104      	bne.n	800bff2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bfe8:	4b0a      	ldr	r3, [pc, #40]	; (800c014 <prvResetNextTaskUnblockTime+0x3c>)
 800bfea:	f04f 32ff 	mov.w	r2, #4294967295
 800bfee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bff0:	e008      	b.n	800c004 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bff2:	4b07      	ldr	r3, [pc, #28]	; (800c010 <prvResetNextTaskUnblockTime+0x38>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	68db      	ldr	r3, [r3, #12]
 800bff8:	68db      	ldr	r3, [r3, #12]
 800bffa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	685b      	ldr	r3, [r3, #4]
 800c000:	4a04      	ldr	r2, [pc, #16]	; (800c014 <prvResetNextTaskUnblockTime+0x3c>)
 800c002:	6013      	str	r3, [r2, #0]
}
 800c004:	bf00      	nop
 800c006:	370c      	adds	r7, #12
 800c008:	46bd      	mov	sp, r7
 800c00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00e:	4770      	bx	lr
 800c010:	20001340 	.word	0x20001340
 800c014:	200013a8 	.word	0x200013a8

0800c018 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c018:	b480      	push	{r7}
 800c01a:	b083      	sub	sp, #12
 800c01c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c01e:	4b0b      	ldr	r3, [pc, #44]	; (800c04c <xTaskGetSchedulerState+0x34>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d102      	bne.n	800c02c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c026:	2301      	movs	r3, #1
 800c028:	607b      	str	r3, [r7, #4]
 800c02a:	e008      	b.n	800c03e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c02c:	4b08      	ldr	r3, [pc, #32]	; (800c050 <xTaskGetSchedulerState+0x38>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d102      	bne.n	800c03a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c034:	2302      	movs	r3, #2
 800c036:	607b      	str	r3, [r7, #4]
 800c038:	e001      	b.n	800c03e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c03a:	2300      	movs	r3, #0
 800c03c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c03e:	687b      	ldr	r3, [r7, #4]
	}
 800c040:	4618      	mov	r0, r3
 800c042:	370c      	adds	r7, #12
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr
 800c04c:	20001394 	.word	0x20001394
 800c050:	200013b0 	.word	0x200013b0

0800c054 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c054:	b580      	push	{r7, lr}
 800c056:	b084      	sub	sp, #16
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c060:	2300      	movs	r3, #0
 800c062:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d051      	beq.n	800c10e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c06e:	4b2a      	ldr	r3, [pc, #168]	; (800c118 <xTaskPriorityInherit+0xc4>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c074:	429a      	cmp	r2, r3
 800c076:	d241      	bcs.n	800c0fc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	699b      	ldr	r3, [r3, #24]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	db06      	blt.n	800c08e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c080:	4b25      	ldr	r3, [pc, #148]	; (800c118 <xTaskPriorityInherit+0xc4>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c086:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	6959      	ldr	r1, [r3, #20]
 800c092:	68bb      	ldr	r3, [r7, #8]
 800c094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c096:	4613      	mov	r3, r2
 800c098:	009b      	lsls	r3, r3, #2
 800c09a:	4413      	add	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	4a1f      	ldr	r2, [pc, #124]	; (800c11c <xTaskPriorityInherit+0xc8>)
 800c0a0:	4413      	add	r3, r2
 800c0a2:	4299      	cmp	r1, r3
 800c0a4:	d122      	bne.n	800c0ec <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	3304      	adds	r3, #4
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f7fe fa57 	bl	800a55e <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c0b0:	4b19      	ldr	r3, [pc, #100]	; (800c118 <xTaskPriorityInherit+0xc4>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0be:	4b18      	ldr	r3, [pc, #96]	; (800c120 <xTaskPriorityInherit+0xcc>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d903      	bls.n	800c0ce <xTaskPriorityInherit+0x7a>
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ca:	4a15      	ldr	r2, [pc, #84]	; (800c120 <xTaskPriorityInherit+0xcc>)
 800c0cc:	6013      	str	r3, [r2, #0]
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0d2:	4613      	mov	r3, r2
 800c0d4:	009b      	lsls	r3, r3, #2
 800c0d6:	4413      	add	r3, r2
 800c0d8:	009b      	lsls	r3, r3, #2
 800c0da:	4a10      	ldr	r2, [pc, #64]	; (800c11c <xTaskPriorityInherit+0xc8>)
 800c0dc:	441a      	add	r2, r3
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	3304      	adds	r3, #4
 800c0e2:	4619      	mov	r1, r3
 800c0e4:	4610      	mov	r0, r2
 800c0e6:	f7fe f9dd 	bl	800a4a4 <vListInsertEnd>
 800c0ea:	e004      	b.n	800c0f6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c0ec:	4b0a      	ldr	r3, [pc, #40]	; (800c118 <xTaskPriorityInherit+0xc4>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	60fb      	str	r3, [r7, #12]
 800c0fa:	e008      	b.n	800c10e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c100:	4b05      	ldr	r3, [pc, #20]	; (800c118 <xTaskPriorityInherit+0xc4>)
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c106:	429a      	cmp	r2, r3
 800c108:	d201      	bcs.n	800c10e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c10a:	2301      	movs	r3, #1
 800c10c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c10e:	68fb      	ldr	r3, [r7, #12]
	}
 800c110:	4618      	mov	r0, r3
 800c112:	3710      	adds	r7, #16
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}
 800c118:	20000eb4 	.word	0x20000eb4
 800c11c:	20000eb8 	.word	0x20000eb8
 800c120:	20001390 	.word	0x20001390

0800c124 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c124:	b580      	push	{r7, lr}
 800c126:	b086      	sub	sp, #24
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c130:	2300      	movs	r3, #0
 800c132:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d056      	beq.n	800c1e8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c13a:	4b2e      	ldr	r3, [pc, #184]	; (800c1f4 <xTaskPriorityDisinherit+0xd0>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	693a      	ldr	r2, [r7, #16]
 800c140:	429a      	cmp	r2, r3
 800c142:	d00a      	beq.n	800c15a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c144:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c148:	f383 8811 	msr	BASEPRI, r3
 800c14c:	f3bf 8f6f 	isb	sy
 800c150:	f3bf 8f4f 	dsb	sy
 800c154:	60fb      	str	r3, [r7, #12]
}
 800c156:	bf00      	nop
 800c158:	e7fe      	b.n	800c158 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c15a:	693b      	ldr	r3, [r7, #16]
 800c15c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d10a      	bne.n	800c178 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	60bb      	str	r3, [r7, #8]
}
 800c174:	bf00      	nop
 800c176:	e7fe      	b.n	800c176 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c17c:	1e5a      	subs	r2, r3, #1
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c182:	693b      	ldr	r3, [r7, #16]
 800c184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c186:	693b      	ldr	r3, [r7, #16]
 800c188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d02c      	beq.n	800c1e8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c18e:	693b      	ldr	r3, [r7, #16]
 800c190:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c192:	2b00      	cmp	r3, #0
 800c194:	d128      	bne.n	800c1e8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	3304      	adds	r3, #4
 800c19a:	4618      	mov	r0, r3
 800c19c:	f7fe f9df 	bl	800a55e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1ac:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1b8:	4b0f      	ldr	r3, [pc, #60]	; (800c1f8 <xTaskPriorityDisinherit+0xd4>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d903      	bls.n	800c1c8 <xTaskPriorityDisinherit+0xa4>
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1c4:	4a0c      	ldr	r2, [pc, #48]	; (800c1f8 <xTaskPriorityDisinherit+0xd4>)
 800c1c6:	6013      	str	r3, [r2, #0]
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1cc:	4613      	mov	r3, r2
 800c1ce:	009b      	lsls	r3, r3, #2
 800c1d0:	4413      	add	r3, r2
 800c1d2:	009b      	lsls	r3, r3, #2
 800c1d4:	4a09      	ldr	r2, [pc, #36]	; (800c1fc <xTaskPriorityDisinherit+0xd8>)
 800c1d6:	441a      	add	r2, r3
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	3304      	adds	r3, #4
 800c1dc:	4619      	mov	r1, r3
 800c1de:	4610      	mov	r0, r2
 800c1e0:	f7fe f960 	bl	800a4a4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c1e8:	697b      	ldr	r3, [r7, #20]
	}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3718      	adds	r7, #24
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
 800c1f2:	bf00      	nop
 800c1f4:	20000eb4 	.word	0x20000eb4
 800c1f8:	20001390 	.word	0x20001390
 800c1fc:	20000eb8 	.word	0x20000eb8

0800c200 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c200:	b580      	push	{r7, lr}
 800c202:	b088      	sub	sp, #32
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
 800c208:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c20e:	2301      	movs	r3, #1
 800c210:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d06a      	beq.n	800c2ee <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d10a      	bne.n	800c236 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c224:	f383 8811 	msr	BASEPRI, r3
 800c228:	f3bf 8f6f 	isb	sy
 800c22c:	f3bf 8f4f 	dsb	sy
 800c230:	60fb      	str	r3, [r7, #12]
}
 800c232:	bf00      	nop
 800c234:	e7fe      	b.n	800c234 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c236:	69bb      	ldr	r3, [r7, #24]
 800c238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c23a:	683a      	ldr	r2, [r7, #0]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d902      	bls.n	800c246 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	61fb      	str	r3, [r7, #28]
 800c244:	e002      	b.n	800c24c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c246:	69bb      	ldr	r3, [r7, #24]
 800c248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c24a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c24c:	69bb      	ldr	r3, [r7, #24]
 800c24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c250:	69fa      	ldr	r2, [r7, #28]
 800c252:	429a      	cmp	r2, r3
 800c254:	d04b      	beq.n	800c2ee <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c256:	69bb      	ldr	r3, [r7, #24]
 800c258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c25a:	697a      	ldr	r2, [r7, #20]
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d146      	bne.n	800c2ee <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c260:	4b25      	ldr	r3, [pc, #148]	; (800c2f8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	69ba      	ldr	r2, [r7, #24]
 800c266:	429a      	cmp	r2, r3
 800c268:	d10a      	bne.n	800c280 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c26a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c26e:	f383 8811 	msr	BASEPRI, r3
 800c272:	f3bf 8f6f 	isb	sy
 800c276:	f3bf 8f4f 	dsb	sy
 800c27a:	60bb      	str	r3, [r7, #8]
}
 800c27c:	bf00      	nop
 800c27e:	e7fe      	b.n	800c27e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c280:	69bb      	ldr	r3, [r7, #24]
 800c282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c284:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c286:	69bb      	ldr	r3, [r7, #24]
 800c288:	69fa      	ldr	r2, [r7, #28]
 800c28a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c28c:	69bb      	ldr	r3, [r7, #24]
 800c28e:	699b      	ldr	r3, [r3, #24]
 800c290:	2b00      	cmp	r3, #0
 800c292:	db04      	blt.n	800c29e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c294:	69fb      	ldr	r3, [r7, #28]
 800c296:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c29a:	69bb      	ldr	r3, [r7, #24]
 800c29c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c29e:	69bb      	ldr	r3, [r7, #24]
 800c2a0:	6959      	ldr	r1, [r3, #20]
 800c2a2:	693a      	ldr	r2, [r7, #16]
 800c2a4:	4613      	mov	r3, r2
 800c2a6:	009b      	lsls	r3, r3, #2
 800c2a8:	4413      	add	r3, r2
 800c2aa:	009b      	lsls	r3, r3, #2
 800c2ac:	4a13      	ldr	r2, [pc, #76]	; (800c2fc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c2ae:	4413      	add	r3, r2
 800c2b0:	4299      	cmp	r1, r3
 800c2b2:	d11c      	bne.n	800c2ee <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2b4:	69bb      	ldr	r3, [r7, #24]
 800c2b6:	3304      	adds	r3, #4
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	f7fe f950 	bl	800a55e <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c2be:	69bb      	ldr	r3, [r7, #24]
 800c2c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2c2:	4b0f      	ldr	r3, [pc, #60]	; (800c300 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	429a      	cmp	r2, r3
 800c2c8:	d903      	bls.n	800c2d2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c2ca:	69bb      	ldr	r3, [r7, #24]
 800c2cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2ce:	4a0c      	ldr	r2, [pc, #48]	; (800c300 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c2d0:	6013      	str	r3, [r2, #0]
 800c2d2:	69bb      	ldr	r3, [r7, #24]
 800c2d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2d6:	4613      	mov	r3, r2
 800c2d8:	009b      	lsls	r3, r3, #2
 800c2da:	4413      	add	r3, r2
 800c2dc:	009b      	lsls	r3, r3, #2
 800c2de:	4a07      	ldr	r2, [pc, #28]	; (800c2fc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c2e0:	441a      	add	r2, r3
 800c2e2:	69bb      	ldr	r3, [r7, #24]
 800c2e4:	3304      	adds	r3, #4
 800c2e6:	4619      	mov	r1, r3
 800c2e8:	4610      	mov	r0, r2
 800c2ea:	f7fe f8db 	bl	800a4a4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c2ee:	bf00      	nop
 800c2f0:	3720      	adds	r7, #32
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	bf00      	nop
 800c2f8:	20000eb4 	.word	0x20000eb4
 800c2fc:	20000eb8 	.word	0x20000eb8
 800c300:	20001390 	.word	0x20001390

0800c304 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c304:	b480      	push	{r7}
 800c306:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c308:	4b07      	ldr	r3, [pc, #28]	; (800c328 <pvTaskIncrementMutexHeldCount+0x24>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d004      	beq.n	800c31a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c310:	4b05      	ldr	r3, [pc, #20]	; (800c328 <pvTaskIncrementMutexHeldCount+0x24>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c316:	3201      	adds	r2, #1
 800c318:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c31a:	4b03      	ldr	r3, [pc, #12]	; (800c328 <pvTaskIncrementMutexHeldCount+0x24>)
 800c31c:	681b      	ldr	r3, [r3, #0]
	}
 800c31e:	4618      	mov	r0, r3
 800c320:	46bd      	mov	sp, r7
 800c322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c326:	4770      	bx	lr
 800c328:	20000eb4 	.word	0x20000eb4

0800c32c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b084      	sub	sp, #16
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
 800c334:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800c336:	f000 ff5d 	bl	800d1f4 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800c33a:	4b1e      	ldr	r3, [pc, #120]	; (800c3b4 <ulTaskNotifyTake+0x88>)
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c340:	2b00      	cmp	r3, #0
 800c342:	d113      	bne.n	800c36c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c344:	4b1b      	ldr	r3, [pc, #108]	; (800c3b4 <ulTaskNotifyTake+0x88>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	2201      	movs	r2, #1
 800c34a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d00b      	beq.n	800c36c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c354:	2101      	movs	r1, #1
 800c356:	6838      	ldr	r0, [r7, #0]
 800c358:	f000 fa1e 	bl	800c798 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c35c:	4b16      	ldr	r3, [pc, #88]	; (800c3b8 <ulTaskNotifyTake+0x8c>)
 800c35e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c362:	601a      	str	r2, [r3, #0]
 800c364:	f3bf 8f4f 	dsb	sy
 800c368:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c36c:	f000 ff72 	bl	800d254 <vPortExitCritical>

		taskENTER_CRITICAL();
 800c370:	f000 ff40 	bl	800d1f4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800c374:	4b0f      	ldr	r3, [pc, #60]	; (800c3b4 <ulTaskNotifyTake+0x88>)
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c37a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d00c      	beq.n	800c39c <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d004      	beq.n	800c392 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800c388:	4b0a      	ldr	r3, [pc, #40]	; (800c3b4 <ulTaskNotifyTake+0x88>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	2200      	movs	r2, #0
 800c38e:	655a      	str	r2, [r3, #84]	; 0x54
 800c390:	e004      	b.n	800c39c <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800c392:	4b08      	ldr	r3, [pc, #32]	; (800c3b4 <ulTaskNotifyTake+0x88>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	68fa      	ldr	r2, [r7, #12]
 800c398:	3a01      	subs	r2, #1
 800c39a:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c39c:	4b05      	ldr	r3, [pc, #20]	; (800c3b4 <ulTaskNotifyTake+0x88>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800c3a6:	f000 ff55 	bl	800d254 <vPortExitCritical>

		return ulReturn;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
	}
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	3710      	adds	r7, #16
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}
 800c3b4:	20000eb4 	.word	0x20000eb4
 800c3b8:	e000ed04 	.word	0xe000ed04

0800c3bc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b086      	sub	sp, #24
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	60f8      	str	r0, [r7, #12]
 800c3c4:	60b9      	str	r1, [r7, #8]
 800c3c6:	607a      	str	r2, [r7, #4]
 800c3c8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800c3ca:	f000 ff13 	bl	800d1f4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c3ce:	4b26      	ldr	r3, [pc, #152]	; (800c468 <xTaskNotifyWait+0xac>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	2b02      	cmp	r3, #2
 800c3da:	d01a      	beq.n	800c412 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800c3dc:	4b22      	ldr	r3, [pc, #136]	; (800c468 <xTaskNotifyWait+0xac>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c3e2:	68fa      	ldr	r2, [r7, #12]
 800c3e4:	43d2      	mvns	r2, r2
 800c3e6:	400a      	ands	r2, r1
 800c3e8:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c3ea:	4b1f      	ldr	r3, [pc, #124]	; (800c468 <xTaskNotifyWait+0xac>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d00b      	beq.n	800c412 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c3fa:	2101      	movs	r1, #1
 800c3fc:	6838      	ldr	r0, [r7, #0]
 800c3fe:	f000 f9cb 	bl	800c798 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c402:	4b1a      	ldr	r3, [pc, #104]	; (800c46c <xTaskNotifyWait+0xb0>)
 800c404:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c408:	601a      	str	r2, [r3, #0]
 800c40a:	f3bf 8f4f 	dsb	sy
 800c40e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c412:	f000 ff1f 	bl	800d254 <vPortExitCritical>

		taskENTER_CRITICAL();
 800c416:	f000 feed 	bl	800d1f4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d004      	beq.n	800c42a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800c420:	4b11      	ldr	r3, [pc, #68]	; (800c468 <xTaskNotifyWait+0xac>)
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c42a:	4b0f      	ldr	r3, [pc, #60]	; (800c468 <xTaskNotifyWait+0xac>)
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c432:	b2db      	uxtb	r3, r3
 800c434:	2b02      	cmp	r3, #2
 800c436:	d002      	beq.n	800c43e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800c438:	2300      	movs	r3, #0
 800c43a:	617b      	str	r3, [r7, #20]
 800c43c:	e008      	b.n	800c450 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800c43e:	4b0a      	ldr	r3, [pc, #40]	; (800c468 <xTaskNotifyWait+0xac>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c444:	68ba      	ldr	r2, [r7, #8]
 800c446:	43d2      	mvns	r2, r2
 800c448:	400a      	ands	r2, r1
 800c44a:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 800c44c:	2301      	movs	r3, #1
 800c44e:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c450:	4b05      	ldr	r3, [pc, #20]	; (800c468 <xTaskNotifyWait+0xac>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	2200      	movs	r2, #0
 800c456:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800c45a:	f000 fefb 	bl	800d254 <vPortExitCritical>

		return xReturn;
 800c45e:	697b      	ldr	r3, [r7, #20]
	}
 800c460:	4618      	mov	r0, r3
 800c462:	3718      	adds	r7, #24
 800c464:	46bd      	mov	sp, r7
 800c466:	bd80      	pop	{r7, pc}
 800c468:	20000eb4 	.word	0x20000eb4
 800c46c:	e000ed04 	.word	0xe000ed04

0800c470 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800c470:	b580      	push	{r7, lr}
 800c472:	b08a      	sub	sp, #40	; 0x28
 800c474:	af00      	add	r7, sp, #0
 800c476:	60f8      	str	r0, [r7, #12]
 800c478:	60b9      	str	r1, [r7, #8]
 800c47a:	603b      	str	r3, [r7, #0]
 800c47c:	4613      	mov	r3, r2
 800c47e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800c480:	2301      	movs	r3, #1
 800c482:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d10a      	bne.n	800c4a0 <xTaskGenericNotify+0x30>
	__asm volatile
 800c48a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c48e:	f383 8811 	msr	BASEPRI, r3
 800c492:	f3bf 8f6f 	isb	sy
 800c496:	f3bf 8f4f 	dsb	sy
 800c49a:	61bb      	str	r3, [r7, #24]
}
 800c49c:	bf00      	nop
 800c49e:	e7fe      	b.n	800c49e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800c4a4:	f000 fea6 	bl	800d1f4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d003      	beq.n	800c4b6 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c4ae:	6a3b      	ldr	r3, [r7, #32]
 800c4b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c4b6:	6a3b      	ldr	r3, [r7, #32]
 800c4b8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c4bc:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c4be:	6a3b      	ldr	r3, [r7, #32]
 800c4c0:	2202      	movs	r2, #2
 800c4c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800c4c6:	79fb      	ldrb	r3, [r7, #7]
 800c4c8:	2b04      	cmp	r3, #4
 800c4ca:	d828      	bhi.n	800c51e <xTaskGenericNotify+0xae>
 800c4cc:	a201      	add	r2, pc, #4	; (adr r2, 800c4d4 <xTaskGenericNotify+0x64>)
 800c4ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4d2:	bf00      	nop
 800c4d4:	0800c53f 	.word	0x0800c53f
 800c4d8:	0800c4e9 	.word	0x0800c4e9
 800c4dc:	0800c4f7 	.word	0x0800c4f7
 800c4e0:	0800c503 	.word	0x0800c503
 800c4e4:	0800c50b 	.word	0x0800c50b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c4e8:	6a3b      	ldr	r3, [r7, #32]
 800c4ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	431a      	orrs	r2, r3
 800c4f0:	6a3b      	ldr	r3, [r7, #32]
 800c4f2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c4f4:	e026      	b.n	800c544 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c4f6:	6a3b      	ldr	r3, [r7, #32]
 800c4f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4fa:	1c5a      	adds	r2, r3, #1
 800c4fc:	6a3b      	ldr	r3, [r7, #32]
 800c4fe:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c500:	e020      	b.n	800c544 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c502:	6a3b      	ldr	r3, [r7, #32]
 800c504:	68ba      	ldr	r2, [r7, #8]
 800c506:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c508:	e01c      	b.n	800c544 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c50a:	7ffb      	ldrb	r3, [r7, #31]
 800c50c:	2b02      	cmp	r3, #2
 800c50e:	d003      	beq.n	800c518 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c510:	6a3b      	ldr	r3, [r7, #32]
 800c512:	68ba      	ldr	r2, [r7, #8]
 800c514:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c516:	e015      	b.n	800c544 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 800c518:	2300      	movs	r3, #0
 800c51a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800c51c:	e012      	b.n	800c544 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c51e:	6a3b      	ldr	r3, [r7, #32]
 800c520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c522:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c526:	d00c      	beq.n	800c542 <xTaskGenericNotify+0xd2>
	__asm volatile
 800c528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c52c:	f383 8811 	msr	BASEPRI, r3
 800c530:	f3bf 8f6f 	isb	sy
 800c534:	f3bf 8f4f 	dsb	sy
 800c538:	617b      	str	r3, [r7, #20]
}
 800c53a:	bf00      	nop
 800c53c:	e7fe      	b.n	800c53c <xTaskGenericNotify+0xcc>
					break;
 800c53e:	bf00      	nop
 800c540:	e000      	b.n	800c544 <xTaskGenericNotify+0xd4>

					break;
 800c542:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c544:	7ffb      	ldrb	r3, [r7, #31]
 800c546:	2b01      	cmp	r3, #1
 800c548:	d13a      	bne.n	800c5c0 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c54a:	6a3b      	ldr	r3, [r7, #32]
 800c54c:	3304      	adds	r3, #4
 800c54e:	4618      	mov	r0, r3
 800c550:	f7fe f805 	bl	800a55e <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800c554:	6a3b      	ldr	r3, [r7, #32]
 800c556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c558:	4b1d      	ldr	r3, [pc, #116]	; (800c5d0 <xTaskGenericNotify+0x160>)
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	429a      	cmp	r2, r3
 800c55e:	d903      	bls.n	800c568 <xTaskGenericNotify+0xf8>
 800c560:	6a3b      	ldr	r3, [r7, #32]
 800c562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c564:	4a1a      	ldr	r2, [pc, #104]	; (800c5d0 <xTaskGenericNotify+0x160>)
 800c566:	6013      	str	r3, [r2, #0]
 800c568:	6a3b      	ldr	r3, [r7, #32]
 800c56a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c56c:	4613      	mov	r3, r2
 800c56e:	009b      	lsls	r3, r3, #2
 800c570:	4413      	add	r3, r2
 800c572:	009b      	lsls	r3, r3, #2
 800c574:	4a17      	ldr	r2, [pc, #92]	; (800c5d4 <xTaskGenericNotify+0x164>)
 800c576:	441a      	add	r2, r3
 800c578:	6a3b      	ldr	r3, [r7, #32]
 800c57a:	3304      	adds	r3, #4
 800c57c:	4619      	mov	r1, r3
 800c57e:	4610      	mov	r0, r2
 800c580:	f7fd ff90 	bl	800a4a4 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c584:	6a3b      	ldr	r3, [r7, #32]
 800c586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d00a      	beq.n	800c5a2 <xTaskGenericNotify+0x132>
	__asm volatile
 800c58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c590:	f383 8811 	msr	BASEPRI, r3
 800c594:	f3bf 8f6f 	isb	sy
 800c598:	f3bf 8f4f 	dsb	sy
 800c59c:	613b      	str	r3, [r7, #16]
}
 800c59e:	bf00      	nop
 800c5a0:	e7fe      	b.n	800c5a0 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c5a2:	6a3b      	ldr	r3, [r7, #32]
 800c5a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5a6:	4b0c      	ldr	r3, [pc, #48]	; (800c5d8 <xTaskGenericNotify+0x168>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d907      	bls.n	800c5c0 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800c5b0:	4b0a      	ldr	r3, [pc, #40]	; (800c5dc <xTaskGenericNotify+0x16c>)
 800c5b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5b6:	601a      	str	r2, [r3, #0]
 800c5b8:	f3bf 8f4f 	dsb	sy
 800c5bc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c5c0:	f000 fe48 	bl	800d254 <vPortExitCritical>

		return xReturn;
 800c5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3728      	adds	r7, #40	; 0x28
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop
 800c5d0:	20001390 	.word	0x20001390
 800c5d4:	20000eb8 	.word	0x20000eb8
 800c5d8:	20000eb4 	.word	0x20000eb4
 800c5dc:	e000ed04 	.word	0xe000ed04

0800c5e0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b08e      	sub	sp, #56	; 0x38
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	60f8      	str	r0, [r7, #12]
 800c5e8:	60b9      	str	r1, [r7, #8]
 800c5ea:	603b      	str	r3, [r7, #0]
 800c5ec:	4613      	mov	r3, r2
 800c5ee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d10a      	bne.n	800c610 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800c5fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5fe:	f383 8811 	msr	BASEPRI, r3
 800c602:	f3bf 8f6f 	isb	sy
 800c606:	f3bf 8f4f 	dsb	sy
 800c60a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c60c:	bf00      	nop
 800c60e:	e7fe      	b.n	800c60e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c610:	f000 fed2 	bl	800d3b8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800c618:	f3ef 8211 	mrs	r2, BASEPRI
 800c61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c620:	f383 8811 	msr	BASEPRI, r3
 800c624:	f3bf 8f6f 	isb	sy
 800c628:	f3bf 8f4f 	dsb	sy
 800c62c:	623a      	str	r2, [r7, #32]
 800c62e:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800c630:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c632:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d003      	beq.n	800c642 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c63c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c644:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c648:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c64e:	2202      	movs	r2, #2
 800c650:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800c654:	79fb      	ldrb	r3, [r7, #7]
 800c656:	2b04      	cmp	r3, #4
 800c658:	d828      	bhi.n	800c6ac <xTaskGenericNotifyFromISR+0xcc>
 800c65a:	a201      	add	r2, pc, #4	; (adr r2, 800c660 <xTaskGenericNotifyFromISR+0x80>)
 800c65c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c660:	0800c6cd 	.word	0x0800c6cd
 800c664:	0800c675 	.word	0x0800c675
 800c668:	0800c683 	.word	0x0800c683
 800c66c:	0800c68f 	.word	0x0800c68f
 800c670:	0800c697 	.word	0x0800c697
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c676:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	431a      	orrs	r2, r3
 800c67c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c67e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c680:	e027      	b.n	800c6d2 <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c686:	1c5a      	adds	r2, r3, #1
 800c688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c68c:	e021      	b.n	800c6d2 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c690:	68ba      	ldr	r2, [r7, #8]
 800c692:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c694:	e01d      	b.n	800c6d2 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c696:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c69a:	2b02      	cmp	r3, #2
 800c69c:	d003      	beq.n	800c6a6 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c69e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a0:	68ba      	ldr	r2, [r7, #8]
 800c6a2:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c6a4:	e015      	b.n	800c6d2 <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800c6aa:	e012      	b.n	800c6d2 <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c6ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6b4:	d00c      	beq.n	800c6d0 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 800c6b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6ba:	f383 8811 	msr	BASEPRI, r3
 800c6be:	f3bf 8f6f 	isb	sy
 800c6c2:	f3bf 8f4f 	dsb	sy
 800c6c6:	61bb      	str	r3, [r7, #24]
}
 800c6c8:	bf00      	nop
 800c6ca:	e7fe      	b.n	800c6ca <xTaskGenericNotifyFromISR+0xea>
					break;
 800c6cc:	bf00      	nop
 800c6ce:	e000      	b.n	800c6d2 <xTaskGenericNotifyFromISR+0xf2>
					break;
 800c6d0:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c6d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c6d6:	2b01      	cmp	r3, #1
 800c6d8:	d146      	bne.n	800c768 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d00a      	beq.n	800c6f8 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 800c6e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6e6:	f383 8811 	msr	BASEPRI, r3
 800c6ea:	f3bf 8f6f 	isb	sy
 800c6ee:	f3bf 8f4f 	dsb	sy
 800c6f2:	617b      	str	r3, [r7, #20]
}
 800c6f4:	bf00      	nop
 800c6f6:	e7fe      	b.n	800c6f6 <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c6f8:	4b21      	ldr	r3, [pc, #132]	; (800c780 <xTaskGenericNotifyFromISR+0x1a0>)
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d11d      	bne.n	800c73c <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c702:	3304      	adds	r3, #4
 800c704:	4618      	mov	r0, r3
 800c706:	f7fd ff2a 	bl	800a55e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c70c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c70e:	4b1d      	ldr	r3, [pc, #116]	; (800c784 <xTaskGenericNotifyFromISR+0x1a4>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	429a      	cmp	r2, r3
 800c714:	d903      	bls.n	800c71e <xTaskGenericNotifyFromISR+0x13e>
 800c716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c71a:	4a1a      	ldr	r2, [pc, #104]	; (800c784 <xTaskGenericNotifyFromISR+0x1a4>)
 800c71c:	6013      	str	r3, [r2, #0]
 800c71e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c722:	4613      	mov	r3, r2
 800c724:	009b      	lsls	r3, r3, #2
 800c726:	4413      	add	r3, r2
 800c728:	009b      	lsls	r3, r3, #2
 800c72a:	4a17      	ldr	r2, [pc, #92]	; (800c788 <xTaskGenericNotifyFromISR+0x1a8>)
 800c72c:	441a      	add	r2, r3
 800c72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c730:	3304      	adds	r3, #4
 800c732:	4619      	mov	r1, r3
 800c734:	4610      	mov	r0, r2
 800c736:	f7fd feb5 	bl	800a4a4 <vListInsertEnd>
 800c73a:	e005      	b.n	800c748 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c73c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c73e:	3318      	adds	r3, #24
 800c740:	4619      	mov	r1, r3
 800c742:	4812      	ldr	r0, [pc, #72]	; (800c78c <xTaskGenericNotifyFromISR+0x1ac>)
 800c744:	f7fd feae 	bl	800a4a4 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c74a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c74c:	4b10      	ldr	r3, [pc, #64]	; (800c790 <xTaskGenericNotifyFromISR+0x1b0>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c752:	429a      	cmp	r2, r3
 800c754:	d908      	bls.n	800c768 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800c756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d002      	beq.n	800c762 <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800c75c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c75e:	2201      	movs	r2, #1
 800c760:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800c762:	4b0c      	ldr	r3, [pc, #48]	; (800c794 <xTaskGenericNotifyFromISR+0x1b4>)
 800c764:	2201      	movs	r2, #1
 800c766:	601a      	str	r2, [r3, #0]
 800c768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c76a:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	f383 8811 	msr	BASEPRI, r3
}
 800c772:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800c774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800c776:	4618      	mov	r0, r3
 800c778:	3738      	adds	r7, #56	; 0x38
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}
 800c77e:	bf00      	nop
 800c780:	200013b0 	.word	0x200013b0
 800c784:	20001390 	.word	0x20001390
 800c788:	20000eb8 	.word	0x20000eb8
 800c78c:	20001348 	.word	0x20001348
 800c790:	20000eb4 	.word	0x20000eb4
 800c794:	2000139c 	.word	0x2000139c

0800c798 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b084      	sub	sp, #16
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
 800c7a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c7a2:	4b21      	ldr	r3, [pc, #132]	; (800c828 <prvAddCurrentTaskToDelayedList+0x90>)
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c7a8:	4b20      	ldr	r3, [pc, #128]	; (800c82c <prvAddCurrentTaskToDelayedList+0x94>)
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	3304      	adds	r3, #4
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f7fd fed5 	bl	800a55e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7ba:	d10a      	bne.n	800c7d2 <prvAddCurrentTaskToDelayedList+0x3a>
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d007      	beq.n	800c7d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c7c2:	4b1a      	ldr	r3, [pc, #104]	; (800c82c <prvAddCurrentTaskToDelayedList+0x94>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	3304      	adds	r3, #4
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	4819      	ldr	r0, [pc, #100]	; (800c830 <prvAddCurrentTaskToDelayedList+0x98>)
 800c7cc:	f7fd fe6a 	bl	800a4a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c7d0:	e026      	b.n	800c820 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c7d2:	68fa      	ldr	r2, [r7, #12]
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	4413      	add	r3, r2
 800c7d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c7da:	4b14      	ldr	r3, [pc, #80]	; (800c82c <prvAddCurrentTaskToDelayedList+0x94>)
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	68ba      	ldr	r2, [r7, #8]
 800c7e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c7e2:	68ba      	ldr	r2, [r7, #8]
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	429a      	cmp	r2, r3
 800c7e8:	d209      	bcs.n	800c7fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c7ea:	4b12      	ldr	r3, [pc, #72]	; (800c834 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c7ec:	681a      	ldr	r2, [r3, #0]
 800c7ee:	4b0f      	ldr	r3, [pc, #60]	; (800c82c <prvAddCurrentTaskToDelayedList+0x94>)
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	3304      	adds	r3, #4
 800c7f4:	4619      	mov	r1, r3
 800c7f6:	4610      	mov	r0, r2
 800c7f8:	f7fd fe78 	bl	800a4ec <vListInsert>
}
 800c7fc:	e010      	b.n	800c820 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c7fe:	4b0e      	ldr	r3, [pc, #56]	; (800c838 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c800:	681a      	ldr	r2, [r3, #0]
 800c802:	4b0a      	ldr	r3, [pc, #40]	; (800c82c <prvAddCurrentTaskToDelayedList+0x94>)
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	3304      	adds	r3, #4
 800c808:	4619      	mov	r1, r3
 800c80a:	4610      	mov	r0, r2
 800c80c:	f7fd fe6e 	bl	800a4ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c810:	4b0a      	ldr	r3, [pc, #40]	; (800c83c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	68ba      	ldr	r2, [r7, #8]
 800c816:	429a      	cmp	r2, r3
 800c818:	d202      	bcs.n	800c820 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c81a:	4a08      	ldr	r2, [pc, #32]	; (800c83c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	6013      	str	r3, [r2, #0]
}
 800c820:	bf00      	nop
 800c822:	3710      	adds	r7, #16
 800c824:	46bd      	mov	sp, r7
 800c826:	bd80      	pop	{r7, pc}
 800c828:	2000138c 	.word	0x2000138c
 800c82c:	20000eb4 	.word	0x20000eb4
 800c830:	20001374 	.word	0x20001374
 800c834:	20001344 	.word	0x20001344
 800c838:	20001340 	.word	0x20001340
 800c83c:	200013a8 	.word	0x200013a8

0800c840 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b08a      	sub	sp, #40	; 0x28
 800c844:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c846:	2300      	movs	r3, #0
 800c848:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c84a:	f000 fb63 	bl	800cf14 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c84e:	4b1c      	ldr	r3, [pc, #112]	; (800c8c0 <xTimerCreateTimerTask+0x80>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d021      	beq.n	800c89a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c856:	2300      	movs	r3, #0
 800c858:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c85a:	2300      	movs	r3, #0
 800c85c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c85e:	1d3a      	adds	r2, r7, #4
 800c860:	f107 0108 	add.w	r1, r7, #8
 800c864:	f107 030c 	add.w	r3, r7, #12
 800c868:	4618      	mov	r0, r3
 800c86a:	f7fd fd83 	bl	800a374 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c86e:	6879      	ldr	r1, [r7, #4]
 800c870:	68bb      	ldr	r3, [r7, #8]
 800c872:	68fa      	ldr	r2, [r7, #12]
 800c874:	9202      	str	r2, [sp, #8]
 800c876:	9301      	str	r3, [sp, #4]
 800c878:	2302      	movs	r3, #2
 800c87a:	9300      	str	r3, [sp, #0]
 800c87c:	2300      	movs	r3, #0
 800c87e:	460a      	mov	r2, r1
 800c880:	4910      	ldr	r1, [pc, #64]	; (800c8c4 <xTimerCreateTimerTask+0x84>)
 800c882:	4811      	ldr	r0, [pc, #68]	; (800c8c8 <xTimerCreateTimerTask+0x88>)
 800c884:	f7fe fd98 	bl	800b3b8 <xTaskCreateStatic>
 800c888:	4603      	mov	r3, r0
 800c88a:	4a10      	ldr	r2, [pc, #64]	; (800c8cc <xTimerCreateTimerTask+0x8c>)
 800c88c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c88e:	4b0f      	ldr	r3, [pc, #60]	; (800c8cc <xTimerCreateTimerTask+0x8c>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d001      	beq.n	800c89a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c896:	2301      	movs	r3, #1
 800c898:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c89a:	697b      	ldr	r3, [r7, #20]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d10a      	bne.n	800c8b6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c8a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8a4:	f383 8811 	msr	BASEPRI, r3
 800c8a8:	f3bf 8f6f 	isb	sy
 800c8ac:	f3bf 8f4f 	dsb	sy
 800c8b0:	613b      	str	r3, [r7, #16]
}
 800c8b2:	bf00      	nop
 800c8b4:	e7fe      	b.n	800c8b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c8b6:	697b      	ldr	r3, [r7, #20]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3718      	adds	r7, #24
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}
 800c8c0:	200013e4 	.word	0x200013e4
 800c8c4:	0800f664 	.word	0x0800f664
 800c8c8:	0800cabd 	.word	0x0800cabd
 800c8cc:	200013e8 	.word	0x200013e8

0800c8d0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b088      	sub	sp, #32
 800c8d4:	af02      	add	r7, sp, #8
 800c8d6:	60f8      	str	r0, [r7, #12]
 800c8d8:	60b9      	str	r1, [r7, #8]
 800c8da:	607a      	str	r2, [r7, #4]
 800c8dc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800c8de:	202c      	movs	r0, #44	; 0x2c
 800c8e0:	f000 fdaa 	bl	800d438 <pvPortMalloc>
 800c8e4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800c8e6:	697b      	ldr	r3, [r7, #20]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d00d      	beq.n	800c908 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800c8ec:	697b      	ldr	r3, [r7, #20]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	9301      	str	r3, [sp, #4]
 800c8f8:	6a3b      	ldr	r3, [r7, #32]
 800c8fa:	9300      	str	r3, [sp, #0]
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	68b9      	ldr	r1, [r7, #8]
 800c902:	68f8      	ldr	r0, [r7, #12]
 800c904:	f000 f805 	bl	800c912 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800c908:	697b      	ldr	r3, [r7, #20]
	}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3718      	adds	r7, #24
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}

0800c912 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800c912:	b580      	push	{r7, lr}
 800c914:	b086      	sub	sp, #24
 800c916:	af00      	add	r7, sp, #0
 800c918:	60f8      	str	r0, [r7, #12]
 800c91a:	60b9      	str	r1, [r7, #8]
 800c91c:	607a      	str	r2, [r7, #4]
 800c91e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d10a      	bne.n	800c93c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800c926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c92a:	f383 8811 	msr	BASEPRI, r3
 800c92e:	f3bf 8f6f 	isb	sy
 800c932:	f3bf 8f4f 	dsb	sy
 800c936:	617b      	str	r3, [r7, #20]
}
 800c938:	bf00      	nop
 800c93a:	e7fe      	b.n	800c93a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800c93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d01e      	beq.n	800c980 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800c942:	f000 fae7 	bl	800cf14 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800c946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c948:	68fa      	ldr	r2, [r7, #12]
 800c94a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800c94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c94e:	68ba      	ldr	r2, [r7, #8]
 800c950:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800c952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c954:	683a      	ldr	r2, [r7, #0]
 800c956:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800c958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c95a:	6a3a      	ldr	r2, [r7, #32]
 800c95c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800c95e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c960:	3304      	adds	r3, #4
 800c962:	4618      	mov	r0, r3
 800c964:	f7fd fd91 	bl	800a48a <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d008      	beq.n	800c980 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800c96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c970:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c974:	f043 0304 	orr.w	r3, r3, #4
 800c978:	b2da      	uxtb	r2, r3
 800c97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c97c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800c980:	bf00      	nop
 800c982:	3718      	adds	r7, #24
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}

0800c988 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	b08a      	sub	sp, #40	; 0x28
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	60f8      	str	r0, [r7, #12]
 800c990:	60b9      	str	r1, [r7, #8]
 800c992:	607a      	str	r2, [r7, #4]
 800c994:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c996:	2300      	movs	r3, #0
 800c998:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d10a      	bne.n	800c9b6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a4:	f383 8811 	msr	BASEPRI, r3
 800c9a8:	f3bf 8f6f 	isb	sy
 800c9ac:	f3bf 8f4f 	dsb	sy
 800c9b0:	623b      	str	r3, [r7, #32]
}
 800c9b2:	bf00      	nop
 800c9b4:	e7fe      	b.n	800c9b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c9b6:	4b1a      	ldr	r3, [pc, #104]	; (800ca20 <xTimerGenericCommand+0x98>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d02a      	beq.n	800ca14 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c9be:	68bb      	ldr	r3, [r7, #8]
 800c9c0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	2b05      	cmp	r3, #5
 800c9ce:	dc18      	bgt.n	800ca02 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c9d0:	f7ff fb22 	bl	800c018 <xTaskGetSchedulerState>
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	d109      	bne.n	800c9ee <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c9da:	4b11      	ldr	r3, [pc, #68]	; (800ca20 <xTimerGenericCommand+0x98>)
 800c9dc:	6818      	ldr	r0, [r3, #0]
 800c9de:	f107 0110 	add.w	r1, r7, #16
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c9e6:	f7fd ff8d 	bl	800a904 <xQueueGenericSend>
 800c9ea:	6278      	str	r0, [r7, #36]	; 0x24
 800c9ec:	e012      	b.n	800ca14 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c9ee:	4b0c      	ldr	r3, [pc, #48]	; (800ca20 <xTimerGenericCommand+0x98>)
 800c9f0:	6818      	ldr	r0, [r3, #0]
 800c9f2:	f107 0110 	add.w	r1, r7, #16
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	f7fd ff83 	bl	800a904 <xQueueGenericSend>
 800c9fe:	6278      	str	r0, [r7, #36]	; 0x24
 800ca00:	e008      	b.n	800ca14 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ca02:	4b07      	ldr	r3, [pc, #28]	; (800ca20 <xTimerGenericCommand+0x98>)
 800ca04:	6818      	ldr	r0, [r3, #0]
 800ca06:	f107 0110 	add.w	r1, r7, #16
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	683a      	ldr	r2, [r7, #0]
 800ca0e:	f7fe f877 	bl	800ab00 <xQueueGenericSendFromISR>
 800ca12:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ca14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3728      	adds	r7, #40	; 0x28
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}
 800ca1e:	bf00      	nop
 800ca20:	200013e4 	.word	0x200013e4

0800ca24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b088      	sub	sp, #32
 800ca28:	af02      	add	r7, sp, #8
 800ca2a:	6078      	str	r0, [r7, #4]
 800ca2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca2e:	4b22      	ldr	r3, [pc, #136]	; (800cab8 <prvProcessExpiredTimer+0x94>)
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	68db      	ldr	r3, [r3, #12]
 800ca36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	3304      	adds	r3, #4
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f7fd fd8e 	bl	800a55e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca48:	f003 0304 	and.w	r3, r3, #4
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d022      	beq.n	800ca96 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	699a      	ldr	r2, [r3, #24]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	18d1      	adds	r1, r2, r3
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	683a      	ldr	r2, [r7, #0]
 800ca5c:	6978      	ldr	r0, [r7, #20]
 800ca5e:	f000 f8d1 	bl	800cc04 <prvInsertTimerInActiveList>
 800ca62:	4603      	mov	r3, r0
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d01f      	beq.n	800caa8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca68:	2300      	movs	r3, #0
 800ca6a:	9300      	str	r3, [sp, #0]
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	687a      	ldr	r2, [r7, #4]
 800ca70:	2100      	movs	r1, #0
 800ca72:	6978      	ldr	r0, [r7, #20]
 800ca74:	f7ff ff88 	bl	800c988 <xTimerGenericCommand>
 800ca78:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d113      	bne.n	800caa8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ca80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca84:	f383 8811 	msr	BASEPRI, r3
 800ca88:	f3bf 8f6f 	isb	sy
 800ca8c:	f3bf 8f4f 	dsb	sy
 800ca90:	60fb      	str	r3, [r7, #12]
}
 800ca92:	bf00      	nop
 800ca94:	e7fe      	b.n	800ca94 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca96:	697b      	ldr	r3, [r7, #20]
 800ca98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca9c:	f023 0301 	bic.w	r3, r3, #1
 800caa0:	b2da      	uxtb	r2, r3
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	6a1b      	ldr	r3, [r3, #32]
 800caac:	6978      	ldr	r0, [r7, #20]
 800caae:	4798      	blx	r3
}
 800cab0:	bf00      	nop
 800cab2:	3718      	adds	r7, #24
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}
 800cab8:	200013dc 	.word	0x200013dc

0800cabc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b084      	sub	sp, #16
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cac4:	f107 0308 	add.w	r3, r7, #8
 800cac8:	4618      	mov	r0, r3
 800caca:	f000 f857 	bl	800cb7c <prvGetNextExpireTime>
 800cace:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	4619      	mov	r1, r3
 800cad4:	68f8      	ldr	r0, [r7, #12]
 800cad6:	f000 f803 	bl	800cae0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cada:	f000 f8d5 	bl	800cc88 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cade:	e7f1      	b.n	800cac4 <prvTimerTask+0x8>

0800cae0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b084      	sub	sp, #16
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
 800cae8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800caea:	f7fe fea1 	bl	800b830 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800caee:	f107 0308 	add.w	r3, r7, #8
 800caf2:	4618      	mov	r0, r3
 800caf4:	f000 f866 	bl	800cbc4 <prvSampleTimeNow>
 800caf8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d130      	bne.n	800cb62 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d10a      	bne.n	800cb1c <prvProcessTimerOrBlockTask+0x3c>
 800cb06:	687a      	ldr	r2, [r7, #4]
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d806      	bhi.n	800cb1c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cb0e:	f7fe fe9d 	bl	800b84c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cb12:	68f9      	ldr	r1, [r7, #12]
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	f7ff ff85 	bl	800ca24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cb1a:	e024      	b.n	800cb66 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d008      	beq.n	800cb34 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cb22:	4b13      	ldr	r3, [pc, #76]	; (800cb70 <prvProcessTimerOrBlockTask+0x90>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d101      	bne.n	800cb30 <prvProcessTimerOrBlockTask+0x50>
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	e000      	b.n	800cb32 <prvProcessTimerOrBlockTask+0x52>
 800cb30:	2300      	movs	r3, #0
 800cb32:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cb34:	4b0f      	ldr	r3, [pc, #60]	; (800cb74 <prvProcessTimerOrBlockTask+0x94>)
 800cb36:	6818      	ldr	r0, [r3, #0]
 800cb38:	687a      	ldr	r2, [r7, #4]
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	1ad3      	subs	r3, r2, r3
 800cb3e:	683a      	ldr	r2, [r7, #0]
 800cb40:	4619      	mov	r1, r3
 800cb42:	f7fe fc05 	bl	800b350 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cb46:	f7fe fe81 	bl	800b84c <xTaskResumeAll>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d10a      	bne.n	800cb66 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cb50:	4b09      	ldr	r3, [pc, #36]	; (800cb78 <prvProcessTimerOrBlockTask+0x98>)
 800cb52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb56:	601a      	str	r2, [r3, #0]
 800cb58:	f3bf 8f4f 	dsb	sy
 800cb5c:	f3bf 8f6f 	isb	sy
}
 800cb60:	e001      	b.n	800cb66 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cb62:	f7fe fe73 	bl	800b84c <xTaskResumeAll>
}
 800cb66:	bf00      	nop
 800cb68:	3710      	adds	r7, #16
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	200013e0 	.word	0x200013e0
 800cb74:	200013e4 	.word	0x200013e4
 800cb78:	e000ed04 	.word	0xe000ed04

0800cb7c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cb7c:	b480      	push	{r7}
 800cb7e:	b085      	sub	sp, #20
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cb84:	4b0e      	ldr	r3, [pc, #56]	; (800cbc0 <prvGetNextExpireTime+0x44>)
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d101      	bne.n	800cb92 <prvGetNextExpireTime+0x16>
 800cb8e:	2201      	movs	r2, #1
 800cb90:	e000      	b.n	800cb94 <prvGetNextExpireTime+0x18>
 800cb92:	2200      	movs	r2, #0
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d105      	bne.n	800cbac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cba0:	4b07      	ldr	r3, [pc, #28]	; (800cbc0 <prvGetNextExpireTime+0x44>)
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	60fb      	str	r3, [r7, #12]
 800cbaa:	e001      	b.n	800cbb0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cbac:	2300      	movs	r3, #0
 800cbae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	3714      	adds	r7, #20
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr
 800cbbe:	bf00      	nop
 800cbc0:	200013dc 	.word	0x200013dc

0800cbc4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b084      	sub	sp, #16
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cbcc:	f7fe fedc 	bl	800b988 <xTaskGetTickCount>
 800cbd0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cbd2:	4b0b      	ldr	r3, [pc, #44]	; (800cc00 <prvSampleTimeNow+0x3c>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	68fa      	ldr	r2, [r7, #12]
 800cbd8:	429a      	cmp	r2, r3
 800cbda:	d205      	bcs.n	800cbe8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cbdc:	f000 f936 	bl	800ce4c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2201      	movs	r2, #1
 800cbe4:	601a      	str	r2, [r3, #0]
 800cbe6:	e002      	b.n	800cbee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	2200      	movs	r2, #0
 800cbec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cbee:	4a04      	ldr	r2, [pc, #16]	; (800cc00 <prvSampleTimeNow+0x3c>)
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3710      	adds	r7, #16
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
 800cbfe:	bf00      	nop
 800cc00:	200013ec 	.word	0x200013ec

0800cc04 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b086      	sub	sp, #24
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	60f8      	str	r0, [r7, #12]
 800cc0c:	60b9      	str	r1, [r7, #8]
 800cc0e:	607a      	str	r2, [r7, #4]
 800cc10:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cc12:	2300      	movs	r3, #0
 800cc14:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	68ba      	ldr	r2, [r7, #8]
 800cc1a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	68fa      	ldr	r2, [r7, #12]
 800cc20:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cc22:	68ba      	ldr	r2, [r7, #8]
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d812      	bhi.n	800cc50 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc2a:	687a      	ldr	r2, [r7, #4]
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	1ad2      	subs	r2, r2, r3
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	699b      	ldr	r3, [r3, #24]
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d302      	bcc.n	800cc3e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cc38:	2301      	movs	r3, #1
 800cc3a:	617b      	str	r3, [r7, #20]
 800cc3c:	e01b      	b.n	800cc76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cc3e:	4b10      	ldr	r3, [pc, #64]	; (800cc80 <prvInsertTimerInActiveList+0x7c>)
 800cc40:	681a      	ldr	r2, [r3, #0]
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	3304      	adds	r3, #4
 800cc46:	4619      	mov	r1, r3
 800cc48:	4610      	mov	r0, r2
 800cc4a:	f7fd fc4f 	bl	800a4ec <vListInsert>
 800cc4e:	e012      	b.n	800cc76 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cc50:	687a      	ldr	r2, [r7, #4]
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	429a      	cmp	r2, r3
 800cc56:	d206      	bcs.n	800cc66 <prvInsertTimerInActiveList+0x62>
 800cc58:	68ba      	ldr	r2, [r7, #8]
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d302      	bcc.n	800cc66 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cc60:	2301      	movs	r3, #1
 800cc62:	617b      	str	r3, [r7, #20]
 800cc64:	e007      	b.n	800cc76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cc66:	4b07      	ldr	r3, [pc, #28]	; (800cc84 <prvInsertTimerInActiveList+0x80>)
 800cc68:	681a      	ldr	r2, [r3, #0]
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	3304      	adds	r3, #4
 800cc6e:	4619      	mov	r1, r3
 800cc70:	4610      	mov	r0, r2
 800cc72:	f7fd fc3b 	bl	800a4ec <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cc76:	697b      	ldr	r3, [r7, #20]
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3718      	adds	r7, #24
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}
 800cc80:	200013e0 	.word	0x200013e0
 800cc84:	200013dc 	.word	0x200013dc

0800cc88 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b08e      	sub	sp, #56	; 0x38
 800cc8c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cc8e:	e0ca      	b.n	800ce26 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	da18      	bge.n	800ccc8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cc96:	1d3b      	adds	r3, r7, #4
 800cc98:	3304      	adds	r3, #4
 800cc9a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cc9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d10a      	bne.n	800ccb8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800cca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cca6:	f383 8811 	msr	BASEPRI, r3
 800ccaa:	f3bf 8f6f 	isb	sy
 800ccae:	f3bf 8f4f 	dsb	sy
 800ccb2:	61fb      	str	r3, [r7, #28]
}
 800ccb4:	bf00      	nop
 800ccb6:	e7fe      	b.n	800ccb6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ccb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ccbe:	6850      	ldr	r0, [r2, #4]
 800ccc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ccc2:	6892      	ldr	r2, [r2, #8]
 800ccc4:	4611      	mov	r1, r2
 800ccc6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	f2c0 80ab 	blt.w	800ce26 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ccd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccd6:	695b      	ldr	r3, [r3, #20]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d004      	beq.n	800cce6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ccdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccde:	3304      	adds	r3, #4
 800cce0:	4618      	mov	r0, r3
 800cce2:	f7fd fc3c 	bl	800a55e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cce6:	463b      	mov	r3, r7
 800cce8:	4618      	mov	r0, r3
 800ccea:	f7ff ff6b 	bl	800cbc4 <prvSampleTimeNow>
 800ccee:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2b09      	cmp	r3, #9
 800ccf4:	f200 8096 	bhi.w	800ce24 <prvProcessReceivedCommands+0x19c>
 800ccf8:	a201      	add	r2, pc, #4	; (adr r2, 800cd00 <prvProcessReceivedCommands+0x78>)
 800ccfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccfe:	bf00      	nop
 800cd00:	0800cd29 	.word	0x0800cd29
 800cd04:	0800cd29 	.word	0x0800cd29
 800cd08:	0800cd29 	.word	0x0800cd29
 800cd0c:	0800cd9d 	.word	0x0800cd9d
 800cd10:	0800cdb1 	.word	0x0800cdb1
 800cd14:	0800cdfb 	.word	0x0800cdfb
 800cd18:	0800cd29 	.word	0x0800cd29
 800cd1c:	0800cd29 	.word	0x0800cd29
 800cd20:	0800cd9d 	.word	0x0800cd9d
 800cd24:	0800cdb1 	.word	0x0800cdb1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cd28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd2e:	f043 0301 	orr.w	r3, r3, #1
 800cd32:	b2da      	uxtb	r2, r3
 800cd34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cd3a:	68ba      	ldr	r2, [r7, #8]
 800cd3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd3e:	699b      	ldr	r3, [r3, #24]
 800cd40:	18d1      	adds	r1, r2, r3
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cd48:	f7ff ff5c 	bl	800cc04 <prvInsertTimerInActiveList>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d069      	beq.n	800ce26 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cd52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd54:	6a1b      	ldr	r3, [r3, #32]
 800cd56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cd58:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cd5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd60:	f003 0304 	and.w	r3, r3, #4
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d05e      	beq.n	800ce26 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cd68:	68ba      	ldr	r2, [r7, #8]
 800cd6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd6c:	699b      	ldr	r3, [r3, #24]
 800cd6e:	441a      	add	r2, r3
 800cd70:	2300      	movs	r3, #0
 800cd72:	9300      	str	r3, [sp, #0]
 800cd74:	2300      	movs	r3, #0
 800cd76:	2100      	movs	r1, #0
 800cd78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cd7a:	f7ff fe05 	bl	800c988 <xTimerGenericCommand>
 800cd7e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cd80:	6a3b      	ldr	r3, [r7, #32]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d14f      	bne.n	800ce26 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800cd86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd8a:	f383 8811 	msr	BASEPRI, r3
 800cd8e:	f3bf 8f6f 	isb	sy
 800cd92:	f3bf 8f4f 	dsb	sy
 800cd96:	61bb      	str	r3, [r7, #24]
}
 800cd98:	bf00      	nop
 800cd9a:	e7fe      	b.n	800cd9a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cda2:	f023 0301 	bic.w	r3, r3, #1
 800cda6:	b2da      	uxtb	r2, r3
 800cda8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800cdae:	e03a      	b.n	800ce26 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cdb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cdb6:	f043 0301 	orr.w	r3, r3, #1
 800cdba:	b2da      	uxtb	r2, r3
 800cdbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cdc2:	68ba      	ldr	r2, [r7, #8]
 800cdc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdc6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cdc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdca:	699b      	ldr	r3, [r3, #24]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d10a      	bne.n	800cde6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800cdd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdd4:	f383 8811 	msr	BASEPRI, r3
 800cdd8:	f3bf 8f6f 	isb	sy
 800cddc:	f3bf 8f4f 	dsb	sy
 800cde0:	617b      	str	r3, [r7, #20]
}
 800cde2:	bf00      	nop
 800cde4:	e7fe      	b.n	800cde4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cde6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cde8:	699a      	ldr	r2, [r3, #24]
 800cdea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdec:	18d1      	adds	r1, r2, r3
 800cdee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cdf2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cdf4:	f7ff ff06 	bl	800cc04 <prvInsertTimerInActiveList>
					break;
 800cdf8:	e015      	b.n	800ce26 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cdfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdfc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ce00:	f003 0302 	and.w	r3, r3, #2
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d103      	bne.n	800ce10 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ce08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce0a:	f000 fbe1 	bl	800d5d0 <vPortFree>
 800ce0e:	e00a      	b.n	800ce26 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ce10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ce16:	f023 0301 	bic.w	r3, r3, #1
 800ce1a:	b2da      	uxtb	r2, r3
 800ce1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ce22:	e000      	b.n	800ce26 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800ce24:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ce26:	4b08      	ldr	r3, [pc, #32]	; (800ce48 <prvProcessReceivedCommands+0x1c0>)
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	1d39      	adds	r1, r7, #4
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f7fd ff02 	bl	800ac38 <xQueueReceive>
 800ce34:	4603      	mov	r3, r0
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	f47f af2a 	bne.w	800cc90 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ce3c:	bf00      	nop
 800ce3e:	bf00      	nop
 800ce40:	3730      	adds	r7, #48	; 0x30
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
 800ce46:	bf00      	nop
 800ce48:	200013e4 	.word	0x200013e4

0800ce4c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b088      	sub	sp, #32
 800ce50:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ce52:	e048      	b.n	800cee6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ce54:	4b2d      	ldr	r3, [pc, #180]	; (800cf0c <prvSwitchTimerLists+0xc0>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	68db      	ldr	r3, [r3, #12]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce5e:	4b2b      	ldr	r3, [pc, #172]	; (800cf0c <prvSwitchTimerLists+0xc0>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	68db      	ldr	r3, [r3, #12]
 800ce64:	68db      	ldr	r3, [r3, #12]
 800ce66:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	3304      	adds	r3, #4
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f7fd fb76 	bl	800a55e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	6a1b      	ldr	r3, [r3, #32]
 800ce76:	68f8      	ldr	r0, [r7, #12]
 800ce78:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ce80:	f003 0304 	and.w	r3, r3, #4
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d02e      	beq.n	800cee6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	699b      	ldr	r3, [r3, #24]
 800ce8c:	693a      	ldr	r2, [r7, #16]
 800ce8e:	4413      	add	r3, r2
 800ce90:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ce92:	68ba      	ldr	r2, [r7, #8]
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	429a      	cmp	r2, r3
 800ce98:	d90e      	bls.n	800ceb8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	68ba      	ldr	r2, [r7, #8]
 800ce9e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	68fa      	ldr	r2, [r7, #12]
 800cea4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cea6:	4b19      	ldr	r3, [pc, #100]	; (800cf0c <prvSwitchTimerLists+0xc0>)
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	3304      	adds	r3, #4
 800ceae:	4619      	mov	r1, r3
 800ceb0:	4610      	mov	r0, r2
 800ceb2:	f7fd fb1b 	bl	800a4ec <vListInsert>
 800ceb6:	e016      	b.n	800cee6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ceb8:	2300      	movs	r3, #0
 800ceba:	9300      	str	r3, [sp, #0]
 800cebc:	2300      	movs	r3, #0
 800cebe:	693a      	ldr	r2, [r7, #16]
 800cec0:	2100      	movs	r1, #0
 800cec2:	68f8      	ldr	r0, [r7, #12]
 800cec4:	f7ff fd60 	bl	800c988 <xTimerGenericCommand>
 800cec8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d10a      	bne.n	800cee6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ced0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ced4:	f383 8811 	msr	BASEPRI, r3
 800ced8:	f3bf 8f6f 	isb	sy
 800cedc:	f3bf 8f4f 	dsb	sy
 800cee0:	603b      	str	r3, [r7, #0]
}
 800cee2:	bf00      	nop
 800cee4:	e7fe      	b.n	800cee4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cee6:	4b09      	ldr	r3, [pc, #36]	; (800cf0c <prvSwitchTimerLists+0xc0>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d1b1      	bne.n	800ce54 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cef0:	4b06      	ldr	r3, [pc, #24]	; (800cf0c <prvSwitchTimerLists+0xc0>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cef6:	4b06      	ldr	r3, [pc, #24]	; (800cf10 <prvSwitchTimerLists+0xc4>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	4a04      	ldr	r2, [pc, #16]	; (800cf0c <prvSwitchTimerLists+0xc0>)
 800cefc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cefe:	4a04      	ldr	r2, [pc, #16]	; (800cf10 <prvSwitchTimerLists+0xc4>)
 800cf00:	697b      	ldr	r3, [r7, #20]
 800cf02:	6013      	str	r3, [r2, #0]
}
 800cf04:	bf00      	nop
 800cf06:	3718      	adds	r7, #24
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	bd80      	pop	{r7, pc}
 800cf0c:	200013dc 	.word	0x200013dc
 800cf10:	200013e0 	.word	0x200013e0

0800cf14 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b082      	sub	sp, #8
 800cf18:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cf1a:	f000 f96b 	bl	800d1f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cf1e:	4b15      	ldr	r3, [pc, #84]	; (800cf74 <prvCheckForValidListAndQueue+0x60>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d120      	bne.n	800cf68 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cf26:	4814      	ldr	r0, [pc, #80]	; (800cf78 <prvCheckForValidListAndQueue+0x64>)
 800cf28:	f7fd fa8f 	bl	800a44a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cf2c:	4813      	ldr	r0, [pc, #76]	; (800cf7c <prvCheckForValidListAndQueue+0x68>)
 800cf2e:	f7fd fa8c 	bl	800a44a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cf32:	4b13      	ldr	r3, [pc, #76]	; (800cf80 <prvCheckForValidListAndQueue+0x6c>)
 800cf34:	4a10      	ldr	r2, [pc, #64]	; (800cf78 <prvCheckForValidListAndQueue+0x64>)
 800cf36:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cf38:	4b12      	ldr	r3, [pc, #72]	; (800cf84 <prvCheckForValidListAndQueue+0x70>)
 800cf3a:	4a10      	ldr	r2, [pc, #64]	; (800cf7c <prvCheckForValidListAndQueue+0x68>)
 800cf3c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cf3e:	2300      	movs	r3, #0
 800cf40:	9300      	str	r3, [sp, #0]
 800cf42:	4b11      	ldr	r3, [pc, #68]	; (800cf88 <prvCheckForValidListAndQueue+0x74>)
 800cf44:	4a11      	ldr	r2, [pc, #68]	; (800cf8c <prvCheckForValidListAndQueue+0x78>)
 800cf46:	2110      	movs	r1, #16
 800cf48:	200a      	movs	r0, #10
 800cf4a:	f7fd fb9b 	bl	800a684 <xQueueGenericCreateStatic>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	4a08      	ldr	r2, [pc, #32]	; (800cf74 <prvCheckForValidListAndQueue+0x60>)
 800cf52:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cf54:	4b07      	ldr	r3, [pc, #28]	; (800cf74 <prvCheckForValidListAndQueue+0x60>)
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d005      	beq.n	800cf68 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cf5c:	4b05      	ldr	r3, [pc, #20]	; (800cf74 <prvCheckForValidListAndQueue+0x60>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	490b      	ldr	r1, [pc, #44]	; (800cf90 <prvCheckForValidListAndQueue+0x7c>)
 800cf62:	4618      	mov	r0, r3
 800cf64:	f7fe f9a0 	bl	800b2a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cf68:	f000 f974 	bl	800d254 <vPortExitCritical>
}
 800cf6c:	bf00      	nop
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	200013e4 	.word	0x200013e4
 800cf78:	200013b4 	.word	0x200013b4
 800cf7c:	200013c8 	.word	0x200013c8
 800cf80:	200013dc 	.word	0x200013dc
 800cf84:	200013e0 	.word	0x200013e0
 800cf88:	20001490 	.word	0x20001490
 800cf8c:	200013f0 	.word	0x200013f0
 800cf90:	0800f66c 	.word	0x0800f66c

0800cf94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cf94:	b480      	push	{r7}
 800cf96:	b085      	sub	sp, #20
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	60f8      	str	r0, [r7, #12]
 800cf9c:	60b9      	str	r1, [r7, #8]
 800cf9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	3b04      	subs	r3, #4
 800cfa4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cfac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	3b04      	subs	r3, #4
 800cfb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	f023 0201 	bic.w	r2, r3, #1
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	3b04      	subs	r3, #4
 800cfc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cfc4:	4a0c      	ldr	r2, [pc, #48]	; (800cff8 <pxPortInitialiseStack+0x64>)
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	3b14      	subs	r3, #20
 800cfce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cfd0:	687a      	ldr	r2, [r7, #4]
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	3b04      	subs	r3, #4
 800cfda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	f06f 0202 	mvn.w	r2, #2
 800cfe2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	3b20      	subs	r3, #32
 800cfe8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cfea:	68fb      	ldr	r3, [r7, #12]
}
 800cfec:	4618      	mov	r0, r3
 800cfee:	3714      	adds	r7, #20
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr
 800cff8:	0800cffd 	.word	0x0800cffd

0800cffc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cffc:	b480      	push	{r7}
 800cffe:	b085      	sub	sp, #20
 800d000:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d002:	2300      	movs	r3, #0
 800d004:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d006:	4b12      	ldr	r3, [pc, #72]	; (800d050 <prvTaskExitError+0x54>)
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d00e:	d00a      	beq.n	800d026 <prvTaskExitError+0x2a>
	__asm volatile
 800d010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d014:	f383 8811 	msr	BASEPRI, r3
 800d018:	f3bf 8f6f 	isb	sy
 800d01c:	f3bf 8f4f 	dsb	sy
 800d020:	60fb      	str	r3, [r7, #12]
}
 800d022:	bf00      	nop
 800d024:	e7fe      	b.n	800d024 <prvTaskExitError+0x28>
	__asm volatile
 800d026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d02a:	f383 8811 	msr	BASEPRI, r3
 800d02e:	f3bf 8f6f 	isb	sy
 800d032:	f3bf 8f4f 	dsb	sy
 800d036:	60bb      	str	r3, [r7, #8]
}
 800d038:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d03a:	bf00      	nop
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d0fc      	beq.n	800d03c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d042:	bf00      	nop
 800d044:	bf00      	nop
 800d046:	3714      	adds	r7, #20
 800d048:	46bd      	mov	sp, r7
 800d04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04e:	4770      	bx	lr
 800d050:	2000005c 	.word	0x2000005c
	...

0800d060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d060:	4b07      	ldr	r3, [pc, #28]	; (800d080 <pxCurrentTCBConst2>)
 800d062:	6819      	ldr	r1, [r3, #0]
 800d064:	6808      	ldr	r0, [r1, #0]
 800d066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d06a:	f380 8809 	msr	PSP, r0
 800d06e:	f3bf 8f6f 	isb	sy
 800d072:	f04f 0000 	mov.w	r0, #0
 800d076:	f380 8811 	msr	BASEPRI, r0
 800d07a:	4770      	bx	lr
 800d07c:	f3af 8000 	nop.w

0800d080 <pxCurrentTCBConst2>:
 800d080:	20000eb4 	.word	0x20000eb4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d084:	bf00      	nop
 800d086:	bf00      	nop

0800d088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d088:	4808      	ldr	r0, [pc, #32]	; (800d0ac <prvPortStartFirstTask+0x24>)
 800d08a:	6800      	ldr	r0, [r0, #0]
 800d08c:	6800      	ldr	r0, [r0, #0]
 800d08e:	f380 8808 	msr	MSP, r0
 800d092:	f04f 0000 	mov.w	r0, #0
 800d096:	f380 8814 	msr	CONTROL, r0
 800d09a:	b662      	cpsie	i
 800d09c:	b661      	cpsie	f
 800d09e:	f3bf 8f4f 	dsb	sy
 800d0a2:	f3bf 8f6f 	isb	sy
 800d0a6:	df00      	svc	0
 800d0a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d0aa:	bf00      	nop
 800d0ac:	e000ed08 	.word	0xe000ed08

0800d0b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b086      	sub	sp, #24
 800d0b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d0b6:	4b46      	ldr	r3, [pc, #280]	; (800d1d0 <xPortStartScheduler+0x120>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4a46      	ldr	r2, [pc, #280]	; (800d1d4 <xPortStartScheduler+0x124>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d10a      	bne.n	800d0d6 <xPortStartScheduler+0x26>
	__asm volatile
 800d0c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c4:	f383 8811 	msr	BASEPRI, r3
 800d0c8:	f3bf 8f6f 	isb	sy
 800d0cc:	f3bf 8f4f 	dsb	sy
 800d0d0:	613b      	str	r3, [r7, #16]
}
 800d0d2:	bf00      	nop
 800d0d4:	e7fe      	b.n	800d0d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d0d6:	4b3e      	ldr	r3, [pc, #248]	; (800d1d0 <xPortStartScheduler+0x120>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a3f      	ldr	r2, [pc, #252]	; (800d1d8 <xPortStartScheduler+0x128>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d10a      	bne.n	800d0f6 <xPortStartScheduler+0x46>
	__asm volatile
 800d0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0e4:	f383 8811 	msr	BASEPRI, r3
 800d0e8:	f3bf 8f6f 	isb	sy
 800d0ec:	f3bf 8f4f 	dsb	sy
 800d0f0:	60fb      	str	r3, [r7, #12]
}
 800d0f2:	bf00      	nop
 800d0f4:	e7fe      	b.n	800d0f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d0f6:	4b39      	ldr	r3, [pc, #228]	; (800d1dc <xPortStartScheduler+0x12c>)
 800d0f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d0fa:	697b      	ldr	r3, [r7, #20]
 800d0fc:	781b      	ldrb	r3, [r3, #0]
 800d0fe:	b2db      	uxtb	r3, r3
 800d100:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d102:	697b      	ldr	r3, [r7, #20]
 800d104:	22ff      	movs	r2, #255	; 0xff
 800d106:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d108:	697b      	ldr	r3, [r7, #20]
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	b2db      	uxtb	r3, r3
 800d10e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d110:	78fb      	ldrb	r3, [r7, #3]
 800d112:	b2db      	uxtb	r3, r3
 800d114:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d118:	b2da      	uxtb	r2, r3
 800d11a:	4b31      	ldr	r3, [pc, #196]	; (800d1e0 <xPortStartScheduler+0x130>)
 800d11c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d11e:	4b31      	ldr	r3, [pc, #196]	; (800d1e4 <xPortStartScheduler+0x134>)
 800d120:	2207      	movs	r2, #7
 800d122:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d124:	e009      	b.n	800d13a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d126:	4b2f      	ldr	r3, [pc, #188]	; (800d1e4 <xPortStartScheduler+0x134>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	3b01      	subs	r3, #1
 800d12c:	4a2d      	ldr	r2, [pc, #180]	; (800d1e4 <xPortStartScheduler+0x134>)
 800d12e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d130:	78fb      	ldrb	r3, [r7, #3]
 800d132:	b2db      	uxtb	r3, r3
 800d134:	005b      	lsls	r3, r3, #1
 800d136:	b2db      	uxtb	r3, r3
 800d138:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d13a:	78fb      	ldrb	r3, [r7, #3]
 800d13c:	b2db      	uxtb	r3, r3
 800d13e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d142:	2b80      	cmp	r3, #128	; 0x80
 800d144:	d0ef      	beq.n	800d126 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d146:	4b27      	ldr	r3, [pc, #156]	; (800d1e4 <xPortStartScheduler+0x134>)
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	f1c3 0307 	rsb	r3, r3, #7
 800d14e:	2b04      	cmp	r3, #4
 800d150:	d00a      	beq.n	800d168 <xPortStartScheduler+0xb8>
	__asm volatile
 800d152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d156:	f383 8811 	msr	BASEPRI, r3
 800d15a:	f3bf 8f6f 	isb	sy
 800d15e:	f3bf 8f4f 	dsb	sy
 800d162:	60bb      	str	r3, [r7, #8]
}
 800d164:	bf00      	nop
 800d166:	e7fe      	b.n	800d166 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d168:	4b1e      	ldr	r3, [pc, #120]	; (800d1e4 <xPortStartScheduler+0x134>)
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	021b      	lsls	r3, r3, #8
 800d16e:	4a1d      	ldr	r2, [pc, #116]	; (800d1e4 <xPortStartScheduler+0x134>)
 800d170:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d172:	4b1c      	ldr	r3, [pc, #112]	; (800d1e4 <xPortStartScheduler+0x134>)
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d17a:	4a1a      	ldr	r2, [pc, #104]	; (800d1e4 <xPortStartScheduler+0x134>)
 800d17c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	b2da      	uxtb	r2, r3
 800d182:	697b      	ldr	r3, [r7, #20]
 800d184:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d186:	4b18      	ldr	r3, [pc, #96]	; (800d1e8 <xPortStartScheduler+0x138>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	4a17      	ldr	r2, [pc, #92]	; (800d1e8 <xPortStartScheduler+0x138>)
 800d18c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d190:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d192:	4b15      	ldr	r3, [pc, #84]	; (800d1e8 <xPortStartScheduler+0x138>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	4a14      	ldr	r2, [pc, #80]	; (800d1e8 <xPortStartScheduler+0x138>)
 800d198:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d19c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d19e:	f000 f8dd 	bl	800d35c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d1a2:	4b12      	ldr	r3, [pc, #72]	; (800d1ec <xPortStartScheduler+0x13c>)
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d1a8:	f000 f8fc 	bl	800d3a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d1ac:	4b10      	ldr	r3, [pc, #64]	; (800d1f0 <xPortStartScheduler+0x140>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	4a0f      	ldr	r2, [pc, #60]	; (800d1f0 <xPortStartScheduler+0x140>)
 800d1b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d1b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d1b8:	f7ff ff66 	bl	800d088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d1bc:	f7fe fcc0 	bl	800bb40 <vTaskSwitchContext>
	prvTaskExitError();
 800d1c0:	f7ff ff1c 	bl	800cffc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d1c4:	2300      	movs	r3, #0
}
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	3718      	adds	r7, #24
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	bd80      	pop	{r7, pc}
 800d1ce:	bf00      	nop
 800d1d0:	e000ed00 	.word	0xe000ed00
 800d1d4:	410fc271 	.word	0x410fc271
 800d1d8:	410fc270 	.word	0x410fc270
 800d1dc:	e000e400 	.word	0xe000e400
 800d1e0:	200014e0 	.word	0x200014e0
 800d1e4:	200014e4 	.word	0x200014e4
 800d1e8:	e000ed20 	.word	0xe000ed20
 800d1ec:	2000005c 	.word	0x2000005c
 800d1f0:	e000ef34 	.word	0xe000ef34

0800d1f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b083      	sub	sp, #12
 800d1f8:	af00      	add	r7, sp, #0
	__asm volatile
 800d1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1fe:	f383 8811 	msr	BASEPRI, r3
 800d202:	f3bf 8f6f 	isb	sy
 800d206:	f3bf 8f4f 	dsb	sy
 800d20a:	607b      	str	r3, [r7, #4]
}
 800d20c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d20e:	4b0f      	ldr	r3, [pc, #60]	; (800d24c <vPortEnterCritical+0x58>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	3301      	adds	r3, #1
 800d214:	4a0d      	ldr	r2, [pc, #52]	; (800d24c <vPortEnterCritical+0x58>)
 800d216:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d218:	4b0c      	ldr	r3, [pc, #48]	; (800d24c <vPortEnterCritical+0x58>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d10f      	bne.n	800d240 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d220:	4b0b      	ldr	r3, [pc, #44]	; (800d250 <vPortEnterCritical+0x5c>)
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	b2db      	uxtb	r3, r3
 800d226:	2b00      	cmp	r3, #0
 800d228:	d00a      	beq.n	800d240 <vPortEnterCritical+0x4c>
	__asm volatile
 800d22a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d22e:	f383 8811 	msr	BASEPRI, r3
 800d232:	f3bf 8f6f 	isb	sy
 800d236:	f3bf 8f4f 	dsb	sy
 800d23a:	603b      	str	r3, [r7, #0]
}
 800d23c:	bf00      	nop
 800d23e:	e7fe      	b.n	800d23e <vPortEnterCritical+0x4a>
	}
}
 800d240:	bf00      	nop
 800d242:	370c      	adds	r7, #12
 800d244:	46bd      	mov	sp, r7
 800d246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24a:	4770      	bx	lr
 800d24c:	2000005c 	.word	0x2000005c
 800d250:	e000ed04 	.word	0xe000ed04

0800d254 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d254:	b480      	push	{r7}
 800d256:	b083      	sub	sp, #12
 800d258:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d25a:	4b12      	ldr	r3, [pc, #72]	; (800d2a4 <vPortExitCritical+0x50>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d10a      	bne.n	800d278 <vPortExitCritical+0x24>
	__asm volatile
 800d262:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d266:	f383 8811 	msr	BASEPRI, r3
 800d26a:	f3bf 8f6f 	isb	sy
 800d26e:	f3bf 8f4f 	dsb	sy
 800d272:	607b      	str	r3, [r7, #4]
}
 800d274:	bf00      	nop
 800d276:	e7fe      	b.n	800d276 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d278:	4b0a      	ldr	r3, [pc, #40]	; (800d2a4 <vPortExitCritical+0x50>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	3b01      	subs	r3, #1
 800d27e:	4a09      	ldr	r2, [pc, #36]	; (800d2a4 <vPortExitCritical+0x50>)
 800d280:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d282:	4b08      	ldr	r3, [pc, #32]	; (800d2a4 <vPortExitCritical+0x50>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d105      	bne.n	800d296 <vPortExitCritical+0x42>
 800d28a:	2300      	movs	r3, #0
 800d28c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d28e:	683b      	ldr	r3, [r7, #0]
 800d290:	f383 8811 	msr	BASEPRI, r3
}
 800d294:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d296:	bf00      	nop
 800d298:	370c      	adds	r7, #12
 800d29a:	46bd      	mov	sp, r7
 800d29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a0:	4770      	bx	lr
 800d2a2:	bf00      	nop
 800d2a4:	2000005c 	.word	0x2000005c
	...

0800d2b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d2b0:	f3ef 8009 	mrs	r0, PSP
 800d2b4:	f3bf 8f6f 	isb	sy
 800d2b8:	4b15      	ldr	r3, [pc, #84]	; (800d310 <pxCurrentTCBConst>)
 800d2ba:	681a      	ldr	r2, [r3, #0]
 800d2bc:	f01e 0f10 	tst.w	lr, #16
 800d2c0:	bf08      	it	eq
 800d2c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d2c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2ca:	6010      	str	r0, [r2, #0]
 800d2cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d2d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d2d4:	f380 8811 	msr	BASEPRI, r0
 800d2d8:	f3bf 8f4f 	dsb	sy
 800d2dc:	f3bf 8f6f 	isb	sy
 800d2e0:	f7fe fc2e 	bl	800bb40 <vTaskSwitchContext>
 800d2e4:	f04f 0000 	mov.w	r0, #0
 800d2e8:	f380 8811 	msr	BASEPRI, r0
 800d2ec:	bc09      	pop	{r0, r3}
 800d2ee:	6819      	ldr	r1, [r3, #0]
 800d2f0:	6808      	ldr	r0, [r1, #0]
 800d2f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2f6:	f01e 0f10 	tst.w	lr, #16
 800d2fa:	bf08      	it	eq
 800d2fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d300:	f380 8809 	msr	PSP, r0
 800d304:	f3bf 8f6f 	isb	sy
 800d308:	4770      	bx	lr
 800d30a:	bf00      	nop
 800d30c:	f3af 8000 	nop.w

0800d310 <pxCurrentTCBConst>:
 800d310:	20000eb4 	.word	0x20000eb4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d314:	bf00      	nop
 800d316:	bf00      	nop

0800d318 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d318:	b580      	push	{r7, lr}
 800d31a:	b082      	sub	sp, #8
 800d31c:	af00      	add	r7, sp, #0
	__asm volatile
 800d31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d322:	f383 8811 	msr	BASEPRI, r3
 800d326:	f3bf 8f6f 	isb	sy
 800d32a:	f3bf 8f4f 	dsb	sy
 800d32e:	607b      	str	r3, [r7, #4]
}
 800d330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d332:	f7fe fb4b 	bl	800b9cc <xTaskIncrementTick>
 800d336:	4603      	mov	r3, r0
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d003      	beq.n	800d344 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d33c:	4b06      	ldr	r3, [pc, #24]	; (800d358 <xPortSysTickHandler+0x40>)
 800d33e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d342:	601a      	str	r2, [r3, #0]
 800d344:	2300      	movs	r3, #0
 800d346:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	f383 8811 	msr	BASEPRI, r3
}
 800d34e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d350:	bf00      	nop
 800d352:	3708      	adds	r7, #8
 800d354:	46bd      	mov	sp, r7
 800d356:	bd80      	pop	{r7, pc}
 800d358:	e000ed04 	.word	0xe000ed04

0800d35c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d35c:	b480      	push	{r7}
 800d35e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d360:	4b0b      	ldr	r3, [pc, #44]	; (800d390 <vPortSetupTimerInterrupt+0x34>)
 800d362:	2200      	movs	r2, #0
 800d364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d366:	4b0b      	ldr	r3, [pc, #44]	; (800d394 <vPortSetupTimerInterrupt+0x38>)
 800d368:	2200      	movs	r2, #0
 800d36a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d36c:	4b0a      	ldr	r3, [pc, #40]	; (800d398 <vPortSetupTimerInterrupt+0x3c>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	4a0a      	ldr	r2, [pc, #40]	; (800d39c <vPortSetupTimerInterrupt+0x40>)
 800d372:	fba2 2303 	umull	r2, r3, r2, r3
 800d376:	099b      	lsrs	r3, r3, #6
 800d378:	4a09      	ldr	r2, [pc, #36]	; (800d3a0 <vPortSetupTimerInterrupt+0x44>)
 800d37a:	3b01      	subs	r3, #1
 800d37c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d37e:	4b04      	ldr	r3, [pc, #16]	; (800d390 <vPortSetupTimerInterrupt+0x34>)
 800d380:	2207      	movs	r2, #7
 800d382:	601a      	str	r2, [r3, #0]
}
 800d384:	bf00      	nop
 800d386:	46bd      	mov	sp, r7
 800d388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38c:	4770      	bx	lr
 800d38e:	bf00      	nop
 800d390:	e000e010 	.word	0xe000e010
 800d394:	e000e018 	.word	0xe000e018
 800d398:	20000050 	.word	0x20000050
 800d39c:	10624dd3 	.word	0x10624dd3
 800d3a0:	e000e014 	.word	0xe000e014

0800d3a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d3a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d3b4 <vPortEnableVFP+0x10>
 800d3a8:	6801      	ldr	r1, [r0, #0]
 800d3aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d3ae:	6001      	str	r1, [r0, #0]
 800d3b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d3b2:	bf00      	nop
 800d3b4:	e000ed88 	.word	0xe000ed88

0800d3b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b085      	sub	sp, #20
 800d3bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d3be:	f3ef 8305 	mrs	r3, IPSR
 800d3c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	2b0f      	cmp	r3, #15
 800d3c8:	d914      	bls.n	800d3f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d3ca:	4a17      	ldr	r2, [pc, #92]	; (800d428 <vPortValidateInterruptPriority+0x70>)
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	4413      	add	r3, r2
 800d3d0:	781b      	ldrb	r3, [r3, #0]
 800d3d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d3d4:	4b15      	ldr	r3, [pc, #84]	; (800d42c <vPortValidateInterruptPriority+0x74>)
 800d3d6:	781b      	ldrb	r3, [r3, #0]
 800d3d8:	7afa      	ldrb	r2, [r7, #11]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d20a      	bcs.n	800d3f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d3de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3e2:	f383 8811 	msr	BASEPRI, r3
 800d3e6:	f3bf 8f6f 	isb	sy
 800d3ea:	f3bf 8f4f 	dsb	sy
 800d3ee:	607b      	str	r3, [r7, #4]
}
 800d3f0:	bf00      	nop
 800d3f2:	e7fe      	b.n	800d3f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d3f4:	4b0e      	ldr	r3, [pc, #56]	; (800d430 <vPortValidateInterruptPriority+0x78>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d3fc:	4b0d      	ldr	r3, [pc, #52]	; (800d434 <vPortValidateInterruptPriority+0x7c>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	429a      	cmp	r2, r3
 800d402:	d90a      	bls.n	800d41a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d404:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d408:	f383 8811 	msr	BASEPRI, r3
 800d40c:	f3bf 8f6f 	isb	sy
 800d410:	f3bf 8f4f 	dsb	sy
 800d414:	603b      	str	r3, [r7, #0]
}
 800d416:	bf00      	nop
 800d418:	e7fe      	b.n	800d418 <vPortValidateInterruptPriority+0x60>
	}
 800d41a:	bf00      	nop
 800d41c:	3714      	adds	r7, #20
 800d41e:	46bd      	mov	sp, r7
 800d420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d424:	4770      	bx	lr
 800d426:	bf00      	nop
 800d428:	e000e3f0 	.word	0xe000e3f0
 800d42c:	200014e0 	.word	0x200014e0
 800d430:	e000ed0c 	.word	0xe000ed0c
 800d434:	200014e4 	.word	0x200014e4

0800d438 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b08a      	sub	sp, #40	; 0x28
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d440:	2300      	movs	r3, #0
 800d442:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d444:	f7fe f9f4 	bl	800b830 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d448:	4b5b      	ldr	r3, [pc, #364]	; (800d5b8 <pvPortMalloc+0x180>)
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d101      	bne.n	800d454 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d450:	f000 f920 	bl	800d694 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d454:	4b59      	ldr	r3, [pc, #356]	; (800d5bc <pvPortMalloc+0x184>)
 800d456:	681a      	ldr	r2, [r3, #0]
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	4013      	ands	r3, r2
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	f040 8093 	bne.w	800d588 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d01d      	beq.n	800d4a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d468:	2208      	movs	r2, #8
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	4413      	add	r3, r2
 800d46e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	f003 0307 	and.w	r3, r3, #7
 800d476:	2b00      	cmp	r3, #0
 800d478:	d014      	beq.n	800d4a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	f023 0307 	bic.w	r3, r3, #7
 800d480:	3308      	adds	r3, #8
 800d482:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	f003 0307 	and.w	r3, r3, #7
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d00a      	beq.n	800d4a4 <pvPortMalloc+0x6c>
	__asm volatile
 800d48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d492:	f383 8811 	msr	BASEPRI, r3
 800d496:	f3bf 8f6f 	isb	sy
 800d49a:	f3bf 8f4f 	dsb	sy
 800d49e:	617b      	str	r3, [r7, #20]
}
 800d4a0:	bf00      	nop
 800d4a2:	e7fe      	b.n	800d4a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d06e      	beq.n	800d588 <pvPortMalloc+0x150>
 800d4aa:	4b45      	ldr	r3, [pc, #276]	; (800d5c0 <pvPortMalloc+0x188>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	687a      	ldr	r2, [r7, #4]
 800d4b0:	429a      	cmp	r2, r3
 800d4b2:	d869      	bhi.n	800d588 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d4b4:	4b43      	ldr	r3, [pc, #268]	; (800d5c4 <pvPortMalloc+0x18c>)
 800d4b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d4b8:	4b42      	ldr	r3, [pc, #264]	; (800d5c4 <pvPortMalloc+0x18c>)
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d4be:	e004      	b.n	800d4ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d4c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d4c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d4ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4cc:	685b      	ldr	r3, [r3, #4]
 800d4ce:	687a      	ldr	r2, [r7, #4]
 800d4d0:	429a      	cmp	r2, r3
 800d4d2:	d903      	bls.n	800d4dc <pvPortMalloc+0xa4>
 800d4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d1f1      	bne.n	800d4c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d4dc:	4b36      	ldr	r3, [pc, #216]	; (800d5b8 <pvPortMalloc+0x180>)
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d4e2:	429a      	cmp	r2, r3
 800d4e4:	d050      	beq.n	800d588 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d4e6:	6a3b      	ldr	r3, [r7, #32]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	2208      	movs	r2, #8
 800d4ec:	4413      	add	r3, r2
 800d4ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4f2:	681a      	ldr	r2, [r3, #0]
 800d4f4:	6a3b      	ldr	r3, [r7, #32]
 800d4f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d4f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4fa:	685a      	ldr	r2, [r3, #4]
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	1ad2      	subs	r2, r2, r3
 800d500:	2308      	movs	r3, #8
 800d502:	005b      	lsls	r3, r3, #1
 800d504:	429a      	cmp	r2, r3
 800d506:	d91f      	bls.n	800d548 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	4413      	add	r3, r2
 800d50e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d510:	69bb      	ldr	r3, [r7, #24]
 800d512:	f003 0307 	and.w	r3, r3, #7
 800d516:	2b00      	cmp	r3, #0
 800d518:	d00a      	beq.n	800d530 <pvPortMalloc+0xf8>
	__asm volatile
 800d51a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d51e:	f383 8811 	msr	BASEPRI, r3
 800d522:	f3bf 8f6f 	isb	sy
 800d526:	f3bf 8f4f 	dsb	sy
 800d52a:	613b      	str	r3, [r7, #16]
}
 800d52c:	bf00      	nop
 800d52e:	e7fe      	b.n	800d52e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d532:	685a      	ldr	r2, [r3, #4]
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	1ad2      	subs	r2, r2, r3
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d53c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d53e:	687a      	ldr	r2, [r7, #4]
 800d540:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d542:	69b8      	ldr	r0, [r7, #24]
 800d544:	f000 f908 	bl	800d758 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d548:	4b1d      	ldr	r3, [pc, #116]	; (800d5c0 <pvPortMalloc+0x188>)
 800d54a:	681a      	ldr	r2, [r3, #0]
 800d54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d54e:	685b      	ldr	r3, [r3, #4]
 800d550:	1ad3      	subs	r3, r2, r3
 800d552:	4a1b      	ldr	r2, [pc, #108]	; (800d5c0 <pvPortMalloc+0x188>)
 800d554:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d556:	4b1a      	ldr	r3, [pc, #104]	; (800d5c0 <pvPortMalloc+0x188>)
 800d558:	681a      	ldr	r2, [r3, #0]
 800d55a:	4b1b      	ldr	r3, [pc, #108]	; (800d5c8 <pvPortMalloc+0x190>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	429a      	cmp	r2, r3
 800d560:	d203      	bcs.n	800d56a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d562:	4b17      	ldr	r3, [pc, #92]	; (800d5c0 <pvPortMalloc+0x188>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	4a18      	ldr	r2, [pc, #96]	; (800d5c8 <pvPortMalloc+0x190>)
 800d568:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d56a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d56c:	685a      	ldr	r2, [r3, #4]
 800d56e:	4b13      	ldr	r3, [pc, #76]	; (800d5bc <pvPortMalloc+0x184>)
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	431a      	orrs	r2, r3
 800d574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d576:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d57a:	2200      	movs	r2, #0
 800d57c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d57e:	4b13      	ldr	r3, [pc, #76]	; (800d5cc <pvPortMalloc+0x194>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	3301      	adds	r3, #1
 800d584:	4a11      	ldr	r2, [pc, #68]	; (800d5cc <pvPortMalloc+0x194>)
 800d586:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d588:	f7fe f960 	bl	800b84c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d58c:	69fb      	ldr	r3, [r7, #28]
 800d58e:	f003 0307 	and.w	r3, r3, #7
 800d592:	2b00      	cmp	r3, #0
 800d594:	d00a      	beq.n	800d5ac <pvPortMalloc+0x174>
	__asm volatile
 800d596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d59a:	f383 8811 	msr	BASEPRI, r3
 800d59e:	f3bf 8f6f 	isb	sy
 800d5a2:	f3bf 8f4f 	dsb	sy
 800d5a6:	60fb      	str	r3, [r7, #12]
}
 800d5a8:	bf00      	nop
 800d5aa:	e7fe      	b.n	800d5aa <pvPortMalloc+0x172>
	return pvReturn;
 800d5ac:	69fb      	ldr	r3, [r7, #28]
}
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	3728      	adds	r7, #40	; 0x28
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bd80      	pop	{r7, pc}
 800d5b6:	bf00      	nop
 800d5b8:	200020f0 	.word	0x200020f0
 800d5bc:	20002104 	.word	0x20002104
 800d5c0:	200020f4 	.word	0x200020f4
 800d5c4:	200020e8 	.word	0x200020e8
 800d5c8:	200020f8 	.word	0x200020f8
 800d5cc:	200020fc 	.word	0x200020fc

0800d5d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b086      	sub	sp, #24
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d04d      	beq.n	800d67e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d5e2:	2308      	movs	r3, #8
 800d5e4:	425b      	negs	r3, r3
 800d5e6:	697a      	ldr	r2, [r7, #20]
 800d5e8:	4413      	add	r3, r2
 800d5ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	685a      	ldr	r2, [r3, #4]
 800d5f4:	4b24      	ldr	r3, [pc, #144]	; (800d688 <vPortFree+0xb8>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	4013      	ands	r3, r2
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d10a      	bne.n	800d614 <vPortFree+0x44>
	__asm volatile
 800d5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d602:	f383 8811 	msr	BASEPRI, r3
 800d606:	f3bf 8f6f 	isb	sy
 800d60a:	f3bf 8f4f 	dsb	sy
 800d60e:	60fb      	str	r3, [r7, #12]
}
 800d610:	bf00      	nop
 800d612:	e7fe      	b.n	800d612 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d614:	693b      	ldr	r3, [r7, #16]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d00a      	beq.n	800d632 <vPortFree+0x62>
	__asm volatile
 800d61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d620:	f383 8811 	msr	BASEPRI, r3
 800d624:	f3bf 8f6f 	isb	sy
 800d628:	f3bf 8f4f 	dsb	sy
 800d62c:	60bb      	str	r3, [r7, #8]
}
 800d62e:	bf00      	nop
 800d630:	e7fe      	b.n	800d630 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d632:	693b      	ldr	r3, [r7, #16]
 800d634:	685a      	ldr	r2, [r3, #4]
 800d636:	4b14      	ldr	r3, [pc, #80]	; (800d688 <vPortFree+0xb8>)
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	4013      	ands	r3, r2
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d01e      	beq.n	800d67e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d640:	693b      	ldr	r3, [r7, #16]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d11a      	bne.n	800d67e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d648:	693b      	ldr	r3, [r7, #16]
 800d64a:	685a      	ldr	r2, [r3, #4]
 800d64c:	4b0e      	ldr	r3, [pc, #56]	; (800d688 <vPortFree+0xb8>)
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	43db      	mvns	r3, r3
 800d652:	401a      	ands	r2, r3
 800d654:	693b      	ldr	r3, [r7, #16]
 800d656:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d658:	f7fe f8ea 	bl	800b830 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d65c:	693b      	ldr	r3, [r7, #16]
 800d65e:	685a      	ldr	r2, [r3, #4]
 800d660:	4b0a      	ldr	r3, [pc, #40]	; (800d68c <vPortFree+0xbc>)
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	4413      	add	r3, r2
 800d666:	4a09      	ldr	r2, [pc, #36]	; (800d68c <vPortFree+0xbc>)
 800d668:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d66a:	6938      	ldr	r0, [r7, #16]
 800d66c:	f000 f874 	bl	800d758 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d670:	4b07      	ldr	r3, [pc, #28]	; (800d690 <vPortFree+0xc0>)
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	3301      	adds	r3, #1
 800d676:	4a06      	ldr	r2, [pc, #24]	; (800d690 <vPortFree+0xc0>)
 800d678:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d67a:	f7fe f8e7 	bl	800b84c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d67e:	bf00      	nop
 800d680:	3718      	adds	r7, #24
 800d682:	46bd      	mov	sp, r7
 800d684:	bd80      	pop	{r7, pc}
 800d686:	bf00      	nop
 800d688:	20002104 	.word	0x20002104
 800d68c:	200020f4 	.word	0x200020f4
 800d690:	20002100 	.word	0x20002100

0800d694 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d694:	b480      	push	{r7}
 800d696:	b085      	sub	sp, #20
 800d698:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d69a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800d69e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d6a0:	4b27      	ldr	r3, [pc, #156]	; (800d740 <prvHeapInit+0xac>)
 800d6a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	f003 0307 	and.w	r3, r3, #7
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d00c      	beq.n	800d6c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	3307      	adds	r3, #7
 800d6b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	f023 0307 	bic.w	r3, r3, #7
 800d6ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d6bc:	68ba      	ldr	r2, [r7, #8]
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	1ad3      	subs	r3, r2, r3
 800d6c2:	4a1f      	ldr	r2, [pc, #124]	; (800d740 <prvHeapInit+0xac>)
 800d6c4:	4413      	add	r3, r2
 800d6c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d6cc:	4a1d      	ldr	r2, [pc, #116]	; (800d744 <prvHeapInit+0xb0>)
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d6d2:	4b1c      	ldr	r3, [pc, #112]	; (800d744 <prvHeapInit+0xb0>)
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	68ba      	ldr	r2, [r7, #8]
 800d6dc:	4413      	add	r3, r2
 800d6de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d6e0:	2208      	movs	r2, #8
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	1a9b      	subs	r3, r3, r2
 800d6e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	f023 0307 	bic.w	r3, r3, #7
 800d6ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	4a15      	ldr	r2, [pc, #84]	; (800d748 <prvHeapInit+0xb4>)
 800d6f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d6f6:	4b14      	ldr	r3, [pc, #80]	; (800d748 <prvHeapInit+0xb4>)
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d6fe:	4b12      	ldr	r3, [pc, #72]	; (800d748 <prvHeapInit+0xb4>)
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	2200      	movs	r2, #0
 800d704:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	68fa      	ldr	r2, [r7, #12]
 800d70e:	1ad2      	subs	r2, r2, r3
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d714:	4b0c      	ldr	r3, [pc, #48]	; (800d748 <prvHeapInit+0xb4>)
 800d716:	681a      	ldr	r2, [r3, #0]
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	685b      	ldr	r3, [r3, #4]
 800d720:	4a0a      	ldr	r2, [pc, #40]	; (800d74c <prvHeapInit+0xb8>)
 800d722:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	4a09      	ldr	r2, [pc, #36]	; (800d750 <prvHeapInit+0xbc>)
 800d72a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d72c:	4b09      	ldr	r3, [pc, #36]	; (800d754 <prvHeapInit+0xc0>)
 800d72e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d732:	601a      	str	r2, [r3, #0]
}
 800d734:	bf00      	nop
 800d736:	3714      	adds	r7, #20
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr
 800d740:	200014e8 	.word	0x200014e8
 800d744:	200020e8 	.word	0x200020e8
 800d748:	200020f0 	.word	0x200020f0
 800d74c:	200020f8 	.word	0x200020f8
 800d750:	200020f4 	.word	0x200020f4
 800d754:	20002104 	.word	0x20002104

0800d758 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d758:	b480      	push	{r7}
 800d75a:	b085      	sub	sp, #20
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d760:	4b28      	ldr	r3, [pc, #160]	; (800d804 <prvInsertBlockIntoFreeList+0xac>)
 800d762:	60fb      	str	r3, [r7, #12]
 800d764:	e002      	b.n	800d76c <prvInsertBlockIntoFreeList+0x14>
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	60fb      	str	r3, [r7, #12]
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	687a      	ldr	r2, [r7, #4]
 800d772:	429a      	cmp	r2, r3
 800d774:	d8f7      	bhi.n	800d766 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	685b      	ldr	r3, [r3, #4]
 800d77e:	68ba      	ldr	r2, [r7, #8]
 800d780:	4413      	add	r3, r2
 800d782:	687a      	ldr	r2, [r7, #4]
 800d784:	429a      	cmp	r2, r3
 800d786:	d108      	bne.n	800d79a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	685a      	ldr	r2, [r3, #4]
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	685b      	ldr	r3, [r3, #4]
 800d790:	441a      	add	r2, r3
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	685b      	ldr	r3, [r3, #4]
 800d7a2:	68ba      	ldr	r2, [r7, #8]
 800d7a4:	441a      	add	r2, r3
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	429a      	cmp	r2, r3
 800d7ac:	d118      	bne.n	800d7e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	681a      	ldr	r2, [r3, #0]
 800d7b2:	4b15      	ldr	r3, [pc, #84]	; (800d808 <prvInsertBlockIntoFreeList+0xb0>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	429a      	cmp	r2, r3
 800d7b8:	d00d      	beq.n	800d7d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	685a      	ldr	r2, [r3, #4]
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	685b      	ldr	r3, [r3, #4]
 800d7c4:	441a      	add	r2, r3
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	681a      	ldr	r2, [r3, #0]
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	601a      	str	r2, [r3, #0]
 800d7d4:	e008      	b.n	800d7e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d7d6:	4b0c      	ldr	r3, [pc, #48]	; (800d808 <prvInsertBlockIntoFreeList+0xb0>)
 800d7d8:	681a      	ldr	r2, [r3, #0]
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	601a      	str	r2, [r3, #0]
 800d7de:	e003      	b.n	800d7e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	681a      	ldr	r2, [r3, #0]
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d7e8:	68fa      	ldr	r2, [r7, #12]
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	429a      	cmp	r2, r3
 800d7ee:	d002      	beq.n	800d7f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	687a      	ldr	r2, [r7, #4]
 800d7f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d7f6:	bf00      	nop
 800d7f8:	3714      	adds	r7, #20
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d800:	4770      	bx	lr
 800d802:	bf00      	nop
 800d804:	200020e8 	.word	0x200020e8
 800d808:	200020f0 	.word	0x200020f0

0800d80c <RingAdd>:


/* Ring Buffer functions */
// This function must be called only after disabling USART RX interrupt or inside of the RX interrupt
void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 800d80c:	b480      	push	{r7}
 800d80e:	b083      	sub	sp, #12
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
 800d814:	460b      	mov	r3, r1
 800d816:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d81e:	4619      	mov	r1, r3
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	78fa      	ldrb	r2, [r7, #3]
 800d824:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d82c:	3301      	adds	r3, #1
 800d82e:	425a      	negs	r2, r3
 800d830:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d834:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d838:	bf58      	it	pl
 800d83a:	4253      	negpl	r3, r2
 800d83c:	b2da      	uxtb	r2, r3
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d84a:	2b80      	cmp	r3, #128	; 0x80
 800d84c:	d113      	bne.n	800d876 <RingAdd+0x6a>
	{
		xRingBuffer->overflow = true;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2201      	movs	r2, #1
 800d852:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d85c:	3301      	adds	r3, #1
 800d85e:	425a      	negs	r2, r3
 800d860:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d864:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d868:	bf58      	it	pl
 800d86a:	4253      	negpl	r3, r2
 800d86c:	b2da      	uxtb	r2, r3
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	{
		xRingBuffer->overflow = false;
		xRingBuffer->u8available++;
	}

}
 800d874:	e00b      	b.n	800d88e <RingAdd+0x82>
		xRingBuffer->overflow = false;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2200      	movs	r2, #0
 800d87a:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		xRingBuffer->u8available++;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d884:	3301      	adds	r3, #1
 800d886:	b2da      	uxtb	r2, r3
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 800d88e:	bf00      	nop
 800d890:	370c      	adds	r7, #12
 800d892:	46bd      	mov	sp, r7
 800d894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d898:	4770      	bx	lr

0800d89a <RingGetAllBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 800d89a:	b580      	push	{r7, lr}
 800d89c:	b082      	sub	sp, #8
 800d89e:	af00      	add	r7, sp, #0
 800d8a0:	6078      	str	r0, [r7, #4]
 800d8a2:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d8aa:	461a      	mov	r2, r3
 800d8ac:	6839      	ldr	r1, [r7, #0]
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f000 f805 	bl	800d8be <RingGetNBytes>
 800d8b4:	4603      	mov	r3, r0
}
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3708      	adds	r7, #8
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd80      	pop	{r7, pc}

0800d8be <RingGetNBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 800d8be:	b580      	push	{r7, lr}
 800d8c0:	b086      	sub	sp, #24
 800d8c2:	af00      	add	r7, sp, #0
 800d8c4:	60f8      	str	r0, [r7, #12]
 800d8c6:	60b9      	str	r1, [r7, #8]
 800d8c8:	4613      	mov	r3, r2
 800d8ca:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d002      	beq.n	800d8dc <RingGetNBytes+0x1e>
 800d8d6:	79fb      	ldrb	r3, [r7, #7]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d101      	bne.n	800d8e0 <RingGetNBytes+0x22>
 800d8dc:	2300      	movs	r3, #0
 800d8de:	e03e      	b.n	800d95e <RingGetNBytes+0xa0>
	if(uNumber > MAX_BUFFER) return 0;
 800d8e0:	79fb      	ldrb	r3, [r7, #7]
 800d8e2:	2b80      	cmp	r3, #128	; 0x80
 800d8e4:	d901      	bls.n	800d8ea <RingGetNBytes+0x2c>
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	e039      	b.n	800d95e <RingGetNBytes+0xa0>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	75fb      	strb	r3, [r7, #23]
 800d8ee:	e01b      	b.n	800d928 <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d8f6:	4619      	mov	r1, r3
 800d8f8:	7dfb      	ldrb	r3, [r7, #23]
 800d8fa:	68ba      	ldr	r2, [r7, #8]
 800d8fc:	4413      	add	r3, r2
 800d8fe:	68fa      	ldr	r2, [r7, #12]
 800d900:	5c52      	ldrb	r2, [r2, r1]
 800d902:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d90a:	3301      	adds	r3, #1
 800d90c:	425a      	negs	r2, r3
 800d90e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d912:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d916:	bf58      	it	pl
 800d918:	4253      	negpl	r3, r2
 800d91a:	b2da      	uxtb	r2, r3
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 800d922:	7dfb      	ldrb	r3, [r7, #23]
 800d924:	3301      	adds	r3, #1
 800d926:	75fb      	strb	r3, [r7, #23]
 800d928:	7dfa      	ldrb	r2, [r7, #23]
 800d92a:	79fb      	ldrb	r3, [r7, #7]
 800d92c:	429a      	cmp	r2, r3
 800d92e:	d205      	bcs.n	800d93c <RingGetNBytes+0x7e>
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d936:	7dfa      	ldrb	r2, [r7, #23]
 800d938:	429a      	cmp	r2, r3
 800d93a:	d3d9      	bcc.n	800d8f0 <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 800d942:	7dfb      	ldrb	r3, [r7, #23]
 800d944:	1ad3      	subs	r3, r2, r3
 800d946:	b2da      	uxtb	r2, r3
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	xRingBuffer->overflow = false;
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	2200      	movs	r2, #0
 800d952:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
	RingClear(xRingBuffer);
 800d956:	68f8      	ldr	r0, [r7, #12]
 800d958:	f000 f805 	bl	800d966 <RingClear>

	return uCounter;
 800d95c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d95e:	4618      	mov	r0, r3
 800d960:	3718      	adds	r7, #24
 800d962:	46bd      	mov	sp, r7
 800d964:	bd80      	pop	{r7, pc}

0800d966 <RingClear>:
{
return xRingBuffer->u8available;
}

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 800d966:	b480      	push	{r7}
 800d968:	b083      	sub	sp, #12
 800d96a:	af00      	add	r7, sp, #0
 800d96c:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2200      	movs	r2, #0
 800d972:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
xRingBuffer->u8end = 0;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2200      	movs	r2, #0
 800d97a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
xRingBuffer->u8available = 0;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	2200      	movs	r2, #0
 800d982:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
xRingBuffer->overflow = false;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2200      	movs	r2, #0
 800d98a:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
}
 800d98e:	bf00      	nop
 800d990:	370c      	adds	r7, #12
 800d992:	46bd      	mov	sp, r7
 800d994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d998:	4770      	bx	lr
	...

0800d99c <ModbusInit>:
 * of the modbus handler
 *
 * @param modH   modbus handler
 */
void ModbusInit(modbusHandler_t * modH)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b084      	sub	sp, #16
 800d9a0:	af02      	add	r7, sp, #8
 800d9a2:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 800d9a4:	4b42      	ldr	r3, [pc, #264]	; (800dab0 <ModbusInit+0x114>)
 800d9a6:	781b      	ldrb	r3, [r3, #0]
 800d9a8:	2b01      	cmp	r3, #1
 800d9aa:	d87d      	bhi.n	800daa8 <ModbusInit+0x10c>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	33d0      	adds	r3, #208	; 0xd0
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	f7ff ffd8 	bl	800d966 <RingClear>

	  if(modH->uModbusType == MB_SLAVE)
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	2b03      	cmp	r3, #3
 800d9bc:	d109      	bne.n	800d9d2 <ModbusInit+0x36>
	  {
		  //Create Modbus task slave
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 800d9be:	4a3d      	ldr	r2, [pc, #244]	; (800dab4 <ModbusInit+0x118>)
 800d9c0:	6879      	ldr	r1, [r7, #4]
 800d9c2:	483d      	ldr	r0, [pc, #244]	; (800dab8 <ModbusInit+0x11c>)
 800d9c4:	f7fc fa04 	bl	8009dd0 <osThreadNew>
 800d9c8:	4602      	mov	r2, r0
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 800d9d0:	e033      	b.n	800da3a <ModbusInit+0x9e>
	  }
	  else if (modH->uModbusType == MB_MASTER)
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	781b      	ldrb	r3, [r3, #0]
 800d9d6:	2b04      	cmp	r3, #4
 800d9d8:	d12e      	bne.n	800da38 <ModbusInit+0x9c>
	  {
		  //Create Modbus task Master  and Queue for telegrams
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 800d9da:	4a38      	ldr	r2, [pc, #224]	; (800dabc <ModbusInit+0x120>)
 800d9dc:	6879      	ldr	r1, [r7, #4]
 800d9de:	4838      	ldr	r0, [pc, #224]	; (800dac0 <ModbusInit+0x124>)
 800d9e0:	f7fc f9f6 	bl	8009dd0 <osThreadNew>
 800d9e4:	4602      	mov	r2, r0
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0


		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	; 0xae
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 800d9f2:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 800d9fa:	4a32      	ldr	r2, [pc, #200]	; (800dac4 <ModbusInit+0x128>)
 800d9fc:	9200      	str	r2, [sp, #0]
 800d9fe:	2200      	movs	r2, #0
 800da00:	4831      	ldr	r0, [pc, #196]	; (800dac8 <ModbusInit+0x12c>)
 800da02:	f7fe ff65 	bl	800c8d0 <xTimerCreate>
 800da06:	4602      	mov	r2, r0
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800da14:	2b00      	cmp	r3, #0
 800da16:	d100      	bne.n	800da1a <ModbusInit+0x7e>
		  {
			  while(1); //error creating timer, check heap and stack size
 800da18:	e7fe      	b.n	800da18 <ModbusInit+0x7c>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 800da1a:	4a2c      	ldr	r2, [pc, #176]	; (800dacc <ModbusInit+0x130>)
 800da1c:	2110      	movs	r1, #16
 800da1e:	2002      	movs	r0, #2
 800da20:	f7fc fc1a 	bl	800a258 <osMessageQueueNew>
 800da24:	4602      	mov	r2, r0
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

		  if(modH->QueueTelegramHandle == NULL)
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800da32:	2b00      	cmp	r3, #0
 800da34:	d101      	bne.n	800da3a <ModbusInit+0x9e>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 800da36:	e7fe      	b.n	800da36 <ModbusInit+0x9a>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 800da38:	e7fe      	b.n	800da38 <ModbusInit+0x9c>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800da40:	2b00      	cmp	r3, #0
 800da42:	d100      	bne.n	800da46 <ModbusInit+0xaa>
	  {
		  while(1); //Error creating Modbus task, check heap and stack size
 800da44:	e7fe      	b.n	800da44 <ModbusInit+0xa8>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	T35 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 800da4c:	4a20      	ldr	r2, [pc, #128]	; (800dad0 <ModbusInit+0x134>)
 800da4e:	9200      	str	r2, [sp, #0]
 800da50:	2200      	movs	r2, #0
 800da52:	2105      	movs	r1, #5
 800da54:	481f      	ldr	r0, [pc, #124]	; (800dad4 <ModbusInit+0x138>)
 800da56:	f7fe ff3b 	bl	800c8d0 <xTimerCreate>
 800da5a:	4602      	mov	r2, r0
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d100      	bne.n	800da6e <ModbusInit+0xd2>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 800da6c:	e7fe      	b.n	800da6c <ModbusInit+0xd0>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 800da6e:	4a1a      	ldr	r2, [pc, #104]	; (800dad8 <ModbusInit+0x13c>)
 800da70:	2101      	movs	r1, #1
 800da72:	2001      	movs	r0, #1
 800da74:	f7fc fb67 	bl	800a146 <osSemaphoreNew>
 800da78:	4602      	mov	r2, r0
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	  if(modH->ModBusSphrHandle == NULL)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800da86:	2b00      	cmp	r3, #0
 800da88:	d100      	bne.n	800da8c <ModbusInit+0xf0>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 800da8a:	e7fe      	b.n	800da8a <ModbusInit+0xee>
	  }

	  mHandlers[numberHandlers] = modH;
 800da8c:	4b08      	ldr	r3, [pc, #32]	; (800dab0 <ModbusInit+0x114>)
 800da8e:	781b      	ldrb	r3, [r3, #0]
 800da90:	4619      	mov	r1, r3
 800da92:	4a12      	ldr	r2, [pc, #72]	; (800dadc <ModbusInit+0x140>)
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 800da9a:	4b05      	ldr	r3, [pc, #20]	; (800dab0 <ModbusInit+0x114>)
 800da9c:	781b      	ldrb	r3, [r3, #0]
 800da9e:	3301      	adds	r3, #1
 800daa0:	b2da      	uxtb	r2, r3
 800daa2:	4b03      	ldr	r3, [pc, #12]	; (800dab0 <ModbusInit+0x114>)
 800daa4:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 800daa6:	e000      	b.n	800daaa <ModbusInit+0x10e>
	  while(1); //error no more Modbus handlers supported
 800daa8:	e7fe      	b.n	800daa8 <ModbusInit+0x10c>
}
 800daaa:	3708      	adds	r7, #8
 800daac:	46bd      	mov	sp, r7
 800daae:	bd80      	pop	{r7, pc}
 800dab0:	20002110 	.word	0x20002110
 800dab4:	0800f830 	.word	0x0800f830
 800dab8:	0800dce9 	.word	0x0800dce9
 800dabc:	0800f854 	.word	0x0800f854
 800dac0:	0800e1c5 	.word	0x0800e1c5
 800dac4:	0800dc8d 	.word	0x0800dc8d
 800dac8:	0800f6b8 	.word	0x0800f6b8
 800dacc:	0800f818 	.word	0x0800f818
 800dad0:	0800dc09 	.word	0x0800dc09
 800dad4:	0800f6c8 	.word	0x0800f6c8
 800dad8:	0800f878 	.word	0x0800f878
 800dadc:	20002108 	.word	0x20002108

0800dae0 <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b082      	sub	sp, #8
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]

	if(modH->xTypeHW != USART_HW && modH->xTypeHW != USART_HW_DMA )
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800daee:	2b01      	cmp	r3, #1
 800daf0:	d005      	beq.n	800dafe <ModbusStart+0x1e>
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800daf8:	2b04      	cmp	r3, #4
 800dafa:	d000      	beq.n	800dafe <ModbusStart+0x1e>
	{

		while(1); //ERROR select the type of hardware
 800dafc:	e7fe      	b.n	800dafc <ModbusStart+0x1c>
		while(1); //ERROR To use USART_HW_DMA you need to enable it in the ModbusConfig.h file
	}



	if (modH->xTypeHW == USART_HW || modH->xTypeHW ==  USART_HW_DMA )
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800db04:	2b01      	cmp	r3, #1
 800db06:	d004      	beq.n	800db12 <ModbusStart+0x32>
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800db0e:	2b04      	cmp	r3, #4
 800db10:	d15c      	bne.n	800dbcc <ModbusStart+0xec>
	{

	      if (modH->EN_Port != NULL )
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	68db      	ldr	r3, [r3, #12]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d007      	beq.n	800db2a <ModbusStart+0x4a>
          {
              // return RS485 transceiver to transmit mode
          	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	68d8      	ldr	r0, [r3, #12]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	8a1b      	ldrh	r3, [r3, #16]
 800db22:	2200      	movs	r2, #0
 800db24:	4619      	mov	r1, r3
 800db26:	f7f6 fadf 	bl	80040e8 <HAL_GPIO_WritePin>
          }

          if (modH->uModbusType == MB_SLAVE &&  modH->u16regsHR == NULL )
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	781b      	ldrb	r3, [r3, #0]
 800db2e:	2b03      	cmp	r3, #3
 800db30:	d105      	bne.n	800db3e <ModbusStart+0x5e>
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d100      	bne.n	800db3e <ModbusStart+0x5e>
          {
          	while(1); //ERROR define the DATA pointer shared through Modbus
 800db3c:	e7fe      	b.n	800db3c <ModbusStart+0x5c>
          }

          //check that port is initialized
          while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 800db3e:	bf00      	nop
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	685b      	ldr	r3, [r3, #4]
 800db44:	4618      	mov	r0, r3
 800db46:	f7fa f82d 	bl	8007ba4 <HAL_UART_GetState>
 800db4a:	4603      	mov	r3, r0
 800db4c:	2b20      	cmp	r3, #32
 800db4e:	d1f7      	bne.n	800db40 <ModbusStart+0x60>
          {

          }

#if ENABLE_USART_DMA ==1
          if( modH->xTypeHW == USART_HW_DMA )
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800db56:	2b04      	cmp	r3, #4
 800db58:	d11a      	bne.n	800db90 <ModbusStart+0xb0>
          {


        	  if(HAL_UARTEx_ReceiveToIdle_DMA(modH->port, modH->xBufferRX.uxBuffer, MAX_BUFFER ) != HAL_OK)
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	6858      	ldr	r0, [r3, #4]
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	33d0      	adds	r3, #208	; 0xd0
 800db62:	2280      	movs	r2, #128	; 0x80
 800db64:	4619      	mov	r1, r3
 800db66:	f7fb ffc6 	bl	8009af6 <HAL_UARTEx_ReceiveToIdle_DMA>
 800db6a:	4603      	mov	r3, r0
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d000      	beq.n	800db72 <ModbusStart+0x92>
        	   {
        	         while(1)
 800db70:	e7fe      	b.n	800db70 <ModbusStart+0x90>
        	         {
        	                    	  //error in your initialization code
        	         }
        	   }
        	  __HAL_DMA_DISABLE_IT(modH->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	685b      	ldr	r3, [r3, #4]
 800db76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	681a      	ldr	r2, [r3, #0]
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	685b      	ldr	r3, [r3, #4]
 800db82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	f022 0204 	bic.w	r2, r2, #4
 800db8c:	601a      	str	r2, [r3, #0]
 800db8e:	e00b      	b.n	800dba8 <ModbusStart+0xc8>

          }
          else{

        	  // Receive data from serial port for Modbus using interrupt
        	  if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	6858      	ldr	r0, [r3, #4]
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	33b8      	adds	r3, #184	; 0xb8
 800db98:	2201      	movs	r2, #1
 800db9a:	4619      	mov	r1, r3
 800db9c:	f7f9 f9e8 	bl	8006f70 <HAL_UART_Receive_IT>
 800dba0:	4603      	mov	r3, r0
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d000      	beq.n	800dba8 <ModbusStart+0xc8>
        	  {
        	           while(1)
 800dba6:	e7fe      	b.n	800dba6 <ModbusStart+0xc6>
          			  //error in your initialization code
          		  }
          	  }
#endif

          if(modH->u8id !=0 && modH->uModbusType == MB_MASTER )
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	7a1b      	ldrb	r3, [r3, #8]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d004      	beq.n	800dbba <ModbusStart+0xda>
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	781b      	ldrb	r3, [r3, #0]
 800dbb4:	2b04      	cmp	r3, #4
 800dbb6:	d100      	bne.n	800dbba <ModbusStart+0xda>
          {
        	  while(1)
 800dbb8:	e7fe      	b.n	800dbb8 <ModbusStart+0xd8>
        	  {
        	     	  //error Master ID must be zero
        	  }
          }

          if(modH->u8id ==0 && modH->uModbusType == MB_SLAVE )
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	7a1b      	ldrb	r3, [r3, #8]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d104      	bne.n	800dbcc <ModbusStart+0xec>
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	781b      	ldrb	r3, [r3, #0]
 800dbc6:	2b03      	cmp	r3, #3
 800dbc8:	d100      	bne.n	800dbcc <ModbusStart+0xec>
          {
             	  while(1)
 800dbca:	e7fe      	b.n	800dbca <ModbusStart+0xea>
                  	     	  //error Master ID must be zero
               	  }
           }
	}

    modH->u8lastRec = modH->u8BufferSize = 0;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2200      	movs	r2, #0
 800dbd0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	f893 2093 	ldrb.w	r2, [r3, #147]	; 0x93
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	f8b3 20ac 	ldrh.w	r2, [r3, #172]	; 0xac
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	f8b3 20aa 	ldrh.w	r2, [r3, #170]	; 0xaa
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8

}
 800dc00:	bf00      	nop
 800dc02:	3708      	adds	r7, #8
 800dc04:	46bd      	mov	sp, r7
 800dc06:	bd80      	pop	{r7, pc}

0800dc08 <vTimerCallbackT35>:

void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b086      	sub	sp, #24
 800dc0c:	af02      	add	r7, sp, #8
 800dc0e:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 800dc10:	2300      	movs	r3, #0
 800dc12:	60fb      	str	r3, [r7, #12]
 800dc14:	e02a      	b.n	800dc6c <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 800dc16:	4a1b      	ldr	r2, [pc, #108]	; (800dc84 <vTimerCallbackT35+0x7c>)
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc1e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800dc22:	687a      	ldr	r2, [r7, #4]
 800dc24:	429a      	cmp	r2, r3
 800dc26:	d11e      	bne.n	800dc66 <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uModbusType == MB_MASTER)
 800dc28:	4a16      	ldr	r2, [pc, #88]	; (800dc84 <vTimerCallbackT35+0x7c>)
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc30:	781b      	ldrb	r3, [r3, #0]
 800dc32:	2b04      	cmp	r3, #4
 800dc34:	d10c      	bne.n	800dc50 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 800dc36:	4a13      	ldr	r2, [pc, #76]	; (800dc84 <vTimerCallbackT35+0x7c>)
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc3e:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
 800dc42:	2300      	movs	r3, #0
 800dc44:	9300      	str	r3, [sp, #0]
 800dc46:	2300      	movs	r3, #0
 800dc48:	2200      	movs	r2, #0
 800dc4a:	2103      	movs	r1, #3
 800dc4c:	f7fe fe9c 	bl	800c988 <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 800dc50:	4a0c      	ldr	r2, [pc, #48]	; (800dc84 <vTimerCallbackT35+0x7c>)
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc58:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	2203      	movs	r2, #3
 800dc60:	2100      	movs	r1, #0
 800dc62:	f7fe fc05 	bl	800c470 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	3301      	adds	r3, #1
 800dc6a:	60fb      	str	r3, [r7, #12]
 800dc6c:	4b06      	ldr	r3, [pc, #24]	; (800dc88 <vTimerCallbackT35+0x80>)
 800dc6e:	781b      	ldrb	r3, [r3, #0]
 800dc70:	461a      	mov	r2, r3
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	4293      	cmp	r3, r2
 800dc76:	dbce      	blt.n	800dc16 <vTimerCallbackT35+0xe>
		}

	}
}
 800dc78:	bf00      	nop
 800dc7a:	bf00      	nop
 800dc7c:	3710      	adds	r7, #16
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}
 800dc82:	bf00      	nop
 800dc84:	20002108 	.word	0x20002108
 800dc88:	20002110 	.word	0x20002110

0800dc8c <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b084      	sub	sp, #16
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 800dc94:	2300      	movs	r3, #0
 800dc96:	60fb      	str	r3, [r7, #12]
 800dc98:	e017      	b.n	800dcca <vTimerCallbackTimeout+0x3e>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 800dc9a:	4a11      	ldr	r2, [pc, #68]	; (800dce0 <vTimerCallbackTimeout+0x54>)
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dca2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800dca6:	687a      	ldr	r2, [r7, #4]
 800dca8:	429a      	cmp	r2, r3
 800dcaa:	d10b      	bne.n	800dcc4 <vTimerCallbackTimeout+0x38>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, ERR_TIME_OUT, eSetValueWithOverwrite);
 800dcac:	4a0c      	ldr	r2, [pc, #48]	; (800dce0 <vTimerCallbackTimeout+0x54>)
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dcb4:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800dcb8:	2300      	movs	r3, #0
 800dcba:	2203      	movs	r2, #3
 800dcbc:	f06f 0107 	mvn.w	r1, #7
 800dcc0:	f7fe fbd6 	bl	800c470 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	3301      	adds	r3, #1
 800dcc8:	60fb      	str	r3, [r7, #12]
 800dcca:	4b06      	ldr	r3, [pc, #24]	; (800dce4 <vTimerCallbackTimeout+0x58>)
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	461a      	mov	r2, r3
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	dbe1      	blt.n	800dc9a <vTimerCallbackTimeout+0xe>
		}

	}

}
 800dcd6:	bf00      	nop
 800dcd8:	bf00      	nop
 800dcda:	3710      	adds	r7, #16
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}
 800dce0:	20002108 	.word	0x20002108
 800dce4:	20002110 	.word	0x20002110

0800dce8 <StartTaskModbusSlave>:


void StartTaskModbusSlave(void *argument)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b084      	sub	sp, #16
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	60fb      	str	r3, [r7, #12]
  //uint32_t notification;
  for(;;)
  {

	modH->i8lastError = 0;
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	749a      	strb	r2, [r3, #18]


   if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA)
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	d004      	beq.n	800dd0e <StartTaskModbusSlave+0x26>
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800dd0a:	2b04      	cmp	r3, #4
 800dd0c:	d117      	bne.n	800dd3e <StartTaskModbusSlave+0x56>
   {

	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block until a Modbus Frame arrives */
 800dd0e:	f04f 31ff 	mov.w	r1, #4294967295
 800dd12:	2001      	movs	r0, #1
 800dd14:	f7fe fb0a 	bl	800c32c <ulTaskNotifyTake>

	  if (getRxBuffer(modH) == ERR_BUFF_OVERFLOW)
 800dd18:	68f8      	ldr	r0, [r7, #12]
 800dd1a:	f000 fc21 	bl	800e560 <getRxBuffer>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	f113 0f03 	cmn.w	r3, #3
 800dd24:	d10b      	bne.n	800dd3e <StartTaskModbusSlave+0x56>
	  {
	      modH->i8lastError = ERR_BUFF_OVERFLOW;
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	22fd      	movs	r2, #253	; 0xfd
 800dd2a:	749a      	strb	r2, [r3, #18]
	   	  modH->u16errCnt++;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800dd32:	3301      	adds	r3, #1
 800dd34:	b29a      	uxth	r2, r3
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
		  continue;
 800dd3c:	e0b7      	b.n	800deae <StartTaskModbusSlave+0x1c6>
	  }
   }

   if (modH->u8BufferSize < 7)
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800dd44:	2b06      	cmp	r3, #6
 800dd46:	d80b      	bhi.n	800dd60 <StartTaskModbusSlave+0x78>
   {
      //The size of the frame is invalid
      modH->i8lastError = ERR_BAD_SIZE;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	22fa      	movs	r2, #250	; 0xfa
 800dd4c:	749a      	strb	r2, [r3, #18]
      modH->u16errCnt++;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800dd54:	3301      	adds	r3, #1
 800dd56:	b29a      	uxth	r2, r3
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac

	  continue;
 800dd5e:	e0a6      	b.n	800deae <StartTaskModbusSlave+0x1c6>
    }


   // check slave id
    if ( modH->u8Buffer[ID] !=  modH->u8id)
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	7cda      	ldrb	r2, [r3, #19]
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	7a1b      	ldrb	r3, [r3, #8]
 800dd68:	429a      	cmp	r2, r3
 800dd6a:	f040 809f 	bne.w	800deac <StartTaskModbusSlave+0x1c4>
	{
    	continue;
	}

	// validate message: CRC, FCT, address and size
    uint8_t u8exception = validateRequest(modH);
 800dd6e:	68f8      	ldr	r0, [r7, #12]
 800dd70:	f000 fc40 	bl	800e5f4 <validateRequest>
 800dd74:	4603      	mov	r3, r0
 800dd76:	72fb      	strb	r3, [r7, #11]
	if (u8exception > 0)
 800dd78:	7afb      	ldrb	r3, [r7, #11]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d00c      	beq.n	800dd98 <StartTaskModbusSlave+0xb0>
	{
	    if (u8exception != ERR_TIME_OUT)
		{
		    buildException( u8exception, modH);
 800dd7e:	7afb      	ldrb	r3, [r7, #11]
 800dd80:	68f9      	ldr	r1, [r7, #12]
 800dd82:	4618      	mov	r0, r3
 800dd84:	f000 fdda 	bl	800e93c <buildException>
			sendTxBuffer(modH);
 800dd88:	68f8      	ldr	r0, [r7, #12]
 800dd8a:	f000 fdf6 	bl	800e97a <sendTxBuffer>
		}
		modH->i8lastError = u8exception;
 800dd8e:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	749a      	strb	r2, [r3, #18]
		//return u8exception

		continue;
 800dd96:	e08a      	b.n	800deae <StartTaskModbusSlave+0x1c6>
	 }

	 modH->i8lastError = 0;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	749a      	strb	r2, [r3, #18]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800dda4:	f04f 31ff 	mov.w	r1, #4294967295
 800dda8:	4618      	mov	r0, r3
 800ddaa:	f7fd f825 	bl	800adf8 <xQueueSemaphoreTake>

	 // process message
	 switch(modH->u8Buffer[ FUNC ] )
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	7d1b      	ldrb	r3, [r3, #20]
 800ddb2:	3b01      	subs	r3, #1
 800ddb4:	2b0f      	cmp	r3, #15
 800ddb6:	d86f      	bhi.n	800de98 <StartTaskModbusSlave+0x1b0>
 800ddb8:	a201      	add	r2, pc, #4	; (adr r2, 800ddc0 <StartTaskModbusSlave+0xd8>)
 800ddba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddbe:	bf00      	nop
 800ddc0:	0800de01 	.word	0x0800de01
 800ddc4:	0800de15 	.word	0x0800de15
 800ddc8:	0800de29 	.word	0x0800de29
 800ddcc:	0800de3d 	.word	0x0800de3d
 800ddd0:	0800de51 	.word	0x0800de51
 800ddd4:	0800de63 	.word	0x0800de63
 800ddd8:	0800de99 	.word	0x0800de99
 800dddc:	0800de99 	.word	0x0800de99
 800dde0:	0800de99 	.word	0x0800de99
 800dde4:	0800de99 	.word	0x0800de99
 800dde8:	0800de99 	.word	0x0800de99
 800ddec:	0800de99 	.word	0x0800de99
 800ddf0:	0800de99 	.word	0x0800de99
 800ddf4:	0800de99 	.word	0x0800de99
 800ddf8:	0800de75 	.word	0x0800de75
 800ddfc:	0800de87 	.word	0x0800de87
	 {
			case MB_FC_READ_COILS:
				modH->i8state = process_FC1(modH,DB_COILS);
 800de00:	2101      	movs	r1, #1
 800de02:	68f8      	ldr	r0, [r7, #12]
 800de04:	f000 fe5b 	bl	800eabe <process_FC1>
 800de08:	4603      	mov	r3, r0
 800de0a:	461a      	mov	r2, r3
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800de12:	e042      	b.n	800de9a <StartTaskModbusSlave+0x1b2>
			case MB_FC_READ_DISCRETE_INPUT:
				modH->i8state = process_FC1(modH,DB_INPUT_COILS);
 800de14:	2102      	movs	r1, #2
 800de16:	68f8      	ldr	r0, [r7, #12]
 800de18:	f000 fe51 	bl	800eabe <process_FC1>
 800de1c:	4603      	mov	r3, r0
 800de1e:	461a      	mov	r2, r3
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800de26:	e038      	b.n	800de9a <StartTaskModbusSlave+0x1b2>
			case MB_FC_READ_REGISTERS:
				modH->i8state = process_FC3(modH,DB_HOLDING_REGISTER);
 800de28:	2103      	movs	r1, #3
 800de2a:	68f8      	ldr	r0, [r7, #12]
 800de2c:	f000 ff0b 	bl	800ec46 <process_FC3>
 800de30:	4603      	mov	r3, r0
 800de32:	461a      	mov	r2, r3
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800de3a:	e02e      	b.n	800de9a <StartTaskModbusSlave+0x1b2>
			case MB_FC_READ_INPUT_REGISTER:
				modH->i8state = process_FC3(modH,DB_INPUT_REGISTERS);
 800de3c:	2104      	movs	r1, #4
 800de3e:	68f8      	ldr	r0, [r7, #12]
 800de40:	f000 ff01 	bl	800ec46 <process_FC3>
 800de44:	4603      	mov	r3, r0
 800de46:	461a      	mov	r2, r3
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800de4e:	e024      	b.n	800de9a <StartTaskModbusSlave+0x1b2>
			case MB_FC_WRITE_COIL:
				modH->i8state = process_FC5(modH);
 800de50:	68f8      	ldr	r0, [r7, #12]
 800de52:	f000 ff70 	bl	800ed36 <process_FC5>
 800de56:	4603      	mov	r3, r0
 800de58:	461a      	mov	r2, r3
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800de60:	e01b      	b.n	800de9a <StartTaskModbusSlave+0x1b2>
			case MB_FC_WRITE_REGISTER :
				modH->i8state = process_FC6(modH);
 800de62:	68f8      	ldr	r0, [r7, #12]
 800de64:	f000 ffc0 	bl	800ede8 <process_FC6>
 800de68:	4603      	mov	r3, r0
 800de6a:	461a      	mov	r2, r3
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800de72:	e012      	b.n	800de9a <StartTaskModbusSlave+0x1b2>
			case MB_FC_WRITE_MULTIPLE_COILS:
				modH->i8state = process_FC15(modH);
 800de74:	68f8      	ldr	r0, [r7, #12]
 800de76:	f000 ffe9 	bl	800ee4c <process_FC15>
 800de7a:	4603      	mov	r3, r0
 800de7c:	461a      	mov	r2, r3
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800de84:	e009      	b.n	800de9a <StartTaskModbusSlave+0x1b2>
			case MB_FC_WRITE_MULTIPLE_REGISTERS :
				modH->i8state = process_FC16(modH);
 800de86:	68f8      	ldr	r0, [r7, #12]
 800de88:	f001 f86e 	bl	800ef68 <process_FC16>
 800de8c:	4603      	mov	r3, r0
 800de8e:	461a      	mov	r2, r3
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800de96:	e000      	b.n	800de9a <StartTaskModbusSlave+0x1b2>
			default:
				break;
 800de98:	bf00      	nop
	 }


	 xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
 800dea0:	2300      	movs	r3, #0
 800dea2:	2200      	movs	r2, #0
 800dea4:	2100      	movs	r1, #0
 800dea6:	f7fc fd2d 	bl	800a904 <xQueueGenericSend>

	 continue;
 800deaa:	e000      	b.n	800deae <StartTaskModbusSlave+0x1c6>
    	continue;
 800deac:	bf00      	nop
  {
 800deae:	e721      	b.n	800dcf4 <StartTaskModbusSlave+0xc>

0800deb0 <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 800deb0:	b084      	sub	sp, #16
 800deb2:	b580      	push	{r7, lr}
 800deb4:	b084      	sub	sp, #16
 800deb6:	af00      	add	r7, sp, #0
 800deb8:	6078      	str	r0, [r7, #4]
 800deba:	f107 001c 	add.w	r0, r7, #28
 800debe:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 800dec2:	2300      	movs	r3, #0
 800dec4:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800decc:	f04f 31ff 	mov.w	r1, #4294967295
 800ded0:	4618      	mov	r0, r3
 800ded2:	f7fc ff91 	bl	800adf8 <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	7a1b      	ldrb	r3, [r3, #8]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d001      	beq.n	800dee2 <SendQuery+0x32>
 800dede:	23ff      	movs	r3, #255	; 0xff
 800dee0:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f993 30b9 	ldrsb.w	r3, [r3, #185]	; 0xb9
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d001      	beq.n	800def0 <SendQuery+0x40>
 800deec:	23fe      	movs	r3, #254	; 0xfe
 800deee:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 800def0:	7f3b      	ldrb	r3, [r7, #28]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d002      	beq.n	800defc <SendQuery+0x4c>
 800def6:	7f3b      	ldrb	r3, [r7, #28]
 800def8:	2bf7      	cmp	r3, #247	; 0xf7
 800defa:	d901      	bls.n	800df00 <SendQuery+0x50>
 800defc:	23f7      	movs	r3, #247	; 0xf7
 800defe:	73bb      	strb	r3, [r7, #14]


	if(error)
 800df00:	7bbb      	ldrb	r3, [r7, #14]
 800df02:	2b00      	cmp	r3, #0
 800df04:	d00e      	beq.n	800df24 <SendQuery+0x74>
	{
		 modH->i8lastError = error;
 800df06:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
 800df14:	2300      	movs	r3, #0
 800df16:	2200      	movs	r2, #0
 800df18:	2100      	movs	r1, #0
 800df1a:	f7fc fcf3 	bl	800a904 <xQueueGenericSend>
		 return error;
 800df1e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800df22:	e147      	b.n	800e1b4 <SendQuery+0x304>
	}


	if (telegram.u8fct == MB_FC_READ_COILS || telegram.u8fct == MB_FC_READ_DISCRETE_INPUT ||
 800df24:	7f7b      	ldrb	r3, [r7, #29]
 800df26:	2b01      	cmp	r3, #1
 800df28:	d008      	beq.n	800df3c <SendQuery+0x8c>
 800df2a:	7f7b      	ldrb	r3, [r7, #29]
 800df2c:	2b02      	cmp	r3, #2
 800df2e:	d005      	beq.n	800df3c <SendQuery+0x8c>
		telegram.u8fct == MB_FC_WRITE_COIL || telegram.u8fct == MB_FC_WRITE_MULTIPLE_COILS)
 800df30:	7f7b      	ldrb	r3, [r7, #29]
	if (telegram.u8fct == MB_FC_READ_COILS || telegram.u8fct == MB_FC_READ_DISCRETE_INPUT ||
 800df32:	2b05      	cmp	r3, #5
 800df34:	d002      	beq.n	800df3c <SendQuery+0x8c>
		telegram.u8fct == MB_FC_WRITE_COIL || telegram.u8fct == MB_FC_WRITE_MULTIPLE_COILS)
 800df36:	7f7b      	ldrb	r3, [r7, #29]
 800df38:	2b0f      	cmp	r3, #15
 800df3a:	d104      	bne.n	800df46 <SendQuery+0x96>
	{
		modH->u16regsCoils = telegram.u16reg;
 800df3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800df44:	e00f      	b.n	800df66 <SendQuery+0xb6>
	}
	else if (telegram.u8fct == MB_FC_READ_REGISTERS || telegram.u8fct == MB_FC_READ_INPUT_REGISTER ||
 800df46:	7f7b      	ldrb	r3, [r7, #29]
 800df48:	2b03      	cmp	r3, #3
 800df4a:	d008      	beq.n	800df5e <SendQuery+0xae>
 800df4c:	7f7b      	ldrb	r3, [r7, #29]
 800df4e:	2b04      	cmp	r3, #4
 800df50:	d005      	beq.n	800df5e <SendQuery+0xae>
			telegram.u8fct == MB_FC_WRITE_REGISTER || telegram.u8fct == MB_FC_WRITE_MULTIPLE_REGISTERS)
 800df52:	7f7b      	ldrb	r3, [r7, #29]
	else if (telegram.u8fct == MB_FC_READ_REGISTERS || telegram.u8fct == MB_FC_READ_INPUT_REGISTER ||
 800df54:	2b06      	cmp	r3, #6
 800df56:	d002      	beq.n	800df5e <SendQuery+0xae>
			telegram.u8fct == MB_FC_WRITE_REGISTER || telegram.u8fct == MB_FC_WRITE_MULTIPLE_REGISTERS)
 800df58:	7f7b      	ldrb	r3, [r7, #29]
 800df5a:	2b10      	cmp	r3, #16
 800df5c:	d103      	bne.n	800df66 <SendQuery+0xb6>
	{
		modH->u16regsHR = telegram.u16reg;
 800df5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	}

	// telegram header
	modH->u8Buffer[ ID ]         = telegram.u8id;
 800df66:	7f3a      	ldrb	r2, [r7, #28]
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	74da      	strb	r2, [r3, #19]
	modH->u8Buffer[ FUNC ]       = telegram.u8fct;
 800df6c:	7f7a      	ldrb	r2, [r7, #29]
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	751a      	strb	r2, [r3, #20]
	modH->u8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 800df72:	8bfb      	ldrh	r3, [r7, #30]
 800df74:	0a1b      	lsrs	r3, r3, #8
 800df76:	b29b      	uxth	r3, r3
 800df78:	b2da      	uxtb	r2, r3
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	755a      	strb	r2, [r3, #21]
	modH->u8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 800df7e:	8bfb      	ldrh	r3, [r7, #30]
 800df80:	b2da      	uxtb	r2, r3
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 800df86:	7f7b      	ldrb	r3, [r7, #29]
 800df88:	3b01      	subs	r3, #1
 800df8a:	2b0f      	cmp	r3, #15
 800df8c:	f200 80ff 	bhi.w	800e18e <SendQuery+0x2de>
 800df90:	a201      	add	r2, pc, #4	; (adr r2, 800df98 <SendQuery+0xe8>)
 800df92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df96:	bf00      	nop
 800df98:	0800dfd9 	.word	0x0800dfd9
 800df9c:	0800dfd9 	.word	0x0800dfd9
 800dfa0:	0800dfd9 	.word	0x0800dfd9
 800dfa4:	0800dfd9 	.word	0x0800dfd9
 800dfa8:	0800dff7 	.word	0x0800dff7
 800dfac:	0800e019 	.word	0x0800e019
 800dfb0:	0800e18f 	.word	0x0800e18f
 800dfb4:	0800e18f 	.word	0x0800e18f
 800dfb8:	0800e18f 	.word	0x0800e18f
 800dfbc:	0800e18f 	.word	0x0800e18f
 800dfc0:	0800e18f 	.word	0x0800e18f
 800dfc4:	0800e18f 	.word	0x0800e18f
 800dfc8:	0800e18f 	.word	0x0800e18f
 800dfcc:	0800e18f 	.word	0x0800e18f
 800dfd0:	0800e03b 	.word	0x0800e03b
 800dfd4:	0800e0f9 	.word	0x0800e0f9
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800dfd8:	8c3b      	ldrh	r3, [r7, #32]
 800dfda:	0a1b      	lsrs	r3, r3, #8
 800dfdc:	b29b      	uxth	r3, r3
 800dfde:	b2da      	uxtb	r2, r3
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 800dfe4:	8c3b      	ldrh	r3, [r7, #32]
 800dfe6:	b2da      	uxtb	r2, r3
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	2206      	movs	r2, #6
 800dff0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 800dff4:	e0cb      	b.n	800e18e <SendQuery+0x2de>
	case MB_FC_WRITE_COIL:
	    modH->u8Buffer[ NB_HI ]      = (( telegram.u16reg[0]> 0) ? 0xff : 0);
 800dff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dff8:	881b      	ldrh	r3, [r3, #0]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d001      	beq.n	800e002 <SendQuery+0x152>
 800dffe:	22ff      	movs	r2, #255	; 0xff
 800e000:	e000      	b.n	800e004 <SendQuery+0x154>
 800e002:	2200      	movs	r2, #0
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = 0;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	2200      	movs	r2, #0
 800e00c:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	2206      	movs	r2, #6
 800e012:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 800e016:	e0ba      	b.n	800e18e <SendQuery+0x2de>
	case MB_FC_WRITE_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte( telegram.u16reg[0]);
 800e018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e01a:	881b      	ldrh	r3, [r3, #0]
 800e01c:	0a1b      	lsrs	r3, r3, #8
 800e01e:	b29b      	uxth	r3, r3
 800e020:	b2da      	uxtb	r2, r3
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16reg[0]);
 800e026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e028:	881b      	ldrh	r3, [r3, #0]
 800e02a:	b2da      	uxtb	r2, r3
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2206      	movs	r2, #6
 800e034:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 800e038:	e0a9      	b.n	800e18e <SendQuery+0x2de>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 800e03a:	8c3b      	ldrh	r3, [r7, #32]
 800e03c:	091b      	lsrs	r3, r3, #4
 800e03e:	b29b      	uxth	r3, r3
 800e040:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 800e042:	7a7b      	ldrb	r3, [r7, #9]
 800e044:	005b      	lsls	r3, r3, #1
 800e046:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 800e048:	8c3b      	ldrh	r3, [r7, #32]
 800e04a:	f003 030f 	and.w	r3, r3, #15
 800e04e:	b29b      	uxth	r3, r3
 800e050:	2b00      	cmp	r3, #0
 800e052:	d005      	beq.n	800e060 <SendQuery+0x1b0>
	    {
	        u8bytesno++;
 800e054:	7bfb      	ldrb	r3, [r7, #15]
 800e056:	3301      	adds	r3, #1
 800e058:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 800e05a:	7a7b      	ldrb	r3, [r7, #9]
 800e05c:	3301      	adds	r3, #1
 800e05e:	727b      	strb	r3, [r7, #9]
	    }

	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800e060:	8c3b      	ldrh	r3, [r7, #32]
 800e062:	0a1b      	lsrs	r3, r3, #8
 800e064:	b29b      	uxth	r3, r3
 800e066:	b2da      	uxtb	r2, r3
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 800e06c:	8c3b      	ldrh	r3, [r7, #32]
 800e06e:	b2da      	uxtb	r2, r3
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = u8bytesno;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	7bfa      	ldrb	r2, [r7, #15]
 800e078:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	2207      	movs	r2, #7
 800e07e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 800e082:	2300      	movs	r3, #0
 800e084:	81bb      	strh	r3, [r7, #12]
 800e086:	e031      	b.n	800e0ec <SendQuery+0x23c>
	    {
	        if(i%2)
 800e088:	89bb      	ldrh	r3, [r7, #12]
 800e08a:	f003 0301 	and.w	r3, r3, #1
 800e08e:	b29b      	uxth	r3, r3
 800e090:	2b00      	cmp	r3, #0
 800e092:	d00f      	beq.n	800e0b4 <SendQuery+0x204>
	        {
	        	modH->u8Buffer[ modH->u8BufferSize ] = lowByte( telegram.u16reg[ i/2 ] );
 800e094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e096:	89bb      	ldrh	r3, [r7, #12]
 800e098:	085b      	lsrs	r3, r3, #1
 800e09a:	b29b      	uxth	r3, r3
 800e09c:	005b      	lsls	r3, r3, #1
 800e09e:	4413      	add	r3, r2
 800e0a0:	881a      	ldrh	r2, [r3, #0]
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e0a8:	4619      	mov	r1, r3
 800e0aa:	b2d2      	uxtb	r2, r2
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	440b      	add	r3, r1
 800e0b0:	74da      	strb	r2, [r3, #19]
 800e0b2:	e010      	b.n	800e0d6 <SendQuery+0x226>
	        }
	        else
	        {
	        	modH->u8Buffer[  modH->u8BufferSize ] = highByte( telegram.u16reg[ i/2 ] );
 800e0b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e0b6:	89bb      	ldrh	r3, [r7, #12]
 800e0b8:	085b      	lsrs	r3, r3, #1
 800e0ba:	b29b      	uxth	r3, r3
 800e0bc:	005b      	lsls	r3, r3, #1
 800e0be:	4413      	add	r3, r2
 800e0c0:	881b      	ldrh	r3, [r3, #0]
 800e0c2:	0a1b      	lsrs	r3, r3, #8
 800e0c4:	b29a      	uxth	r2, r3
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	b2d2      	uxtb	r2, r2
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	440b      	add	r3, r1
 800e0d4:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e0dc:	3301      	adds	r3, #1
 800e0de:	b2da      	uxtb	r2, r3
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 800e0e6:	89bb      	ldrh	r3, [r7, #12]
 800e0e8:	3301      	adds	r3, #1
 800e0ea:	81bb      	strh	r3, [r7, #12]
 800e0ec:	7bfb      	ldrb	r3, [r7, #15]
 800e0ee:	b29b      	uxth	r3, r3
 800e0f0:	89ba      	ldrh	r2, [r7, #12]
 800e0f2:	429a      	cmp	r2, r3
 800e0f4:	d3c8      	bcc.n	800e088 <SendQuery+0x1d8>
	    }
	    break;
 800e0f6:	e04a      	b.n	800e18e <SendQuery+0x2de>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800e0f8:	8c3b      	ldrh	r3, [r7, #32]
 800e0fa:	0a1b      	lsrs	r3, r3, #8
 800e0fc:	b29b      	uxth	r3, r3
 800e0fe:	b2da      	uxtb	r2, r3
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 800e104:	8c3b      	ldrh	r3, [r7, #32]
 800e106:	b2da      	uxtb	r2, r3
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 800e10c:	8c3b      	ldrh	r3, [r7, #32]
 800e10e:	b2db      	uxtb	r3, r3
 800e110:	005b      	lsls	r3, r3, #1
 800e112:	b2da      	uxtb	r2, r3
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	2207      	movs	r2, #7
 800e11c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800e120:	2300      	movs	r3, #0
 800e122:	817b      	strh	r3, [r7, #10]
 800e124:	e02e      	b.n	800e184 <SendQuery+0x2d4>
	    {

	        modH->u8Buffer[  modH->u8BufferSize ] = highByte(  telegram.u16reg[ i ] );
 800e126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e128:	897b      	ldrh	r3, [r7, #10]
 800e12a:	005b      	lsls	r3, r3, #1
 800e12c:	4413      	add	r3, r2
 800e12e:	881b      	ldrh	r3, [r3, #0]
 800e130:	0a1b      	lsrs	r3, r3, #8
 800e132:	b29a      	uxth	r2, r3
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e13a:	4619      	mov	r1, r3
 800e13c:	b2d2      	uxtb	r2, r2
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	440b      	add	r3, r1
 800e142:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e14a:	3301      	adds	r3, #1
 800e14c:	b2da      	uxtb	r2, r3
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	        modH->u8Buffer[  modH->u8BufferSize ] = lowByte( telegram.u16reg[ i ] );
 800e154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e156:	897b      	ldrh	r3, [r7, #10]
 800e158:	005b      	lsls	r3, r3, #1
 800e15a:	4413      	add	r3, r2
 800e15c:	881a      	ldrh	r2, [r3, #0]
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e164:	4619      	mov	r1, r3
 800e166:	b2d2      	uxtb	r2, r2
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	440b      	add	r3, r1
 800e16c:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e174:	3301      	adds	r3, #1
 800e176:	b2da      	uxtb	r2, r3
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800e17e:	897b      	ldrh	r3, [r7, #10]
 800e180:	3301      	adds	r3, #1
 800e182:	817b      	strh	r3, [r7, #10]
 800e184:	8c3b      	ldrh	r3, [r7, #32]
 800e186:	897a      	ldrh	r2, [r7, #10]
 800e188:	429a      	cmp	r2, r3
 800e18a:	d3cc      	bcc.n	800e126 <SendQuery+0x276>
	    }
	    break;
 800e18c:	bf00      	nop
	}


	sendTxBuffer(modH);
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f000 fbf3 	bl	800e97a <sendTxBuffer>

	xSemaphoreGive(modH->ModBusSphrHandle);
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
 800e19a:	2300      	movs	r3, #0
 800e19c:	2200      	movs	r2, #0
 800e19e:	2100      	movs	r1, #0
 800e1a0:	f7fc fbb0 	bl	800a904 <xQueueGenericSend>

	modH->i8state = COM_WAITING;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2201      	movs	r2, #1
 800e1a8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
	modH->i8lastError = 0;
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	749a      	strb	r2, [r3, #18]
	return 0;
 800e1b2:	2300      	movs	r3, #0


}
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	3710      	adds	r7, #16
 800e1b8:	46bd      	mov	sp, r7
 800e1ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e1be:	b004      	add	sp, #16
 800e1c0:	4770      	bx	lr
 800e1c2:	bf00      	nop

0800e1c4 <StartTaskModbusMaster>:


void StartTaskModbusMaster(void *argument)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b08c      	sub	sp, #48	; 0x30
 800e1c8:	af02      	add	r7, sp, #8
 800e1ca:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	627b      	str	r3, [r7, #36]	; 0x24


  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 800e1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1d2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e1d6:	f107 010c 	add.w	r1, r7, #12
 800e1da:	f04f 32ff 	mov.w	r2, #4294967295
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f7fc fd2a 	bl	800ac38 <xQueueReceive>

     // This is the case for implementations with only USART support
     SendQuery(modH, telegram);
 800e1e4:	69bb      	ldr	r3, [r7, #24]
 800e1e6:	9300      	str	r3, [sp, #0]
 800e1e8:	f107 030c 	add.w	r3, r7, #12
 800e1ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e1ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e1f0:	f7ff fe5e 	bl	800deb0 <SendQuery>
     /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
     ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800e1f4:	f04f 31ff 	mov.w	r1, #4294967295
 800e1f8:	2001      	movs	r0, #1
 800e1fa:	f7fe f897 	bl	800c32c <ulTaskNotifyTake>
 800e1fe:	6238      	str	r0, [r7, #32]

	  // notify the task the request timeout
      modH->i8lastError = 0;
 800e200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e202:	2200      	movs	r2, #0
 800e204:	749a      	strb	r2, [r3, #18]
      if(ulNotificationValue)
 800e206:	6a3b      	ldr	r3, [r7, #32]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d018      	beq.n	800e23e <StartTaskModbusMaster+0x7a>
      {
    	  modH->i8state = COM_IDLE;
 800e20c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e20e:	2200      	movs	r2, #0
 800e210:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    	  modH->i8lastError = ERR_TIME_OUT;
 800e214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e216:	22f8      	movs	r2, #248	; 0xf8
 800e218:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 800e21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e21c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e220:	3301      	adds	r3, #1
 800e222:	b29a      	uxth	r2, r3
 800e224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e226:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800e22a:	69b8      	ldr	r0, [r7, #24]
 800e22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e22e:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800e232:	4619      	mov	r1, r3
 800e234:	2300      	movs	r3, #0
 800e236:	2203      	movs	r2, #3
 800e238:	f7fe f91a 	bl	800c470 <xTaskGenericNotify>
    	  continue;
 800e23c:	e09a      	b.n	800e374 <StartTaskModbusMaster+0x1b0>
      }

      getRxBuffer(modH);
 800e23e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e240:	f000 f98e 	bl	800e560 <getRxBuffer>

	  if ( modH->u8BufferSize < 6){
 800e244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e246:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e24a:	2b05      	cmp	r3, #5
 800e24c:	d818      	bhi.n	800e280 <StartTaskModbusMaster+0xbc>

		  modH->i8state = COM_IDLE;
 800e24e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e250:	2200      	movs	r2, #0
 800e252:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
		  modH->i8lastError = ERR_BAD_SIZE;
 800e256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e258:	22fa      	movs	r2, #250	; 0xfa
 800e25a:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 800e25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e25e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e262:	3301      	adds	r3, #1
 800e264:	b29a      	uxth	r2, r3
 800e266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e268:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800e26c:	69b8      	ldr	r0, [r7, #24]
 800e26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e270:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800e274:	4619      	mov	r1, r3
 800e276:	2300      	movs	r3, #0
 800e278:	2203      	movs	r2, #3
 800e27a:	f7fe f8f9 	bl	800c470 <xTaskGenericNotify>
		  continue;
 800e27e:	e079      	b.n	800e374 <StartTaskModbusMaster+0x1b0>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 800e280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e282:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
 800e286:	2300      	movs	r3, #0
 800e288:	9300      	str	r3, [sp, #0]
 800e28a:	2300      	movs	r3, #0
 800e28c:	2200      	movs	r2, #0
 800e28e:	2103      	movs	r1, #3
 800e290:	f7fe fb7a 	bl	800c988 <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 800e294:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e296:	f000 f8f5 	bl	800e484 <validateAnswer>
 800e29a:	4603      	mov	r3, r0
 800e29c:	77fb      	strb	r3, [r7, #31]
	  if (u8exception != 0)
 800e29e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d010      	beq.n	800e2c8 <StartTaskModbusMaster+0x104>
	  {
		 modH->i8state = COM_IDLE;
 800e2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
         modH->i8lastError = u8exception;
 800e2ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2b0:	7ffa      	ldrb	r2, [r7, #31]
 800e2b2:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800e2b4:	69b8      	ldr	r0, [r7, #24]
 800e2b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2b8:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800e2bc:	4619      	mov	r1, r3
 800e2be:	2300      	movs	r3, #0
 800e2c0:	2203      	movs	r2, #3
 800e2c2:	f7fe f8d5 	bl	800c470 <xTaskGenericNotify>
	     continue;
 800e2c6:	e055      	b.n	800e374 <StartTaskModbusMaster+0x1b0>
	  }

	  modH->i8lastError = u8exception;
 800e2c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ca:	7ffa      	ldrb	r2, [r7, #31]
 800e2cc:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800e2ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2d0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800e2d4:	f04f 31ff 	mov.w	r1, #4294967295
 800e2d8:	4618      	mov	r0, r3
 800e2da:	f7fc fd8d 	bl	800adf8 <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->u8Buffer[ FUNC ] )
 800e2de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e0:	7d1b      	ldrb	r3, [r3, #20]
 800e2e2:	3b01      	subs	r3, #1
 800e2e4:	2b0f      	cmp	r3, #15
 800e2e6:	d82b      	bhi.n	800e340 <StartTaskModbusMaster+0x17c>
 800e2e8:	a201      	add	r2, pc, #4	; (adr r2, 800e2f0 <StartTaskModbusMaster+0x12c>)
 800e2ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2ee:	bf00      	nop
 800e2f0:	0800e331 	.word	0x0800e331
 800e2f4:	0800e331 	.word	0x0800e331
 800e2f8:	0800e339 	.word	0x0800e339
 800e2fc:	0800e339 	.word	0x0800e339
 800e300:	0800e341 	.word	0x0800e341
 800e304:	0800e341 	.word	0x0800e341
 800e308:	0800e341 	.word	0x0800e341
 800e30c:	0800e341 	.word	0x0800e341
 800e310:	0800e341 	.word	0x0800e341
 800e314:	0800e341 	.word	0x0800e341
 800e318:	0800e341 	.word	0x0800e341
 800e31c:	0800e341 	.word	0x0800e341
 800e320:	0800e341 	.word	0x0800e341
 800e324:	0800e341 	.word	0x0800e341
 800e328:	0800e341 	.word	0x0800e341
 800e32c:	0800e341 	.word	0x0800e341
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to u16regs buffer
	      get_FC1(modH);
 800e330:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e332:	f000 f821 	bl	800e378 <get_FC1>
	      break;
 800e336:	e004      	b.n	800e342 <StartTaskModbusMaster+0x17e>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to u16regs buffer
	      get_FC3(modH);
 800e338:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e33a:	f000 f874 	bl	800e426 <get_FC3>
	      break;
 800e33e:	e000      	b.n	800e342 <StartTaskModbusMaster+0x17e>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 800e340:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 800e342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e344:	2200      	movs	r2, #0
 800e346:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

	  if (modH->i8lastError ==0) // no error the error_OK, we need to use a different value than 0 to detect the timeout
 800e34a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e34c:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d10e      	bne.n	800e372 <StartTaskModbusMaster+0x1ae>
	  {
		  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 800e354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e356:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
 800e35a:	2300      	movs	r3, #0
 800e35c:	2200      	movs	r2, #0
 800e35e:	2100      	movs	r1, #0
 800e360:	f7fc fad0 	bl	800a904 <xQueueGenericSend>
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, ERR_OK_QUERY, eSetValueWithOverwrite);
 800e364:	69b8      	ldr	r0, [r7, #24]
 800e366:	2300      	movs	r3, #0
 800e368:	2203      	movs	r2, #3
 800e36a:	f06f 010a 	mvn.w	r1, #10
 800e36e:	f7fe f87f 	bl	800c470 <xTaskGenericNotify>
	  }


	  continue;
 800e372:	bf00      	nop
  {
 800e374:	e72c      	b.n	800e1d0 <StartTaskModbusMaster+0xc>
 800e376:	bf00      	nop

0800e378 <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 800e378:	b590      	push	{r4, r7, lr}
 800e37a:	b085      	sub	sp, #20
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 800e380:	2303      	movs	r3, #3
 800e382:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 800e384:	2300      	movs	r3, #0
 800e386:	73fb      	strb	r3, [r7, #15]
 800e388:	e043      	b.n	800e412 <get_FC1+0x9a>

        if(i%2)
 800e38a:	7bfb      	ldrb	r3, [r7, #15]
 800e38c:	f003 0301 	and.w	r3, r3, #1
 800e390:	b2db      	uxtb	r3, r3
 800e392:	2b00      	cmp	r3, #0
 800e394:	d01c      	beq.n	800e3d0 <get_FC1+0x58>
        {
        	modH->u16regsCoils[i/2]= word(modH->u8Buffer[i+u8byte], lowByte(modH->u16regsCoils[i/2]));
 800e396:	7bfa      	ldrb	r2, [r7, #15]
 800e398:	7bbb      	ldrb	r3, [r7, #14]
 800e39a:	4413      	add	r3, r2
 800e39c:	687a      	ldr	r2, [r7, #4]
 800e39e:	4413      	add	r3, r2
 800e3a0:	7cd8      	ldrb	r0, [r3, #19]
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e3a8:	7bfb      	ldrb	r3, [r7, #15]
 800e3aa:	085b      	lsrs	r3, r3, #1
 800e3ac:	b2db      	uxtb	r3, r3
 800e3ae:	005b      	lsls	r3, r3, #1
 800e3b0:	4413      	add	r3, r2
 800e3b2:	881b      	ldrh	r3, [r3, #0]
 800e3b4:	b2d9      	uxtb	r1, r3
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e3bc:	7bfb      	ldrb	r3, [r7, #15]
 800e3be:	085b      	lsrs	r3, r3, #1
 800e3c0:	b2db      	uxtb	r3, r3
 800e3c2:	005b      	lsls	r3, r3, #1
 800e3c4:	18d4      	adds	r4, r2, r3
 800e3c6:	f000 fa5f 	bl	800e888 <word>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	8023      	strh	r3, [r4, #0]
 800e3ce:	e01d      	b.n	800e40c <get_FC1+0x94>
        }
        else
        {

        	modH->u16regsCoils[i/2]= word(highByte(modH->u16regsCoils[i/2]), modH->u8Buffer[i+u8byte]);
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e3d6:	7bfb      	ldrb	r3, [r7, #15]
 800e3d8:	085b      	lsrs	r3, r3, #1
 800e3da:	b2db      	uxtb	r3, r3
 800e3dc:	005b      	lsls	r3, r3, #1
 800e3de:	4413      	add	r3, r2
 800e3e0:	881b      	ldrh	r3, [r3, #0]
 800e3e2:	0a1b      	lsrs	r3, r3, #8
 800e3e4:	b29b      	uxth	r3, r3
 800e3e6:	b2d8      	uxtb	r0, r3
 800e3e8:	7bfa      	ldrb	r2, [r7, #15]
 800e3ea:	7bbb      	ldrb	r3, [r7, #14]
 800e3ec:	4413      	add	r3, r2
 800e3ee:	687a      	ldr	r2, [r7, #4]
 800e3f0:	4413      	add	r3, r2
 800e3f2:	7cd9      	ldrb	r1, [r3, #19]
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e3fa:	7bfb      	ldrb	r3, [r7, #15]
 800e3fc:	085b      	lsrs	r3, r3, #1
 800e3fe:	b2db      	uxtb	r3, r3
 800e400:	005b      	lsls	r3, r3, #1
 800e402:	18d4      	adds	r4, r2, r3
 800e404:	f000 fa40 	bl	800e888 <word>
 800e408:	4603      	mov	r3, r0
 800e40a:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 800e40c:	7bfb      	ldrb	r3, [r7, #15]
 800e40e:	3301      	adds	r3, #1
 800e410:	73fb      	strb	r3, [r7, #15]
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	7d5b      	ldrb	r3, [r3, #21]
 800e416:	7bfa      	ldrb	r2, [r7, #15]
 800e418:	429a      	cmp	r2, r3
 800e41a:	d3b6      	bcc.n	800e38a <get_FC1+0x12>
        }

     }
}
 800e41c:	bf00      	nop
 800e41e:	bf00      	nop
 800e420:	3714      	adds	r7, #20
 800e422:	46bd      	mov	sp, r7
 800e424:	bd90      	pop	{r4, r7, pc}

0800e426 <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 800e426:	b590      	push	{r4, r7, lr}
 800e428:	b085      	sub	sp, #20
 800e42a:	af00      	add	r7, sp, #0
 800e42c:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 800e42e:	2303      	movs	r3, #3
 800e430:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 800e432:	2300      	movs	r3, #0
 800e434:	73bb      	strb	r3, [r7, #14]
 800e436:	e018      	b.n	800e46a <get_FC3+0x44>
    {
    	modH->u16regsHR[ i ] = word(modH->u8Buffer[ u8byte ], modH->u8Buffer[ u8byte +1 ]);
 800e438:	7bfb      	ldrb	r3, [r7, #15]
 800e43a:	687a      	ldr	r2, [r7, #4]
 800e43c:	4413      	add	r3, r2
 800e43e:	7cd8      	ldrb	r0, [r3, #19]
 800e440:	7bfb      	ldrb	r3, [r7, #15]
 800e442:	3301      	adds	r3, #1
 800e444:	687a      	ldr	r2, [r7, #4]
 800e446:	4413      	add	r3, r2
 800e448:	7cd9      	ldrb	r1, [r3, #19]
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800e450:	7bbb      	ldrb	r3, [r7, #14]
 800e452:	005b      	lsls	r3, r3, #1
 800e454:	18d4      	adds	r4, r2, r3
 800e456:	f000 fa17 	bl	800e888 <word>
 800e45a:	4603      	mov	r3, r0
 800e45c:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 800e45e:	7bfb      	ldrb	r3, [r7, #15]
 800e460:	3302      	adds	r3, #2
 800e462:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 800e464:	7bbb      	ldrb	r3, [r7, #14]
 800e466:	3301      	adds	r3, #1
 800e468:	73bb      	strb	r3, [r7, #14]
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	7d5b      	ldrb	r3, [r3, #21]
 800e46e:	085b      	lsrs	r3, r3, #1
 800e470:	b2db      	uxtb	r3, r3
 800e472:	7bba      	ldrb	r2, [r7, #14]
 800e474:	429a      	cmp	r2, r3
 800e476:	d3df      	bcc.n	800e438 <get_FC3+0x12>
    }
}
 800e478:	bf00      	nop
 800e47a:	bf00      	nop
 800e47c:	3714      	adds	r7, #20
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd90      	pop	{r4, r7, pc}
	...

0800e484 <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b084      	sub	sp, #16
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
    // check message crc vs calculated crc

	uint16_t u16MsgCRC =
        ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e492:	3b02      	subs	r3, #2
 800e494:	687a      	ldr	r2, [r7, #4]
 800e496:	4413      	add	r3, r2
 800e498:	7cdb      	ldrb	r3, [r3, #19]
 800e49a:	021b      	lsls	r3, r3, #8
         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800e49c:	b21a      	sxth	r2, r3
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e4a4:	3b01      	subs	r3, #1
 800e4a6:	6879      	ldr	r1, [r7, #4]
 800e4a8:	440b      	add	r3, r1
 800e4aa:	7cdb      	ldrb	r3, [r3, #19]
 800e4ac:	b21b      	sxth	r3, r3
 800e4ae:	4313      	orrs	r3, r2
 800e4b0:	b21b      	sxth	r3, r3
	uint16_t u16MsgCRC =
 800e4b2:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->u8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	f103 0213 	add.w	r2, r3, #19
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e4c0:	3b02      	subs	r3, #2
 800e4c2:	b2db      	uxtb	r3, r3
 800e4c4:	4619      	mov	r1, r3
 800e4c6:	4610      	mov	r0, r2
 800e4c8:	f000 f9f1 	bl	800e8ae <calcCRC>
 800e4cc:	4603      	mov	r3, r0
 800e4ce:	461a      	mov	r2, r3
 800e4d0:	89bb      	ldrh	r3, [r7, #12]
 800e4d2:	4293      	cmp	r3, r2
 800e4d4:	d009      	beq.n	800e4ea <validateAnswer+0x66>
    {
    	modH->u16errCnt ++;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e4dc:	3301      	adds	r3, #1
 800e4de:	b29a      	uxth	r2, r3
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
        return ERR_BAD_CRC;
 800e4e6:	23fc      	movs	r3, #252	; 0xfc
 800e4e8:	e034      	b.n	800e554 <validateAnswer+0xd0>
    }

    // check exception
    if ((modH->u8Buffer[ FUNC ] & 0x80) != 0)
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	7d1b      	ldrb	r3, [r3, #20]
 800e4ee:	b25b      	sxtb	r3, r3
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	da09      	bge.n	800e508 <validateAnswer+0x84>
    {
    	modH->u16errCnt ++;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	b29a      	uxth	r2, r3
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
        return ERR_EXCEPTION;
 800e504:	23fb      	movs	r3, #251	; 0xfb
 800e506:	e025      	b.n	800e554 <validateAnswer+0xd0>
    }

    // check fct code
    bool isSupported = false;
 800e508:	2300      	movs	r3, #0
 800e50a:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800e50c:	2300      	movs	r3, #0
 800e50e:	73bb      	strb	r3, [r7, #14]
 800e510:	e00c      	b.n	800e52c <validateAnswer+0xa8>
    {
        if (fctsupported[i] == modH->u8Buffer[FUNC])
 800e512:	7bbb      	ldrb	r3, [r7, #14]
 800e514:	4a11      	ldr	r2, [pc, #68]	; (800e55c <validateAnswer+0xd8>)
 800e516:	5cd2      	ldrb	r2, [r2, r3]
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	7d1b      	ldrb	r3, [r3, #20]
 800e51c:	429a      	cmp	r2, r3
 800e51e:	d102      	bne.n	800e526 <validateAnswer+0xa2>
        {
            isSupported = 1;
 800e520:	2301      	movs	r3, #1
 800e522:	73fb      	strb	r3, [r7, #15]
            break;
 800e524:	e005      	b.n	800e532 <validateAnswer+0xae>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800e526:	7bbb      	ldrb	r3, [r7, #14]
 800e528:	3301      	adds	r3, #1
 800e52a:	73bb      	strb	r3, [r7, #14]
 800e52c:	7bbb      	ldrb	r3, [r7, #14]
 800e52e:	2b07      	cmp	r3, #7
 800e530:	d9ef      	bls.n	800e512 <validateAnswer+0x8e>
        }
    }
    if (!isSupported)
 800e532:	7bfb      	ldrb	r3, [r7, #15]
 800e534:	f083 0301 	eor.w	r3, r3, #1
 800e538:	b2db      	uxtb	r3, r3
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d009      	beq.n	800e552 <validateAnswer+0xce>
    {
    	modH->u16errCnt ++;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e544:	3301      	adds	r3, #1
 800e546:	b29a      	uxth	r2, r3
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
        return EXC_FUNC_CODE;
 800e54e:	2301      	movs	r3, #1
 800e550:	e000      	b.n	800e554 <validateAnswer+0xd0>
    }

    return 0; // OK, no exception code thrown
 800e552:	2300      	movs	r3, #0
}
 800e554:	4618      	mov	r0, r3
 800e556:	3710      	adds	r7, #16
 800e558:	46bd      	mov	sp, r7
 800e55a:	bd80      	pop	{r7, pc}
 800e55c:	0800f888 	.word	0x0800f888

0800e560 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int16_t getRxBuffer(modbusHandler_t *modH)
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b084      	sub	sp, #16
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]

    int16_t i16result;

    if(modH->xTypeHW == USART_HW)
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800e56e:	2b01      	cmp	r3, #1
 800e570:	d104      	bne.n	800e57c <getRxBuffer+0x1c>
    {
    	HAL_UART_AbortReceive_IT(modH->port); // disable interrupts to avoid race conditions on serial port
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	685b      	ldr	r3, [r3, #4]
 800e576:	4618      	mov	r0, r3
 800e578:	f7f8 fe5c 	bl	8007234 <HAL_UART_AbortReceive_IT>
    }

	if (modH->xBufferRX.overflow)
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	f893 3153 	ldrb.w	r3, [r3, #339]	; 0x153
 800e582:	2b00      	cmp	r3, #0
 800e584:	d008      	beq.n	800e598 <getRxBuffer+0x38>
    {
       	RingClear(&modH->xBufferRX); // clean up the overflowed buffer
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	33d0      	adds	r3, #208	; 0xd0
 800e58a:	4618      	mov	r0, r3
 800e58c:	f7ff f9eb 	bl	800d966 <RingClear>
       	i16result =  ERR_BUFF_OVERFLOW;
 800e590:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 800e594:	81fb      	strh	r3, [r7, #14]
 800e596:	e019      	b.n	800e5cc <getRxBuffer+0x6c>
    }
	else
	{
		modH->u8BufferSize = RingGetAllBytes(&modH->xBufferRX, modH->u8Buffer);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	3313      	adds	r3, #19
 800e5a2:	4619      	mov	r1, r3
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	f7ff f978 	bl	800d89a <RingGetAllBytes>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	461a      	mov	r2, r3
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
		modH->u16InCnt++;
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800e5ba:	3301      	adds	r3, #1
 800e5bc:	b29a      	uxth	r2, r3
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
		i16result = modH->u8BufferSize;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e5ca:	81fb      	strh	r3, [r7, #14]
	}

	if(modH->xTypeHW == USART_HW)
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800e5d2:	2b01      	cmp	r3, #1
 800e5d4:	d107      	bne.n	800e5e6 <getRxBuffer+0x86>
	{
		HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	6858      	ldr	r0, [r3, #4]
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	33b8      	adds	r3, #184	; 0xb8
 800e5de:	2201      	movs	r2, #1
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	f7f8 fcc5 	bl	8006f70 <HAL_UART_Receive_IT>
	}

    return i16result;
 800e5e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	3710      	adds	r7, #16
 800e5ee:	46bd      	mov	sp, r7
 800e5f0:	bd80      	pop	{r7, pc}
	...

0800e5f4 <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b084      	sub	sp, #16
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
	// check message crc vs calculated crc

	    uint16_t u16MsgCRC;
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e602:	3b02      	subs	r3, #2
 800e604:	687a      	ldr	r2, [r7, #4]
 800e606:	4413      	add	r3, r2
 800e608:	7cdb      	ldrb	r3, [r3, #19]
 800e60a:	021b      	lsls	r3, r3, #8
	    		   	         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800e60c:	b21a      	sxth	r2, r3
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e614:	3b01      	subs	r3, #1
 800e616:	6879      	ldr	r1, [r7, #4]
 800e618:	440b      	add	r3, r1
 800e61a:	7cdb      	ldrb	r3, [r3, #19]
 800e61c:	b21b      	sxth	r3, r3
 800e61e:	4313      	orrs	r3, r2
 800e620:	b21b      	sxth	r3, r3
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 800e622:	813b      	strh	r3, [r7, #8]


	    if ( calcCRC( modH->u8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f103 0213 	add.w	r2, r3, #19
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e630:	3b02      	subs	r3, #2
 800e632:	b2db      	uxtb	r3, r3
 800e634:	4619      	mov	r1, r3
 800e636:	4610      	mov	r0, r2
 800e638:	f000 f939 	bl	800e8ae <calcCRC>
 800e63c:	4603      	mov	r3, r0
 800e63e:	461a      	mov	r2, r3
 800e640:	893b      	ldrh	r3, [r7, #8]
 800e642:	4293      	cmp	r3, r2
 800e644:	d009      	beq.n	800e65a <validateRequest+0x66>
	    {
	       		modH->u16errCnt ++;
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e64c:	3301      	adds	r3, #1
 800e64e:	b29a      	uxth	r2, r3
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
	       		return ERR_BAD_CRC;
 800e656:	23fc      	movs	r3, #252	; 0xfc
 800e658:	e10f      	b.n	800e87a <validateRequest+0x286>
	    }



	    // check fct code
	    bool isSupported = false;
 800e65a:	2300      	movs	r3, #0
 800e65c:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800e65e:	2300      	movs	r3, #0
 800e660:	73bb      	strb	r3, [r7, #14]
 800e662:	e00c      	b.n	800e67e <validateRequest+0x8a>
	    {
	        if (fctsupported[i] == modH->u8Buffer[FUNC])
 800e664:	7bbb      	ldrb	r3, [r7, #14]
 800e666:	4a87      	ldr	r2, [pc, #540]	; (800e884 <validateRequest+0x290>)
 800e668:	5cd2      	ldrb	r2, [r2, r3]
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	7d1b      	ldrb	r3, [r3, #20]
 800e66e:	429a      	cmp	r2, r3
 800e670:	d102      	bne.n	800e678 <validateRequest+0x84>
	        {
	            isSupported = 1;
 800e672:	2301      	movs	r3, #1
 800e674:	73fb      	strb	r3, [r7, #15]
	            break;
 800e676:	e005      	b.n	800e684 <validateRequest+0x90>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800e678:	7bbb      	ldrb	r3, [r7, #14]
 800e67a:	3301      	adds	r3, #1
 800e67c:	73bb      	strb	r3, [r7, #14]
 800e67e:	7bbb      	ldrb	r3, [r7, #14]
 800e680:	2b07      	cmp	r3, #7
 800e682:	d9ef      	bls.n	800e664 <validateRequest+0x70>
	        }
	    }
	    if (!isSupported)
 800e684:	7bfb      	ldrb	r3, [r7, #15]
 800e686:	f083 0301 	eor.w	r3, r3, #1
 800e68a:	b2db      	uxtb	r3, r3
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d009      	beq.n	800e6a4 <validateRequest+0xb0>
	    {
	    	modH->u16errCnt ++;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e696:	3301      	adds	r3, #1
 800e698:	b29a      	uxth	r2, r3
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
	        return EXC_FUNC_CODE;
 800e6a0:	2301      	movs	r3, #1
 800e6a2:	e0ea      	b.n	800e87a <validateRequest+0x286>
	    }

	    // check start address & nb range
	    uint16_t u16AdRegs = 0;
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	81bb      	strh	r3, [r7, #12]
	    uint16_t u16NRegs = 0;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	817b      	strh	r3, [r7, #10]

	    //uint8_t u8regs;
	    switch ( modH->u8Buffer[ FUNC ] )
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	7d1b      	ldrb	r3, [r3, #20]
 800e6b0:	3b01      	subs	r3, #1
 800e6b2:	2b0f      	cmp	r3, #15
 800e6b4:	f200 80e0 	bhi.w	800e878 <validateRequest+0x284>
 800e6b8:	a201      	add	r2, pc, #4	; (adr r2, 800e6c0 <validateRequest+0xcc>)
 800e6ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6be:	bf00      	nop
 800e6c0:	0800e701 	.word	0x0800e701
 800e6c4:	0800e701 	.word	0x0800e701
 800e6c8:	0800e819 	.word	0x0800e819
 800e6cc:	0800e819 	.word	0x0800e819
 800e6d0:	0800e7ad 	.word	0x0800e7ad
 800e6d4:	0800e7f5 	.word	0x0800e7f5
 800e6d8:	0800e879 	.word	0x0800e879
 800e6dc:	0800e879 	.word	0x0800e879
 800e6e0:	0800e879 	.word	0x0800e879
 800e6e4:	0800e879 	.word	0x0800e879
 800e6e8:	0800e879 	.word	0x0800e879
 800e6ec:	0800e879 	.word	0x0800e879
 800e6f0:	0800e879 	.word	0x0800e879
 800e6f4:	0800e879 	.word	0x0800e879
 800e6f8:	0800e701 	.word	0x0800e701
 800e6fc:	0800e819 	.word	0x0800e819
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	7d5a      	ldrb	r2, [r3, #21]
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	7d9b      	ldrb	r3, [r3, #22]
 800e708:	4619      	mov	r1, r3
 800e70a:	4610      	mov	r0, r2
 800e70c:	f000 f8bc 	bl	800e888 <word>
 800e710:	4603      	mov	r3, r0
 800e712:	091b      	lsrs	r3, r3, #4
 800e714:	81bb      	strh	r3, [r7, #12]
	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) /16;
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	7dda      	ldrb	r2, [r3, #23]
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	7e1b      	ldrb	r3, [r3, #24]
 800e71e:	4619      	mov	r1, r3
 800e720:	4610      	mov	r0, r2
 800e722:	f000 f8b1 	bl	800e888 <word>
 800e726:	4603      	mov	r3, r0
 800e728:	091b      	lsrs	r3, r3, #4
 800e72a:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 16) u16NRegs++; // check for incomplete words
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	7dda      	ldrb	r2, [r3, #23]
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	7e1b      	ldrb	r3, [r3, #24]
 800e734:	4619      	mov	r1, r3
 800e736:	4610      	mov	r0, r2
 800e738:	f000 f8a6 	bl	800e888 <word>
 800e73c:	4603      	mov	r3, r0
 800e73e:	f003 030f 	and.w	r3, r3, #15
 800e742:	b29b      	uxth	r3, r3
 800e744:	2b00      	cmp	r3, #0
 800e746:	d002      	beq.n	800e74e <validateRequest+0x15a>
 800e748:	897b      	ldrh	r3, [r7, #10]
 800e74a:	3301      	adds	r3, #1
 800e74c:	817b      	strh	r3, [r7, #10]
	    	// verify address range
	    	if((u16AdRegs + u16NRegs) > modH->u16regCoils_size) return EXC_ADDR_RANGE;
 800e74e:	89ba      	ldrh	r2, [r7, #12]
 800e750:	897b      	ldrh	r3, [r7, #10]
 800e752:	4413      	add	r3, r2
 800e754:	687a      	ldr	r2, [r7, #4]
 800e756:	f8b2 20b4 	ldrh.w	r2, [r2, #180]	; 0xb4
 800e75a:	4293      	cmp	r3, r2
 800e75c:	dd01      	ble.n	800e762 <validateRequest+0x16e>
 800e75e:	2302      	movs	r3, #2
 800e760:	e08b      	b.n	800e87a <validateRequest+0x286>

	    	//verify answer frame size in bytes

	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) / 8;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	7dda      	ldrb	r2, [r3, #23]
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	7e1b      	ldrb	r3, [r3, #24]
 800e76a:	4619      	mov	r1, r3
 800e76c:	4610      	mov	r0, r2
 800e76e:	f000 f88b 	bl	800e888 <word>
 800e772:	4603      	mov	r3, r0
 800e774:	08db      	lsrs	r3, r3, #3
 800e776:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 8) u16NRegs++;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	7dda      	ldrb	r2, [r3, #23]
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	7e1b      	ldrb	r3, [r3, #24]
 800e780:	4619      	mov	r1, r3
 800e782:	4610      	mov	r0, r2
 800e784:	f000 f880 	bl	800e888 <word>
 800e788:	4603      	mov	r3, r0
 800e78a:	f003 0307 	and.w	r3, r3, #7
 800e78e:	b29b      	uxth	r3, r3
 800e790:	2b00      	cmp	r3, #0
 800e792:	d002      	beq.n	800e79a <validateRequest+0x1a6>
 800e794:	897b      	ldrh	r3, [r7, #10]
 800e796:	3301      	adds	r3, #1
 800e798:	817b      	strh	r3, [r7, #10]
	    	u16NRegs = u16NRegs + 5; // adding the header  and CRC ( Slave address + Function code  + number of data bytes to follow + 2-byte CRC )
 800e79a:	897b      	ldrh	r3, [r7, #10]
 800e79c:	3305      	adds	r3, #5
 800e79e:	817b      	strh	r3, [r7, #10]
	        if(u16NRegs > 256) return EXC_REGS_QUANT;
 800e7a0:	897b      	ldrh	r3, [r7, #10]
 800e7a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e7a6:	d960      	bls.n	800e86a <validateRequest+0x276>
 800e7a8:	2303      	movs	r3, #3
 800e7aa:	e066      	b.n	800e87a <validateRequest+0x286>

	        break;
	    case MB_FC_WRITE_COIL:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	7d5a      	ldrb	r2, [r3, #21]
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	7d9b      	ldrb	r3, [r3, #22]
 800e7b4:	4619      	mov	r1, r3
 800e7b6:	4610      	mov	r0, r2
 800e7b8:	f000 f866 	bl	800e888 <word>
 800e7bc:	4603      	mov	r3, r0
 800e7be:	091b      	lsrs	r3, r3, #4
 800e7c0:	81bb      	strh	r3, [r7, #12]
	    	if(word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) % 16) u16AdRegs++;	// check for incomplete words
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	7d5a      	ldrb	r2, [r3, #21]
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	7d9b      	ldrb	r3, [r3, #22]
 800e7ca:	4619      	mov	r1, r3
 800e7cc:	4610      	mov	r0, r2
 800e7ce:	f000 f85b 	bl	800e888 <word>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	f003 030f 	and.w	r3, r3, #15
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d002      	beq.n	800e7e4 <validateRequest+0x1f0>
 800e7de:	89bb      	ldrh	r3, [r7, #12]
 800e7e0:	3301      	adds	r3, #1
 800e7e2:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs > modH->u16regCoils_size) return EXC_ADDR_RANGE;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f8b3 30b4 	ldrh.w	r3, [r3, #180]	; 0xb4
 800e7ea:	89ba      	ldrh	r2, [r7, #12]
 800e7ec:	429a      	cmp	r2, r3
 800e7ee:	d93e      	bls.n	800e86e <validateRequest+0x27a>
 800e7f0:	2302      	movs	r3, #2
 800e7f2:	e042      	b.n	800e87a <validateRequest+0x286>
	        break;
	    case MB_FC_WRITE_REGISTER :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	7d5a      	ldrb	r2, [r3, #21]
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	7d9b      	ldrb	r3, [r3, #22]
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	4610      	mov	r0, r2
 800e800:	f000 f842 	bl	800e888 <word>
 800e804:	4603      	mov	r3, r0
 800e806:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs > modH-> u16regHR_size) return EXC_ADDR_RANGE;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 800e80e:	89ba      	ldrh	r2, [r7, #12]
 800e810:	429a      	cmp	r2, r3
 800e812:	d92e      	bls.n	800e872 <validateRequest+0x27e>
 800e814:	2302      	movs	r3, #2
 800e816:	e030      	b.n	800e87a <validateRequest+0x286>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	7d5a      	ldrb	r2, [r3, #21]
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	7d9b      	ldrb	r3, [r3, #22]
 800e820:	4619      	mov	r1, r3
 800e822:	4610      	mov	r0, r2
 800e824:	f000 f830 	bl	800e888 <word>
 800e828:	4603      	mov	r3, r0
 800e82a:	81bb      	strh	r3, [r7, #12]
	        u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	7dda      	ldrb	r2, [r3, #23]
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	7e1b      	ldrb	r3, [r3, #24]
 800e834:	4619      	mov	r1, r3
 800e836:	4610      	mov	r0, r2
 800e838:	f000 f826 	bl	800e888 <word>
 800e83c:	4603      	mov	r3, r0
 800e83e:	817b      	strh	r3, [r7, #10]
	        if (( u16AdRegs + u16NRegs ) > modH->u16regHR_size) return EXC_ADDR_RANGE;
 800e840:	89ba      	ldrh	r2, [r7, #12]
 800e842:	897b      	ldrh	r3, [r7, #10]
 800e844:	4413      	add	r3, r2
 800e846:	687a      	ldr	r2, [r7, #4]
 800e848:	f8b2 20b0 	ldrh.w	r2, [r2, #176]	; 0xb0
 800e84c:	4293      	cmp	r3, r2
 800e84e:	dd01      	ble.n	800e854 <validateRequest+0x260>
 800e850:	2302      	movs	r3, #2
 800e852:	e012      	b.n	800e87a <validateRequest+0x286>

	        //verify answer frame size in bytes
	        u16NRegs = u16NRegs*2 + 5; // adding the header  and CRC
 800e854:	897b      	ldrh	r3, [r7, #10]
 800e856:	005b      	lsls	r3, r3, #1
 800e858:	b29b      	uxth	r3, r3
 800e85a:	3305      	adds	r3, #5
 800e85c:	817b      	strh	r3, [r7, #10]
	        if ( u16NRegs > 256 ) return EXC_REGS_QUANT;
 800e85e:	897b      	ldrh	r3, [r7, #10]
 800e860:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e864:	d907      	bls.n	800e876 <validateRequest+0x282>
 800e866:	2303      	movs	r3, #3
 800e868:	e007      	b.n	800e87a <validateRequest+0x286>
	        break;
 800e86a:	bf00      	nop
 800e86c:	e004      	b.n	800e878 <validateRequest+0x284>
	        break;
 800e86e:	bf00      	nop
 800e870:	e002      	b.n	800e878 <validateRequest+0x284>
	        break;
 800e872:	bf00      	nop
 800e874:	e000      	b.n	800e878 <validateRequest+0x284>
	        break;
 800e876:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 800e878:	2300      	movs	r3, #0

}
 800e87a:	4618      	mov	r0, r3
 800e87c:	3710      	adds	r7, #16
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}
 800e882:	bf00      	nop
 800e884:	0800f888 	.word	0x0800f888

0800e888 <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 800e888:	b480      	push	{r7}
 800e88a:	b085      	sub	sp, #20
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	4603      	mov	r3, r0
 800e890:	460a      	mov	r2, r1
 800e892:	71fb      	strb	r3, [r7, #7]
 800e894:	4613      	mov	r3, r2
 800e896:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 800e898:	79bb      	ldrb	r3, [r7, #6]
 800e89a:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 800e89c:	79fb      	ldrb	r3, [r7, #7]
 800e89e:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 800e8a0:	89bb      	ldrh	r3, [r7, #12]
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3714      	adds	r7, #20
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ac:	4770      	bx	lr

0800e8ae <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 800e8ae:	b480      	push	{r7}
 800e8b0:	b087      	sub	sp, #28
 800e8b2:	af00      	add	r7, sp, #0
 800e8b4:	6078      	str	r0, [r7, #4]
 800e8b6:	460b      	mov	r3, r1
 800e8b8:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 800e8ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e8be:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	74fb      	strb	r3, [r7, #19]
 800e8c4:	e023      	b.n	800e90e <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 800e8c6:	7cfb      	ldrb	r3, [r7, #19]
 800e8c8:	687a      	ldr	r2, [r7, #4]
 800e8ca:	4413      	add	r3, r2
 800e8cc:	781b      	ldrb	r3, [r3, #0]
 800e8ce:	461a      	mov	r2, r3
 800e8d0:	697b      	ldr	r3, [r7, #20]
 800e8d2:	4053      	eors	r3, r2
 800e8d4:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 800e8d6:	2301      	movs	r3, #1
 800e8d8:	74bb      	strb	r3, [r7, #18]
 800e8da:	e012      	b.n	800e902 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 800e8dc:	697b      	ldr	r3, [r7, #20]
 800e8de:	f003 0301 	and.w	r3, r3, #1
 800e8e2:	60bb      	str	r3, [r7, #8]
            temp >>=1;
 800e8e4:	697b      	ldr	r3, [r7, #20]
 800e8e6:	085b      	lsrs	r3, r3, #1
 800e8e8:	617b      	str	r3, [r7, #20]
            if (flag)
 800e8ea:	68bb      	ldr	r3, [r7, #8]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d005      	beq.n	800e8fc <calcCRC+0x4e>
                temp ^= 0xA001;
 800e8f0:	697b      	ldr	r3, [r7, #20]
 800e8f2:	f483 4320 	eor.w	r3, r3, #40960	; 0xa000
 800e8f6:	f083 0301 	eor.w	r3, r3, #1
 800e8fa:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 800e8fc:	7cbb      	ldrb	r3, [r7, #18]
 800e8fe:	3301      	adds	r3, #1
 800e900:	74bb      	strb	r3, [r7, #18]
 800e902:	7cbb      	ldrb	r3, [r7, #18]
 800e904:	2b08      	cmp	r3, #8
 800e906:	d9e9      	bls.n	800e8dc <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 800e908:	7cfb      	ldrb	r3, [r7, #19]
 800e90a:	3301      	adds	r3, #1
 800e90c:	74fb      	strb	r3, [r7, #19]
 800e90e:	7cfa      	ldrb	r2, [r7, #19]
 800e910:	78fb      	ldrb	r3, [r7, #3]
 800e912:	429a      	cmp	r2, r3
 800e914:	d3d7      	bcc.n	800e8c6 <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 800e916:	697b      	ldr	r3, [r7, #20]
 800e918:	0a1b      	lsrs	r3, r3, #8
 800e91a:	60fb      	str	r3, [r7, #12]
    temp = (temp << 8) | temp2;
 800e91c:	697b      	ldr	r3, [r7, #20]
 800e91e:	021b      	lsls	r3, r3, #8
 800e920:	68fa      	ldr	r2, [r7, #12]
 800e922:	4313      	orrs	r3, r2
 800e924:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 800e926:	697b      	ldr	r3, [r7, #20]
 800e928:	b29b      	uxth	r3, r3
 800e92a:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 800e92c:	697b      	ldr	r3, [r7, #20]
 800e92e:	b29b      	uxth	r3, r3

}
 800e930:	4618      	mov	r0, r3
 800e932:	371c      	adds	r7, #28
 800e934:	46bd      	mov	sp, r7
 800e936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93a:	4770      	bx	lr

0800e93c <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 800e93c:	b480      	push	{r7}
 800e93e:	b085      	sub	sp, #20
 800e940:	af00      	add	r7, sp, #0
 800e942:	4603      	mov	r3, r0
 800e944:	6039      	str	r1, [r7, #0]
 800e946:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->u8Buffer[ FUNC ];  // get the original FUNC code
 800e948:	683b      	ldr	r3, [r7, #0]
 800e94a:	7d1b      	ldrb	r3, [r3, #20]
 800e94c:	73fb      	strb	r3, [r7, #15]

    modH->u8Buffer[ ID ]      = modH->u8id;
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	7a1a      	ldrb	r2, [r3, #8]
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	74da      	strb	r2, [r3, #19]
    modH->u8Buffer[ FUNC ]    = u8func + 0x80;
 800e956:	7bfb      	ldrb	r3, [r7, #15]
 800e958:	3b80      	subs	r3, #128	; 0x80
 800e95a:	b2da      	uxtb	r2, r3
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	751a      	strb	r2, [r3, #20]
    modH->u8Buffer[ 2 ]       = u8exception;
 800e960:	683b      	ldr	r3, [r7, #0]
 800e962:	79fa      	ldrb	r2, [r7, #7]
 800e964:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 800e966:	683b      	ldr	r3, [r7, #0]
 800e968:	2203      	movs	r2, #3
 800e96a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
}
 800e96e:	bf00      	nop
 800e970:	3714      	adds	r7, #20
 800e972:	46bd      	mov	sp, r7
 800e974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e978:	4770      	bx	lr

0800e97a <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
static void sendTxBuffer(modbusHandler_t *modH)
{
 800e97a:	b590      	push	{r4, r7, lr}
 800e97c:	b087      	sub	sp, #28
 800e97e:	af02      	add	r7, sp, #8
 800e980:	6078      	str	r0, [r7, #4]
    // append CRC to message
	uint16_t u16crc = calcCRC(modH->u8Buffer, modH->u8BufferSize);
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	f103 0213 	add.w	r2, r3, #19
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e98e:	4619      	mov	r1, r3
 800e990:	4610      	mov	r0, r2
 800e992:	f7ff ff8c 	bl	800e8ae <calcCRC>
 800e996:	4603      	mov	r3, r0
 800e998:	81fb      	strh	r3, [r7, #14]
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 800e99a:	89fb      	ldrh	r3, [r7, #14]
 800e99c:	0a1b      	lsrs	r3, r3, #8
 800e99e:	b29a      	uxth	r2, r3
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e9a6:	4619      	mov	r1, r3
 800e9a8:	b2d2      	uxtb	r2, r2
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	440b      	add	r3, r1
 800e9ae:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e9b6:	3301      	adds	r3, #1
 800e9b8:	b2da      	uxtb	r2, r3
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e9c6:	4619      	mov	r1, r3
 800e9c8:	89fb      	ldrh	r3, [r7, #14]
 800e9ca:	b2da      	uxtb	r2, r3
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	440b      	add	r3, r1
 800e9d0:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e9d8:	3301      	adds	r3, #1
 800e9da:	b2da      	uxtb	r2, r3
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93


    	if (modH->EN_Port != NULL)
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	68db      	ldr	r3, [r3, #12]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d00c      	beq.n	800ea04 <sendTxBuffer+0x8a>
        {
    		//enable transmitter, disable receiver to avoid echo on RS485 transceivers
    		HAL_HalfDuplex_EnableTransmitter(modH->port);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	685b      	ldr	r3, [r3, #4]
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	f7f9 f830 	bl	8007a54 <HAL_HalfDuplex_EnableTransmitter>
    		HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	68d8      	ldr	r0, [r3, #12]
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	8a1b      	ldrh	r3, [r3, #16]
 800e9fc:	2201      	movs	r2, #1
 800e9fe:	4619      	mov	r1, r3
 800ea00:	f7f5 fb72 	bl	80040e8 <HAL_GPIO_WritePin>
        }

#if ENABLE_USART_DMA ==1
    	if(modH->xTypeHW == USART_HW)
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800ea0a:	2b01      	cmp	r3, #1
 800ea0c:	d10c      	bne.n	800ea28 <sendTxBuffer+0xae>
    	{
#endif
    		// transfer buffer to serial line IT
    		HAL_UART_Transmit_IT(modH->port, modH->u8Buffer,  modH->u8BufferSize);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	6858      	ldr	r0, [r3, #4]
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f103 0113 	add.w	r1, r3, #19
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ea1e:	b29b      	uxth	r3, r3
 800ea20:	461a      	mov	r2, r3
 800ea22:	f7f8 fa11 	bl	8006e48 <HAL_UART_Transmit_IT>
 800ea26:	e00b      	b.n	800ea40 <sendTxBuffer+0xc6>
#if ENABLE_USART_DMA ==1
    	}
        else
        {
        	//transfer buffer to serial line DMA
        	HAL_UART_Transmit_DMA(modH->port, modH->u8Buffer, modH->u8BufferSize);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	6858      	ldr	r0, [r3, #4]
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	f103 0113 	add.w	r1, r3, #19
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ea38:	b29b      	uxth	r3, r3
 800ea3a:	461a      	mov	r2, r3
 800ea3c:	f7f8 fae4 	bl	8007008 <HAL_UART_Transmit_DMA>

        }
#endif

        ulTaskNotifyTake(pdTRUE, 250); //wait notification from TXE interrupt
 800ea40:	21fa      	movs	r1, #250	; 0xfa
 800ea42:	2001      	movs	r0, #1
 800ea44:	f7fd fc72 	bl	800c32c <ulTaskNotifyTake>
* If you are porting the library to a different MCU check the 
* USART datasheet and add the corresponding family in the following
* preprocessor conditions
*/
#if defined(STM32H7)  || defined(STM32F3) || defined(STM32L4) || defined(STM32L082xx) || defined(STM32F7) || defined(STM32WB)
          while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
 800ea48:	bf00      	nop
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	685b      	ldr	r3, [r3, #4]
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	69db      	ldr	r3, [r3, #28]
 800ea52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d0f7      	beq.n	800ea4a <sendTxBuffer+0xd0>
         {
 	        //block the task until the the last byte is send out of the shifting buffer in USART
         }


         if (modH->EN_Port != NULL)
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	68db      	ldr	r3, [r3, #12]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d00c      	beq.n	800ea7c <sendTxBuffer+0x102>
         {

             //return RS485 transceiver to receive mode
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	68d8      	ldr	r0, [r3, #12]
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	8a1b      	ldrh	r3, [r3, #16]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	4619      	mov	r1, r3
 800ea6e:	f7f5 fb3b 	bl	80040e8 <HAL_GPIO_WritePin>
        	 //enable receiver, disable transmitter
        	 HAL_HalfDuplex_EnableReceiver(modH->port);
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	685b      	ldr	r3, [r3, #4]
 800ea76:	4618      	mov	r0, r3
 800ea78:	f7f9 f840 	bl	8007afc <HAL_HalfDuplex_EnableReceiver>

         }

         // set timeout for master query
         if(modH->uModbusType == MB_MASTER )
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	781b      	ldrb	r3, [r3, #0]
 800ea80:	2b04      	cmp	r3, #4
 800ea82:	d10c      	bne.n	800ea9e <sendTxBuffer+0x124>
         {
        	 xTimerReset(modH->xTimerTimeout,0);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
 800ea8a:	f7fc ff7d 	bl	800b988 <xTaskGetTickCount>
 800ea8e:	4602      	mov	r2, r0
 800ea90:	2300      	movs	r3, #0
 800ea92:	9300      	str	r3, [sp, #0]
 800ea94:	2300      	movs	r3, #0
 800ea96:	2102      	movs	r1, #2
 800ea98:	4620      	mov	r0, r4
 800ea9a:	f7fd ff75 	bl	800c988 <xTimerGenericCommand>
         }

     modH->u8BufferSize = 0;
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
     // increase message counter
     modH->u16OutCnt++;
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	f8b3 30aa 	ldrh.w	r3, [r3, #170]	; 0xaa
 800eaac:	3301      	adds	r3, #1
 800eaae:	b29a      	uxth	r2, r3
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa


}
 800eab6:	bf00      	nop
 800eab8:	3714      	adds	r7, #20
 800eaba:	46bd      	mov	sp, r7
 800eabc:	bd90      	pop	{r4, r7, pc}

0800eabe <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH, uint8_t Database)
{
 800eabe:	b580      	push	{r7, lr}
 800eac0:	b088      	sub	sp, #32
 800eac2:	af00      	add	r7, sp, #0
 800eac4:	6078      	str	r0, [r7, #4]
 800eac6:	460b      	mov	r3, r1
 800eac8:	70fb      	strb	r3, [r7, #3]
    uint16_t u16currentCoil, u16coil;

    uint16_t *u16regs;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	7d5a      	ldrb	r2, [r3, #21]
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	7d9b      	ldrb	r3, [r3, #22]
 800ead2:	4619      	mov	r1, r3
 800ead4:	4610      	mov	r0, r2
 800ead6:	f7ff fed7 	bl	800e888 <word>
 800eada:	4603      	mov	r3, r0
 800eadc:	82fb      	strh	r3, [r7, #22]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	7dda      	ldrb	r2, [r3, #23]
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	7e1b      	ldrb	r3, [r3, #24]
 800eae6:	4619      	mov	r1, r3
 800eae8:	4610      	mov	r0, r2
 800eaea:	f7ff fecd 	bl	800e888 <word>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	82bb      	strh	r3, [r7, #20]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 800eaf2:	8abb      	ldrh	r3, [r7, #20]
 800eaf4:	08db      	lsrs	r3, r3, #3
 800eaf6:	b29b      	uxth	r3, r3
 800eaf8:	77fb      	strb	r3, [r7, #31]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 800eafa:	8abb      	ldrh	r3, [r7, #20]
 800eafc:	f003 0307 	and.w	r3, r3, #7
 800eb00:	b29b      	uxth	r3, r3
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d002      	beq.n	800eb0c <process_FC1+0x4e>
 800eb06:	7ffb      	ldrb	r3, [r7, #31]
 800eb08:	3301      	adds	r3, #1
 800eb0a:	77fb      	strb	r3, [r7, #31]
    modH->u8Buffer[ ADD_HI ]  = u8bytesno;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	7ffa      	ldrb	r2, [r7, #31]
 800eb10:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2203      	movs	r2, #3
 800eb16:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->u8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800eb20:	461a      	mov	r2, r3
 800eb22:	7ffb      	ldrb	r3, [r7, #31]
 800eb24:	4413      	add	r3, r2
 800eb26:	3b01      	subs	r3, #1
 800eb28:	687a      	ldr	r2, [r7, #4]
 800eb2a:	4413      	add	r3, r2
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 800eb30:	2300      	movs	r3, #0
 800eb32:	77bb      	strb	r3, [r7, #30]

    if (Database == 1){
 800eb34:	78fb      	ldrb	r3, [r7, #3]
 800eb36:	2b01      	cmp	r3, #1
 800eb38:	d104      	bne.n	800eb44 <process_FC1+0x86>
    	u16regs = modH->u16regsCoils;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800eb40:	61bb      	str	r3, [r7, #24]
 800eb42:	e006      	b.n	800eb52 <process_FC1+0x94>
    }
    else if (Database == 2){
 800eb44:	78fb      	ldrb	r3, [r7, #3]
 800eb46:	2b02      	cmp	r3, #2
 800eb48:	d103      	bne.n	800eb52 <process_FC1+0x94>
    	u16regs = modH->u16regsCoilsRO;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800eb50:	61bb      	str	r3, [r7, #24]
    }

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800eb52:	2300      	movs	r3, #0
 800eb54:	83bb      	strh	r3, [r7, #28]
 800eb56:	e056      	b.n	800ec06 <process_FC1+0x148>
    {
        u16coil = u16StartCoil + u16currentCoil;
 800eb58:	8afa      	ldrh	r2, [r7, #22]
 800eb5a:	8bbb      	ldrh	r3, [r7, #28]
 800eb5c:	4413      	add	r3, r2
 800eb5e:	823b      	strh	r3, [r7, #16]
        u16currentRegister =  (u16coil / 16);
 800eb60:	8a3b      	ldrh	r3, [r7, #16]
 800eb62:	091b      	lsrs	r3, r3, #4
 800eb64:	81fb      	strh	r3, [r7, #14]
        u8currentBit = (uint8_t) (u16coil % 16);
 800eb66:	8a3b      	ldrh	r3, [r7, #16]
 800eb68:	b2db      	uxtb	r3, r3
 800eb6a:	f003 030f 	and.w	r3, r3, #15
 800eb6e:	737b      	strb	r3, [r7, #13]

        bitWrite(
 800eb70:	89fb      	ldrh	r3, [r7, #14]
 800eb72:	005b      	lsls	r3, r3, #1
 800eb74:	69ba      	ldr	r2, [r7, #24]
 800eb76:	4413      	add	r3, r2
 800eb78:	881b      	ldrh	r3, [r3, #0]
 800eb7a:	461a      	mov	r2, r3
 800eb7c:	7b7b      	ldrb	r3, [r7, #13]
 800eb7e:	fa42 f303 	asr.w	r3, r2, r3
 800eb82:	f003 0301 	and.w	r3, r3, #1
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d014      	beq.n	800ebb4 <process_FC1+0xf6>
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800eb90:	461a      	mov	r2, r3
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	4413      	add	r3, r2
 800eb96:	7cda      	ldrb	r2, [r3, #19]
 800eb98:	7fbb      	ldrb	r3, [r7, #30]
 800eb9a:	2101      	movs	r1, #1
 800eb9c:	fa01 f303 	lsl.w	r3, r1, r3
 800eba0:	b2db      	uxtb	r3, r3
 800eba2:	6879      	ldr	r1, [r7, #4]
 800eba4:	f891 1093 	ldrb.w	r1, [r1, #147]	; 0x93
 800eba8:	4313      	orrs	r3, r2
 800ebaa:	b2da      	uxtb	r2, r3
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	440b      	add	r3, r1
 800ebb0:	74da      	strb	r2, [r3, #19]
 800ebb2:	e015      	b.n	800ebe0 <process_FC1+0x122>
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ebba:	461a      	mov	r2, r3
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	4413      	add	r3, r2
 800ebc0:	7cda      	ldrb	r2, [r3, #19]
 800ebc2:	7fbb      	ldrb	r3, [r7, #30]
 800ebc4:	2101      	movs	r1, #1
 800ebc6:	fa01 f303 	lsl.w	r3, r1, r3
 800ebca:	b2db      	uxtb	r3, r3
 800ebcc:	43db      	mvns	r3, r3
 800ebce:	b2db      	uxtb	r3, r3
 800ebd0:	6879      	ldr	r1, [r7, #4]
 800ebd2:	f891 1093 	ldrb.w	r1, [r1, #147]	; 0x93
 800ebd6:	4013      	ands	r3, r2
 800ebd8:	b2da      	uxtb	r2, r3
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	440b      	add	r3, r1
 800ebde:	74da      	strb	r2, [r3, #19]
        	modH->u8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( u16regs[ u16currentRegister ], u8currentBit ) );
        u8bitsno ++;
 800ebe0:	7fbb      	ldrb	r3, [r7, #30]
 800ebe2:	3301      	adds	r3, #1
 800ebe4:	77bb      	strb	r3, [r7, #30]

        if (u8bitsno > 7)
 800ebe6:	7fbb      	ldrb	r3, [r7, #30]
 800ebe8:	2b07      	cmp	r3, #7
 800ebea:	d909      	bls.n	800ec00 <process_FC1+0x142>
        {
            u8bitsno = 0;
 800ebec:	2300      	movs	r3, #0
 800ebee:	77bb      	strb	r3, [r7, #30]
            modH->u8BufferSize++;
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ebf6:	3301      	adds	r3, #1
 800ebf8:	b2da      	uxtb	r2, r3
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800ec00:	8bbb      	ldrh	r3, [r7, #28]
 800ec02:	3301      	adds	r3, #1
 800ec04:	83bb      	strh	r3, [r7, #28]
 800ec06:	8bba      	ldrh	r2, [r7, #28]
 800ec08:	8abb      	ldrh	r3, [r7, #20]
 800ec0a:	429a      	cmp	r2, r3
 800ec0c:	d3a4      	bcc.n	800eb58 <process_FC1+0x9a>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 800ec0e:	8abb      	ldrh	r3, [r7, #20]
 800ec10:	f003 0307 	and.w	r3, r3, #7
 800ec14:	b29b      	uxth	r3, r3
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d007      	beq.n	800ec2a <process_FC1+0x16c>
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ec20:	3301      	adds	r3, #1
 800ec22:	b2da      	uxtb	r2, r3
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ec30:	3302      	adds	r3, #2
 800ec32:	74fb      	strb	r3, [r7, #19]
    sendTxBuffer(modH);
 800ec34:	6878      	ldr	r0, [r7, #4]
 800ec36:	f7ff fea0 	bl	800e97a <sendTxBuffer>
    return u8CopyBufferSize;
 800ec3a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800ec3e:	4618      	mov	r0, r3
 800ec40:	3720      	adds	r7, #32
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}

0800ec46 <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH, uint8_t Database)
{
 800ec46:	b580      	push	{r7, lr}
 800ec48:	b086      	sub	sp, #24
 800ec4a:	af00      	add	r7, sp, #0
 800ec4c:	6078      	str	r0, [r7, #4]
 800ec4e:	460b      	mov	r3, r1
 800ec50:	70fb      	strb	r3, [r7, #3]

    uint16_t u16StartAdd = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	7d5a      	ldrb	r2, [r3, #21]
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	7d9b      	ldrb	r3, [r3, #22]
 800ec5a:	4619      	mov	r1, r3
 800ec5c:	4610      	mov	r0, r2
 800ec5e:	f7ff fe13 	bl	800e888 <word>
 800ec62:	4603      	mov	r3, r0
 800ec64:	81fb      	strh	r3, [r7, #14]
    uint8_t u8regsno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	7dda      	ldrb	r2, [r3, #23]
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	7e1b      	ldrb	r3, [r3, #24]
 800ec6e:	4619      	mov	r1, r3
 800ec70:	4610      	mov	r0, r2
 800ec72:	f7ff fe09 	bl	800e888 <word>
 800ec76:	4603      	mov	r3, r0
 800ec78:	737b      	strb	r3, [r7, #13]
    uint8_t u8CopyBufferSize;
    uint16_t i;

    uint16_t *u16regs;

    modH->u8Buffer[ 2 ]       = u8regsno * 2;
 800ec7a:	7b7b      	ldrb	r3, [r7, #13]
 800ec7c:	005b      	lsls	r3, r3, #1
 800ec7e:	b2da      	uxtb	r2, r3
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2203      	movs	r2, #3
 800ec88:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    if (Database == DB_HOLDING_REGISTER)
 800ec8c:	78fb      	ldrb	r3, [r7, #3]
 800ec8e:	2b03      	cmp	r3, #3
 800ec90:	d104      	bne.n	800ec9c <process_FC3+0x56>
    {
    	u16regs = modH->u16regsHR;
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ec98:	613b      	str	r3, [r7, #16]
 800ec9a:	e006      	b.n	800ecaa <process_FC3+0x64>
    }
    else if (Database == DB_INPUT_REGISTERS)
 800ec9c:	78fb      	ldrb	r3, [r7, #3]
 800ec9e:	2b04      	cmp	r3, #4
 800eca0:	d103      	bne.n	800ecaa <process_FC3+0x64>
    {
    	u16regs = modH->u16regsRO;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800eca8:	613b      	str	r3, [r7, #16]
    }

    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 800ecaa:	89fb      	ldrh	r3, [r7, #14]
 800ecac:	82fb      	strh	r3, [r7, #22]
 800ecae:	e02e      	b.n	800ed0e <process_FC3+0xc8>
    {
    	modH->u8Buffer[ modH->u8BufferSize ] = highByte(u16regs[i]);
 800ecb0:	8afb      	ldrh	r3, [r7, #22]
 800ecb2:	005b      	lsls	r3, r3, #1
 800ecb4:	693a      	ldr	r2, [r7, #16]
 800ecb6:	4413      	add	r3, r2
 800ecb8:	881b      	ldrh	r3, [r3, #0]
 800ecba:	0a1b      	lsrs	r3, r3, #8
 800ecbc:	b29a      	uxth	r2, r3
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ecc4:	4619      	mov	r1, r3
 800ecc6:	b2d2      	uxtb	r2, r2
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	440b      	add	r3, r1
 800eccc:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ecd4:	3301      	adds	r3, #1
 800ecd6:	b2da      	uxtb	r2, r3
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    	modH->u8Buffer[ modH->u8BufferSize ] = lowByte(u16regs[i]);
 800ecde:	8afb      	ldrh	r3, [r7, #22]
 800ece0:	005b      	lsls	r3, r3, #1
 800ece2:	693a      	ldr	r2, [r7, #16]
 800ece4:	4413      	add	r3, r2
 800ece6:	881a      	ldrh	r2, [r3, #0]
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ecee:	4619      	mov	r1, r3
 800ecf0:	b2d2      	uxtb	r2, r2
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	440b      	add	r3, r1
 800ecf6:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ecfe:	3301      	adds	r3, #1
 800ed00:	b2da      	uxtb	r2, r3
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 800ed08:	8afb      	ldrh	r3, [r7, #22]
 800ed0a:	3301      	adds	r3, #1
 800ed0c:	82fb      	strh	r3, [r7, #22]
 800ed0e:	8afa      	ldrh	r2, [r7, #22]
 800ed10:	89f9      	ldrh	r1, [r7, #14]
 800ed12:	7b7b      	ldrb	r3, [r7, #13]
 800ed14:	440b      	add	r3, r1
 800ed16:	429a      	cmp	r2, r3
 800ed18:	dbca      	blt.n	800ecb0 <process_FC3+0x6a>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ed20:	3302      	adds	r3, #2
 800ed22:	733b      	strb	r3, [r7, #12]
    sendTxBuffer(modH);
 800ed24:	6878      	ldr	r0, [r7, #4]
 800ed26:	f7ff fe28 	bl	800e97a <sendTxBuffer>

    return u8CopyBufferSize;
 800ed2a:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	3718      	adds	r7, #24
 800ed32:	46bd      	mov	sp, r7
 800ed34:	bd80      	pop	{r7, pc}

0800ed36 <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 800ed36:	b580      	push	{r7, lr}
 800ed38:	b084      	sub	sp, #16
 800ed3a:	af00      	add	r7, sp, #0
 800ed3c:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit;
    uint16_t u16currentRegister;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	7d5a      	ldrb	r2, [r3, #21]
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	7d9b      	ldrb	r3, [r3, #22]
 800ed46:	4619      	mov	r1, r3
 800ed48:	4610      	mov	r0, r2
 800ed4a:	f7ff fd9d 	bl	800e888 <word>
 800ed4e:	4603      	mov	r3, r0
 800ed50:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u16currentRegister = (u16coil / 16);
 800ed52:	89fb      	ldrh	r3, [r7, #14]
 800ed54:	091b      	lsrs	r3, r3, #4
 800ed56:	81bb      	strh	r3, [r7, #12]
    u8currentBit = (uint8_t) (u16coil % 16);
 800ed58:	89fb      	ldrh	r3, [r7, #14]
 800ed5a:	b2db      	uxtb	r3, r3
 800ed5c:	f003 030f 	and.w	r3, r3, #15
 800ed60:	72fb      	strb	r3, [r7, #11]

    // write to coil
    bitWrite(
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	7ddb      	ldrb	r3, [r3, #23]
 800ed66:	2bff      	cmp	r3, #255	; 0xff
 800ed68:	d115      	bne.n	800ed96 <process_FC5+0x60>
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800ed70:	89bb      	ldrh	r3, [r7, #12]
 800ed72:	005b      	lsls	r3, r3, #1
 800ed74:	4413      	add	r3, r2
 800ed76:	8819      	ldrh	r1, [r3, #0]
 800ed78:	7afb      	ldrb	r3, [r7, #11]
 800ed7a:	2201      	movs	r2, #1
 800ed7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ed80:	b29a      	uxth	r2, r3
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800ed88:	89bb      	ldrh	r3, [r7, #12]
 800ed8a:	005b      	lsls	r3, r3, #1
 800ed8c:	4403      	add	r3, r0
 800ed8e:	430a      	orrs	r2, r1
 800ed90:	b292      	uxth	r2, r2
 800ed92:	801a      	strh	r2, [r3, #0]
 800ed94:	e016      	b.n	800edc4 <process_FC5+0x8e>
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800ed9c:	89bb      	ldrh	r3, [r7, #12]
 800ed9e:	005b      	lsls	r3, r3, #1
 800eda0:	4413      	add	r3, r2
 800eda2:	8819      	ldrh	r1, [r3, #0]
 800eda4:	7afb      	ldrb	r3, [r7, #11]
 800eda6:	2201      	movs	r2, #1
 800eda8:	fa02 f303 	lsl.w	r3, r2, r3
 800edac:	b29b      	uxth	r3, r3
 800edae:	43db      	mvns	r3, r3
 800edb0:	b29a      	uxth	r2, r3
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800edb8:	89bb      	ldrh	r3, [r7, #12]
 800edba:	005b      	lsls	r3, r3, #1
 800edbc:	4403      	add	r3, r0
 800edbe:	400a      	ands	r2, r1
 800edc0:	b292      	uxth	r2, r2
 800edc2:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->u8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	2206      	movs	r2, #6
 800edc8:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800edd2:	3302      	adds	r3, #2
 800edd4:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 800edd6:	6878      	ldr	r0, [r7, #4]
 800edd8:	f7ff fdcf 	bl	800e97a <sendTxBuffer>

    return u8CopyBufferSize;
 800eddc:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 800ede0:	4618      	mov	r0, r3
 800ede2:	3710      	adds	r7, #16
 800ede4:	46bd      	mov	sp, r7
 800ede6:	bd80      	pop	{r7, pc}

0800ede8 <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH)
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b084      	sub	sp, #16
 800edec:	af00      	add	r7, sp, #0
 800edee:	6078      	str	r0, [r7, #4]

    uint16_t u16add = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	7d5a      	ldrb	r2, [r3, #21]
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	7d9b      	ldrb	r3, [r3, #22]
 800edf8:	4619      	mov	r1, r3
 800edfa:	4610      	mov	r0, r2
 800edfc:	f7ff fd44 	bl	800e888 <word>
 800ee00:	4603      	mov	r3, r0
 800ee02:	81fb      	strh	r3, [r7, #14]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	7dda      	ldrb	r2, [r3, #23]
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	7e1b      	ldrb	r3, [r3, #24]
 800ee0c:	4619      	mov	r1, r3
 800ee0e:	4610      	mov	r0, r2
 800ee10:	f7ff fd3a 	bl	800e888 <word>
 800ee14:	4603      	mov	r3, r0
 800ee16:	81bb      	strh	r3, [r7, #12]

    modH->u16regsHR[ u16add ] = u16val;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800ee1e:	89fb      	ldrh	r3, [r7, #14]
 800ee20:	005b      	lsls	r3, r3, #1
 800ee22:	4413      	add	r3, r2
 800ee24:	89ba      	ldrh	r2, [r7, #12]
 800ee26:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	2206      	movs	r2, #6
 800ee2c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    u8CopyBufferSize = modH->u8BufferSize + 2;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ee36:	3302      	adds	r3, #2
 800ee38:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 800ee3a:	6878      	ldr	r0, [r7, #4]
 800ee3c:	f7ff fd9d 	bl	800e97a <sendTxBuffer>

    return u8CopyBufferSize;
 800ee40:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800ee44:	4618      	mov	r0, r3
 800ee46:	3710      	adds	r7, #16
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	bd80      	pop	{r7, pc}

0800ee4c <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b086      	sub	sp, #24
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	7d5a      	ldrb	r2, [r3, #21]
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	7d9b      	ldrb	r3, [r3, #22]
 800ee5c:	4619      	mov	r1, r3
 800ee5e:	4610      	mov	r0, r2
 800ee60:	f7ff fd12 	bl	800e888 <word>
 800ee64:	4603      	mov	r3, r0
 800ee66:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	7dda      	ldrb	r2, [r3, #23]
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	7e1b      	ldrb	r3, [r3, #24]
 800ee70:	4619      	mov	r1, r3
 800ee72:	4610      	mov	r0, r2
 800ee74:	f7ff fd08 	bl	800e888 <word>
 800ee78:	4603      	mov	r3, r0
 800ee7a:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 800ee80:	2307      	movs	r3, #7
 800ee82:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800ee84:	2300      	movs	r3, #0
 800ee86:	82bb      	strh	r3, [r7, #20]
 800ee88:	e058      	b.n	800ef3c <process_FC15+0xf0>
    {

        u16coil = u16StartCoil + u16currentCoil;
 800ee8a:	8a7a      	ldrh	r2, [r7, #18]
 800ee8c:	8abb      	ldrh	r3, [r7, #20]
 800ee8e:	4413      	add	r3, r2
 800ee90:	81bb      	strh	r3, [r7, #12]
        u16currentRegister = (u16coil / 16);
 800ee92:	89bb      	ldrh	r3, [r7, #12]
 800ee94:	091b      	lsrs	r3, r3, #4
 800ee96:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 800ee98:	89bb      	ldrh	r3, [r7, #12]
 800ee9a:	b2db      	uxtb	r3, r3
 800ee9c:	f003 030f 	and.w	r3, r3, #15
 800eea0:	727b      	strb	r3, [r7, #9]

        bTemp = bitRead(
 800eea2:	7dfb      	ldrb	r3, [r7, #23]
 800eea4:	687a      	ldr	r2, [r7, #4]
 800eea6:	4413      	add	r3, r2
 800eea8:	7cdb      	ldrb	r3, [r3, #19]
 800eeaa:	461a      	mov	r2, r3
 800eeac:	7dbb      	ldrb	r3, [r7, #22]
 800eeae:	fa42 f303 	asr.w	r3, r2, r3
 800eeb2:	f003 0301 	and.w	r3, r3, #1
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	bf14      	ite	ne
 800eeba:	2301      	movne	r3, #1
 800eebc:	2300      	moveq	r3, #0
 800eebe:	723b      	strb	r3, [r7, #8]
        			modH->u8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 800eec0:	7a3b      	ldrb	r3, [r7, #8]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d015      	beq.n	800eef2 <process_FC15+0xa6>
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800eecc:	897b      	ldrh	r3, [r7, #10]
 800eece:	005b      	lsls	r3, r3, #1
 800eed0:	4413      	add	r3, r2
 800eed2:	8819      	ldrh	r1, [r3, #0]
 800eed4:	7a7b      	ldrb	r3, [r7, #9]
 800eed6:	2201      	movs	r2, #1
 800eed8:	fa02 f303 	lsl.w	r3, r2, r3
 800eedc:	b29a      	uxth	r2, r3
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800eee4:	897b      	ldrh	r3, [r7, #10]
 800eee6:	005b      	lsls	r3, r3, #1
 800eee8:	4403      	add	r3, r0
 800eeea:	430a      	orrs	r2, r1
 800eeec:	b292      	uxth	r2, r2
 800eeee:	801a      	strh	r2, [r3, #0]
 800eef0:	e016      	b.n	800ef20 <process_FC15+0xd4>
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800eef8:	897b      	ldrh	r3, [r7, #10]
 800eefa:	005b      	lsls	r3, r3, #1
 800eefc:	4413      	add	r3, r2
 800eefe:	8819      	ldrh	r1, [r3, #0]
 800ef00:	7a7b      	ldrb	r3, [r7, #9]
 800ef02:	2201      	movs	r2, #1
 800ef04:	fa02 f303 	lsl.w	r3, r2, r3
 800ef08:	b29b      	uxth	r3, r3
 800ef0a:	43db      	mvns	r3, r3
 800ef0c:	b29a      	uxth	r2, r3
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800ef14:	897b      	ldrh	r3, [r7, #10]
 800ef16:	005b      	lsls	r3, r3, #1
 800ef18:	4403      	add	r3, r0
 800ef1a:	400a      	ands	r2, r1
 800ef1c:	b292      	uxth	r2, r2
 800ef1e:	801a      	strh	r2, [r3, #0]
            modH->u16regsCoils[ u16currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 800ef20:	7dbb      	ldrb	r3, [r7, #22]
 800ef22:	3301      	adds	r3, #1
 800ef24:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 800ef26:	7dbb      	ldrb	r3, [r7, #22]
 800ef28:	2b07      	cmp	r3, #7
 800ef2a:	d904      	bls.n	800ef36 <process_FC15+0xea>
        {
            u8bitsno = 0;
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 800ef30:	7dfb      	ldrb	r3, [r7, #23]
 800ef32:	3301      	adds	r3, #1
 800ef34:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800ef36:	8abb      	ldrh	r3, [r7, #20]
 800ef38:	3301      	adds	r3, #1
 800ef3a:	82bb      	strh	r3, [r7, #20]
 800ef3c:	8aba      	ldrh	r2, [r7, #20]
 800ef3e:	8a3b      	ldrh	r3, [r7, #16]
 800ef40:	429a      	cmp	r2, r3
 800ef42:	d3a2      	bcc.n	800ee8a <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2206      	movs	r2, #6
 800ef48:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ef52:	3302      	adds	r3, #2
 800ef54:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 800ef56:	6878      	ldr	r0, [r7, #4]
 800ef58:	f7ff fd0f 	bl	800e97a <sendTxBuffer>
    return u8CopyBufferSize;
 800ef5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ef60:	4618      	mov	r0, r3
 800ef62:	3718      	adds	r7, #24
 800ef64:	46bd      	mov	sp, r7
 800ef66:	bd80      	pop	{r7, pc}

0800ef68 <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 800ef68:	b580      	push	{r7, lr}
 800ef6a:	b086      	sub	sp, #24
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
    uint16_t u16StartAdd = modH->u8Buffer[ ADD_HI ] << 8 | modH->u8Buffer[ ADD_LO ];
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	7d5b      	ldrb	r3, [r3, #21]
 800ef74:	021b      	lsls	r3, r3, #8
 800ef76:	b21a      	sxth	r2, r3
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	7d9b      	ldrb	r3, [r3, #22]
 800ef7c:	b21b      	sxth	r3, r3
 800ef7e:	4313      	orrs	r3, r2
 800ef80:	b21b      	sxth	r3, r3
 800ef82:	82bb      	strh	r3, [r7, #20]
    uint16_t u16regsno = modH->u8Buffer[ NB_HI ] << 8 | modH->u8Buffer[ NB_LO ];
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	7ddb      	ldrb	r3, [r3, #23]
 800ef88:	021b      	lsls	r3, r3, #8
 800ef8a:	b21a      	sxth	r2, r3
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	7e1b      	ldrb	r3, [r3, #24]
 800ef90:	b21b      	sxth	r3, r3
 800ef92:	4313      	orrs	r3, r2
 800ef94:	b21b      	sxth	r3, r3
 800ef96:	827b      	strh	r3, [r7, #18]
    uint8_t u8CopyBufferSize;
    uint16_t i;
    uint16_t temp;

    // build header
    modH->u8Buffer[ NB_HI ]   = 0;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	2200      	movs	r2, #0
 800ef9c:	75da      	strb	r2, [r3, #23]
    modH->u8Buffer[ NB_LO ]   = (uint8_t) u16regsno; // answer is always 256 or less bytes
 800ef9e:	8a7b      	ldrh	r3, [r7, #18]
 800efa0:	b2da      	uxtb	r2, r3
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	2206      	movs	r2, #6
 800efaa:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    // write registers
    for (i = 0; i < u16regsno; i++)
 800efae:	2300      	movs	r3, #0
 800efb0:	82fb      	strh	r3, [r7, #22]
 800efb2:	e01d      	b.n	800eff0 <process_FC16+0x88>
    {
        temp = word(
        		modH->u8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 800efb4:	8afb      	ldrh	r3, [r7, #22]
 800efb6:	005b      	lsls	r3, r3, #1
 800efb8:	3307      	adds	r3, #7
        temp = word(
 800efba:	687a      	ldr	r2, [r7, #4]
 800efbc:	4413      	add	r3, r2
 800efbe:	7cd8      	ldrb	r0, [r3, #19]
				modH->u8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 800efc0:	8afb      	ldrh	r3, [r7, #22]
 800efc2:	3304      	adds	r3, #4
 800efc4:	005b      	lsls	r3, r3, #1
        temp = word(
 800efc6:	687a      	ldr	r2, [r7, #4]
 800efc8:	4413      	add	r3, r2
 800efca:	7cdb      	ldrb	r3, [r3, #19]
 800efcc:	4619      	mov	r1, r3
 800efce:	f7ff fc5b 	bl	800e888 <word>
 800efd2:	4603      	mov	r3, r0
 800efd4:	81fb      	strh	r3, [r7, #14]

        modH->u16regsHR[ u16StartAdd + i ] = temp;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800efdc:	8ab9      	ldrh	r1, [r7, #20]
 800efde:	8afb      	ldrh	r3, [r7, #22]
 800efe0:	440b      	add	r3, r1
 800efe2:	005b      	lsls	r3, r3, #1
 800efe4:	4413      	add	r3, r2
 800efe6:	89fa      	ldrh	r2, [r7, #14]
 800efe8:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u16regsno; i++)
 800efea:	8afb      	ldrh	r3, [r7, #22]
 800efec:	3301      	adds	r3, #1
 800efee:	82fb      	strh	r3, [r7, #22]
 800eff0:	8afa      	ldrh	r2, [r7, #22]
 800eff2:	8a7b      	ldrh	r3, [r7, #18]
 800eff4:	429a      	cmp	r2, r3
 800eff6:	d3dd      	bcc.n	800efb4 <process_FC16+0x4c>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800effe:	3302      	adds	r3, #2
 800f000:	747b      	strb	r3, [r7, #17]
    sendTxBuffer(modH);
 800f002:	6878      	ldr	r0, [r7, #4]
 800f004:	f7ff fcb9 	bl	800e97a <sendTxBuffer>

    return u8CopyBufferSize;
 800f008:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	3718      	adds	r7, #24
 800f010:	46bd      	mov	sp, r7
 800f012:	bd80      	pop	{r7, pc}

0800f014 <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b086      	sub	sp, #24
 800f018:	af02      	add	r7, sp, #8
 800f01a:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800f01c:	2300      	movs	r3, #0
 800f01e:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 800f020:	2300      	movs	r3, #0
 800f022:	60fb      	str	r3, [r7, #12]
 800f024:	e019      	b.n	800f05a <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart  )
 800f026:	4a17      	ldr	r2, [pc, #92]	; (800f084 <HAL_UART_TxCpltCallback+0x70>)
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f02e:	685b      	ldr	r3, [r3, #4]
 800f030:	687a      	ldr	r2, [r7, #4]
 800f032:	429a      	cmp	r2, r3
 800f034:	d10e      	bne.n	800f054 <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		// notify the end of TX
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 800f036:	4a13      	ldr	r2, [pc, #76]	; (800f084 <HAL_UART_TxCpltCallback+0x70>)
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f03e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800f042:	f107 0308 	add.w	r3, r7, #8
 800f046:	9300      	str	r3, [sp, #0]
 800f048:	2300      	movs	r3, #0
 800f04a:	2200      	movs	r2, #0
 800f04c:	2100      	movs	r1, #0
 800f04e:	f7fd fac7 	bl	800c5e0 <xTaskGenericNotifyFromISR>
	   		break;
 800f052:	e008      	b.n	800f066 <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	3301      	adds	r3, #1
 800f058:	60fb      	str	r3, [r7, #12]
 800f05a:	4b0b      	ldr	r3, [pc, #44]	; (800f088 <HAL_UART_TxCpltCallback+0x74>)
 800f05c:	781b      	ldrb	r3, [r3, #0]
 800f05e:	461a      	mov	r2, r3
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	4293      	cmp	r3, r2
 800f064:	dbdf      	blt.n	800f026 <HAL_UART_TxCpltCallback+0x12>
	   	}

	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800f066:	68bb      	ldr	r3, [r7, #8]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d007      	beq.n	800f07c <HAL_UART_TxCpltCallback+0x68>
 800f06c:	4b07      	ldr	r3, [pc, #28]	; (800f08c <HAL_UART_TxCpltCallback+0x78>)
 800f06e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f072:	601a      	str	r2, [r3, #0]
 800f074:	f3bf 8f4f 	dsb	sy
 800f078:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 800f07c:	bf00      	nop
 800f07e:	3710      	adds	r7, #16
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}
 800f084:	20002108 	.word	0x20002108
 800f088:	20002110 	.word	0x20002110
 800f08c:	e000ed04 	.word	0xe000ed04

0800f090 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800f090:	b590      	push	{r4, r7, lr}
 800f092:	b087      	sub	sp, #28
 800f094:	af02      	add	r7, sp, #8
 800f096:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800f098:	2300      	movs	r3, #0
 800f09a:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 800f09c:	2300      	movs	r3, #0
 800f09e:	60fb      	str	r3, [r7, #12]
 800f0a0:	e042      	b.n	800f128 <HAL_UART_RxCpltCallback+0x98>
    {
    	if (mHandlers[i]->port == UartHandle  )
 800f0a2:	4a2d      	ldr	r2, [pc, #180]	; (800f158 <HAL_UART_RxCpltCallback+0xc8>)
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f0aa:	685b      	ldr	r3, [r3, #4]
 800f0ac:	687a      	ldr	r2, [r7, #4]
 800f0ae:	429a      	cmp	r2, r3
 800f0b0:	d137      	bne.n	800f122 <HAL_UART_RxCpltCallback+0x92>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW)
 800f0b2:	4a29      	ldr	r2, [pc, #164]	; (800f158 <HAL_UART_RxCpltCallback+0xc8>)
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f0ba:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800f0be:	2b01      	cmp	r3, #1
 800f0c0:	d139      	bne.n	800f136 <HAL_UART_RxCpltCallback+0xa6>
    		{
    			RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 800f0c2:	4a25      	ldr	r2, [pc, #148]	; (800f158 <HAL_UART_RxCpltCallback+0xc8>)
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f0ca:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 800f0ce:	4922      	ldr	r1, [pc, #136]	; (800f158 <HAL_UART_RxCpltCallback+0xc8>)
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800f0d6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f0da:	4619      	mov	r1, r3
 800f0dc:	4610      	mov	r0, r2
 800f0de:	f7fe fb95 	bl	800d80c <RingAdd>
    			HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 800f0e2:	4a1d      	ldr	r2, [pc, #116]	; (800f158 <HAL_UART_RxCpltCallback+0xc8>)
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f0ea:	6858      	ldr	r0, [r3, #4]
 800f0ec:	4a1a      	ldr	r2, [pc, #104]	; (800f158 <HAL_UART_RxCpltCallback+0xc8>)
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f0f4:	33b8      	adds	r3, #184	; 0xb8
 800f0f6:	2201      	movs	r2, #1
 800f0f8:	4619      	mov	r1, r3
 800f0fa:	f7f7 ff39 	bl	8006f70 <HAL_UART_Receive_IT>
    			xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 800f0fe:	4a16      	ldr	r2, [pc, #88]	; (800f158 <HAL_UART_RxCpltCallback+0xc8>)
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f106:	f8d3 40c4 	ldr.w	r4, [r3, #196]	; 0xc4
 800f10a:	f7fc fc4d 	bl	800b9a8 <xTaskGetTickCountFromISR>
 800f10e:	4602      	mov	r2, r0
 800f110:	f107 0308 	add.w	r3, r7, #8
 800f114:	2100      	movs	r1, #0
 800f116:	9100      	str	r1, [sp, #0]
 800f118:	2107      	movs	r1, #7
 800f11a:	4620      	mov	r0, r4
 800f11c:	f7fd fc34 	bl	800c988 <xTimerGenericCommand>
    		}
    		break;
 800f120:	e009      	b.n	800f136 <HAL_UART_RxCpltCallback+0xa6>
    for (i = 0; i < numberHandlers; i++ )
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	3301      	adds	r3, #1
 800f126:	60fb      	str	r3, [r7, #12]
 800f128:	4b0c      	ldr	r3, [pc, #48]	; (800f15c <HAL_UART_RxCpltCallback+0xcc>)
 800f12a:	781b      	ldrb	r3, [r3, #0]
 800f12c:	461a      	mov	r2, r3
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	4293      	cmp	r3, r2
 800f132:	dbb6      	blt.n	800f0a2 <HAL_UART_RxCpltCallback+0x12>
 800f134:	e000      	b.n	800f138 <HAL_UART_RxCpltCallback+0xa8>
    		break;
 800f136:	bf00      	nop
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d007      	beq.n	800f14e <HAL_UART_RxCpltCallback+0xbe>
 800f13e:	4b08      	ldr	r3, [pc, #32]	; (800f160 <HAL_UART_RxCpltCallback+0xd0>)
 800f140:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f144:	601a      	str	r2, [r3, #0]
 800f146:	f3bf 8f4f 	dsb	sy
 800f14a:	f3bf 8f6f 	isb	sy
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 *
	 * */

}
 800f14e:	bf00      	nop
 800f150:	3714      	adds	r7, #20
 800f152:	46bd      	mov	sp, r7
 800f154:	bd90      	pop	{r4, r7, pc}
 800f156:	bf00      	nop
 800f158:	20002108 	.word	0x20002108
 800f15c:	20002110 	.word	0x20002110
 800f160:	e000ed04 	.word	0xe000ed04

0800f164 <HAL_UART_ErrorCallback>:
 * handled by the HAL
 * */


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b084      	sub	sp, #16
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]

 int i;

 for (i = 0; i < numberHandlers; i++ )
 800f16c:	2300      	movs	r3, #0
 800f16e:	60fb      	str	r3, [r7, #12]
 800f170:	e041      	b.n	800f1f6 <HAL_UART_ErrorCallback+0x92>
 {
    	if (mHandlers[i]->port == huart  )
 800f172:	4a27      	ldr	r2, [pc, #156]	; (800f210 <HAL_UART_ErrorCallback+0xac>)
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f17a:	685b      	ldr	r3, [r3, #4]
 800f17c:	687a      	ldr	r2, [r7, #4]
 800f17e:	429a      	cmp	r2, r3
 800f180:	d136      	bne.n	800f1f0 <HAL_UART_ErrorCallback+0x8c>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 800f182:	4a23      	ldr	r2, [pc, #140]	; (800f210 <HAL_UART_ErrorCallback+0xac>)
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f18a:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800f18e:	2b04      	cmp	r3, #4
 800f190:	d138      	bne.n	800f204 <HAL_UART_ErrorCallback+0xa0>
    		{
    			while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 800f192:	e007      	b.n	800f1a4 <HAL_UART_ErrorCallback+0x40>
    		    {
    					HAL_UART_DMAStop(mHandlers[i]->port);
 800f194:	4a1e      	ldr	r2, [pc, #120]	; (800f210 <HAL_UART_ErrorCallback+0xac>)
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f19c:	685b      	ldr	r3, [r3, #4]
 800f19e:	4618      	mov	r0, r3
 800f1a0:	f7f7 ffb2 	bl	8007108 <HAL_UART_DMAStop>
    			while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 800f1a4:	4a1a      	ldr	r2, [pc, #104]	; (800f210 <HAL_UART_ErrorCallback+0xac>)
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f1ac:	6858      	ldr	r0, [r3, #4]
 800f1ae:	4a18      	ldr	r2, [pc, #96]	; (800f210 <HAL_UART_ErrorCallback+0xac>)
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f1b6:	33d0      	adds	r3, #208	; 0xd0
 800f1b8:	2280      	movs	r2, #128	; 0x80
 800f1ba:	4619      	mov	r1, r3
 800f1bc:	f7fa fc9b 	bl	8009af6 <HAL_UARTEx_ReceiveToIdle_DMA>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d1e6      	bne.n	800f194 <HAL_UART_ErrorCallback+0x30>
   				}
				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 800f1c6:	4a12      	ldr	r2, [pc, #72]	; (800f210 <HAL_UART_ErrorCallback+0xac>)
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f1ce:	685b      	ldr	r3, [r3, #4]
 800f1d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	681a      	ldr	r2, [r3, #0]
 800f1d8:	490d      	ldr	r1, [pc, #52]	; (800f210 <HAL_UART_ErrorCallback+0xac>)
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800f1e0:	685b      	ldr	r3, [r3, #4]
 800f1e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	f022 0204 	bic.w	r2, r2, #4
 800f1ec:	601a      	str	r2, [r3, #0]

    		}

    		break;
 800f1ee:	e009      	b.n	800f204 <HAL_UART_ErrorCallback+0xa0>
 for (i = 0; i < numberHandlers; i++ )
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	3301      	adds	r3, #1
 800f1f4:	60fb      	str	r3, [r7, #12]
 800f1f6:	4b07      	ldr	r3, [pc, #28]	; (800f214 <HAL_UART_ErrorCallback+0xb0>)
 800f1f8:	781b      	ldrb	r3, [r3, #0]
 800f1fa:	461a      	mov	r2, r3
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	4293      	cmp	r3, r2
 800f200:	dbb7      	blt.n	800f172 <HAL_UART_ErrorCallback+0xe>
    	}
   }
}
 800f202:	e000      	b.n	800f206 <HAL_UART_ErrorCallback+0xa2>
    		break;
 800f204:	bf00      	nop
}
 800f206:	bf00      	nop
 800f208:	3710      	adds	r7, #16
 800f20a:	46bd      	mov	sp, r7
 800f20c:	bd80      	pop	{r7, pc}
 800f20e:	bf00      	nop
 800f210:	20002108 	.word	0x20002108
 800f214:	20002110 	.word	0x20002110

0800f218 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f218:	b580      	push	{r7, lr}
 800f21a:	b086      	sub	sp, #24
 800f21c:	af02      	add	r7, sp, #8
 800f21e:	6078      	str	r0, [r7, #4]
 800f220:	460b      	mov	r3, r1
 800f222:	807b      	strh	r3, [r7, #2]
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800f224:	2300      	movs	r3, #0
 800f226:	60bb      	str	r3, [r7, #8]
		/* Modbus RTU RX callback BEGIN */
	    int i;
	    for (i = 0; i < numberHandlers; i++ )
 800f228:	2300      	movs	r3, #0
 800f22a:	60fb      	str	r3, [r7, #12]
 800f22c:	e061      	b.n	800f2f2 <HAL_UARTEx_RxEventCallback+0xda>
	    {
	    	if (mHandlers[i]->port == huart  )
 800f22e:	4a3c      	ldr	r2, [pc, #240]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f236:	685b      	ldr	r3, [r3, #4]
 800f238:	687a      	ldr	r2, [r7, #4]
 800f23a:	429a      	cmp	r2, r3
 800f23c:	d156      	bne.n	800f2ec <HAL_UARTEx_RxEventCallback+0xd4>
	    	{


	    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 800f23e:	4a38      	ldr	r2, [pc, #224]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f246:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800f24a:	2b04      	cmp	r3, #4
 800f24c:	d158      	bne.n	800f300 <HAL_UARTEx_RxEventCallback+0xe8>
	    		{
	    			if(Size) //check if we have received any byte
 800f24e:	887b      	ldrh	r3, [r7, #2]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d055      	beq.n	800f300 <HAL_UARTEx_RxEventCallback+0xe8>
	    			{
		    				mHandlers[i]->xBufferRX.u8available = Size;
 800f254:	4a32      	ldr	r2, [pc, #200]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f25c:	887a      	ldrh	r2, [r7, #2]
 800f25e:	b2d2      	uxtb	r2, r2
 800f260:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
		    				mHandlers[i]->xBufferRX.overflow = false;
 800f264:	4a2e      	ldr	r2, [pc, #184]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f26c:	2200      	movs	r2, #0
 800f26e:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153

		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 800f272:	e007      	b.n	800f284 <HAL_UARTEx_RxEventCallback+0x6c>
		    				{
		    					HAL_UART_DMAStop(mHandlers[i]->port);
 800f274:	4a2a      	ldr	r2, [pc, #168]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f27c:	685b      	ldr	r3, [r3, #4]
 800f27e:	4618      	mov	r0, r3
 800f280:	f7f7 ff42 	bl	8007108 <HAL_UART_DMAStop>
		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 800f284:	4a26      	ldr	r2, [pc, #152]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f28c:	6858      	ldr	r0, [r3, #4]
 800f28e:	4a24      	ldr	r2, [pc, #144]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f296:	33d0      	adds	r3, #208	; 0xd0
 800f298:	2280      	movs	r2, #128	; 0x80
 800f29a:	4619      	mov	r1, r3
 800f29c:	f7fa fc2b 	bl	8009af6 <HAL_UARTEx_ReceiveToIdle_DMA>
 800f2a0:	4603      	mov	r3, r0
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d1e6      	bne.n	800f274 <HAL_UARTEx_RxEventCallback+0x5c>
		    				}
		    				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 800f2a6:	4a1e      	ldr	r2, [pc, #120]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2ae:	685b      	ldr	r3, [r3, #4]
 800f2b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	681a      	ldr	r2, [r3, #0]
 800f2b8:	4919      	ldr	r1, [pc, #100]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800f2c0:	685b      	ldr	r3, [r3, #4]
 800f2c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	f022 0204 	bic.w	r2, r2, #4
 800f2cc:	601a      	str	r2, [r3, #0]

		    				xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0 , eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800f2ce:	4a14      	ldr	r2, [pc, #80]	; (800f320 <HAL_UARTEx_RxEventCallback+0x108>)
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2d6:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800f2da:	f107 0308 	add.w	r3, r7, #8
 800f2de:	9300      	str	r3, [sp, #0]
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	2203      	movs	r2, #3
 800f2e4:	2100      	movs	r1, #0
 800f2e6:	f7fd f97b 	bl	800c5e0 <xTaskGenericNotifyFromISR>
	    			}
	    		}

	    		break;
 800f2ea:	e009      	b.n	800f300 <HAL_UARTEx_RxEventCallback+0xe8>
	    for (i = 0; i < numberHandlers; i++ )
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	3301      	adds	r3, #1
 800f2f0:	60fb      	str	r3, [r7, #12]
 800f2f2:	4b0c      	ldr	r3, [pc, #48]	; (800f324 <HAL_UARTEx_RxEventCallback+0x10c>)
 800f2f4:	781b      	ldrb	r3, [r3, #0]
 800f2f6:	461a      	mov	r2, r3
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	4293      	cmp	r3, r2
 800f2fc:	db97      	blt.n	800f22e <HAL_UARTEx_RxEventCallback+0x16>
 800f2fe:	e000      	b.n	800f302 <HAL_UARTEx_RxEventCallback+0xea>
	    		break;
 800f300:	bf00      	nop
	    	}
	    }
	    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800f302:	68bb      	ldr	r3, [r7, #8]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d007      	beq.n	800f318 <HAL_UARTEx_RxEventCallback+0x100>
 800f308:	4b07      	ldr	r3, [pc, #28]	; (800f328 <HAL_UARTEx_RxEventCallback+0x110>)
 800f30a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f30e:	601a      	str	r2, [r3, #0]
 800f310:	f3bf 8f4f 	dsb	sy
 800f314:	f3bf 8f6f 	isb	sy
}
 800f318:	bf00      	nop
 800f31a:	3710      	adds	r7, #16
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}
 800f320:	20002108 	.word	0x20002108
 800f324:	20002110 	.word	0x20002110
 800f328:	e000ed04 	.word	0xe000ed04

0800f32c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800f32c:	b480      	push	{r7}
 800f32e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800f330:	bf00      	nop
 800f332:	46bd      	mov	sp, r7
 800f334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f338:	4770      	bx	lr
	...

0800f33c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800f33c:	b580      	push	{r7, lr}
 800f33e:	b086      	sub	sp, #24
 800f340:	af04      	add	r7, sp, #16
 800f342:	4603      	mov	r3, r0
 800f344:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800f346:	f04f 33ff 	mov.w	r3, #4294967295
 800f34a:	9302      	str	r3, [sp, #8]
 800f34c:	2301      	movs	r3, #1
 800f34e:	9301      	str	r3, [sp, #4]
 800f350:	1dfb      	adds	r3, r7, #7
 800f352:	9300      	str	r3, [sp, #0]
 800f354:	2301      	movs	r3, #1
 800f356:	2200      	movs	r2, #0
 800f358:	2178      	movs	r1, #120	; 0x78
 800f35a:	4803      	ldr	r0, [pc, #12]	; (800f368 <ssd1306_WriteCommand+0x2c>)
 800f35c:	f7f4 ff78 	bl	8004250 <HAL_I2C_Mem_Write>
}
 800f360:	bf00      	nop
 800f362:	3708      	adds	r7, #8
 800f364:	46bd      	mov	sp, r7
 800f366:	bd80      	pop	{r7, pc}
 800f368:	20000170 	.word	0x20000170

0800f36c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800f36c:	b580      	push	{r7, lr}
 800f36e:	b086      	sub	sp, #24
 800f370:	af04      	add	r7, sp, #16
 800f372:	6078      	str	r0, [r7, #4]
 800f374:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800f376:	683b      	ldr	r3, [r7, #0]
 800f378:	b29b      	uxth	r3, r3
 800f37a:	f04f 32ff 	mov.w	r2, #4294967295
 800f37e:	9202      	str	r2, [sp, #8]
 800f380:	9301      	str	r3, [sp, #4]
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	9300      	str	r3, [sp, #0]
 800f386:	2301      	movs	r3, #1
 800f388:	2240      	movs	r2, #64	; 0x40
 800f38a:	2178      	movs	r1, #120	; 0x78
 800f38c:	4803      	ldr	r0, [pc, #12]	; (800f39c <ssd1306_WriteData+0x30>)
 800f38e:	f7f4 ff5f 	bl	8004250 <HAL_I2C_Mem_Write>
}
 800f392:	bf00      	nop
 800f394:	3708      	adds	r7, #8
 800f396:	46bd      	mov	sp, r7
 800f398:	bd80      	pop	{r7, pc}
 800f39a:	bf00      	nop
 800f39c:	20000170 	.word	0x20000170

0800f3a0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800f3a4:	f7ff ffc2 	bl	800f32c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800f3a8:	2064      	movs	r0, #100	; 0x64
 800f3aa:	f7f2 fbff 	bl	8001bac <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800f3ae:	2000      	movs	r0, #0
 800f3b0:	f000 f8c0 	bl	800f534 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800f3b4:	2020      	movs	r0, #32
 800f3b6:	f7ff ffc1 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800f3ba:	2000      	movs	r0, #0
 800f3bc:	f7ff ffbe 	bl	800f33c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800f3c0:	20b0      	movs	r0, #176	; 0xb0
 800f3c2:	f7ff ffbb 	bl	800f33c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800f3c6:	20c8      	movs	r0, #200	; 0xc8
 800f3c8:	f7ff ffb8 	bl	800f33c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800f3cc:	2000      	movs	r0, #0
 800f3ce:	f7ff ffb5 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800f3d2:	2010      	movs	r0, #16
 800f3d4:	f7ff ffb2 	bl	800f33c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800f3d8:	2040      	movs	r0, #64	; 0x40
 800f3da:	f7ff ffaf 	bl	800f33c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800f3de:	20ff      	movs	r0, #255	; 0xff
 800f3e0:	f000 f894 	bl	800f50c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800f3e4:	20a1      	movs	r0, #161	; 0xa1
 800f3e6:	f7ff ffa9 	bl	800f33c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800f3ea:	20a6      	movs	r0, #166	; 0xa6
 800f3ec:	f7ff ffa6 	bl	800f33c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800f3f0:	20a8      	movs	r0, #168	; 0xa8
 800f3f2:	f7ff ffa3 	bl	800f33c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800f3f6:	203f      	movs	r0, #63	; 0x3f
 800f3f8:	f7ff ffa0 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800f3fc:	20a4      	movs	r0, #164	; 0xa4
 800f3fe:	f7ff ff9d 	bl	800f33c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800f402:	20d3      	movs	r0, #211	; 0xd3
 800f404:	f7ff ff9a 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800f408:	2000      	movs	r0, #0
 800f40a:	f7ff ff97 	bl	800f33c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800f40e:	20d5      	movs	r0, #213	; 0xd5
 800f410:	f7ff ff94 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800f414:	20f0      	movs	r0, #240	; 0xf0
 800f416:	f7ff ff91 	bl	800f33c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800f41a:	20d9      	movs	r0, #217	; 0xd9
 800f41c:	f7ff ff8e 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800f420:	2022      	movs	r0, #34	; 0x22
 800f422:	f7ff ff8b 	bl	800f33c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800f426:	20da      	movs	r0, #218	; 0xda
 800f428:	f7ff ff88 	bl	800f33c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800f42c:	2012      	movs	r0, #18
 800f42e:	f7ff ff85 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800f432:	20db      	movs	r0, #219	; 0xdb
 800f434:	f7ff ff82 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800f438:	2020      	movs	r0, #32
 800f43a:	f7ff ff7f 	bl	800f33c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800f43e:	208d      	movs	r0, #141	; 0x8d
 800f440:	f7ff ff7c 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800f444:	2014      	movs	r0, #20
 800f446:	f7ff ff79 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800f44a:	2001      	movs	r0, #1
 800f44c:	f000 f872 	bl	800f534 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800f450:	2000      	movs	r0, #0
 800f452:	f000 f80f 	bl	800f474 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800f456:	f000 f831 	bl	800f4bc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800f45a:	4b05      	ldr	r3, [pc, #20]	; (800f470 <ssd1306_Init+0xd0>)
 800f45c:	2200      	movs	r2, #0
 800f45e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800f460:	4b03      	ldr	r3, [pc, #12]	; (800f470 <ssd1306_Init+0xd0>)
 800f462:	2200      	movs	r2, #0
 800f464:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800f466:	4b02      	ldr	r3, [pc, #8]	; (800f470 <ssd1306_Init+0xd0>)
 800f468:	2201      	movs	r2, #1
 800f46a:	711a      	strb	r2, [r3, #4]
}
 800f46c:	bf00      	nop
 800f46e:	bd80      	pop	{r7, pc}
 800f470:	20002514 	.word	0x20002514

0800f474 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800f474:	b480      	push	{r7}
 800f476:	b085      	sub	sp, #20
 800f478:	af00      	add	r7, sp, #0
 800f47a:	4603      	mov	r3, r0
 800f47c:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800f47e:	2300      	movs	r3, #0
 800f480:	60fb      	str	r3, [r7, #12]
 800f482:	e00d      	b.n	800f4a0 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800f484:	79fb      	ldrb	r3, [r7, #7]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d101      	bne.n	800f48e <ssd1306_Fill+0x1a>
 800f48a:	2100      	movs	r1, #0
 800f48c:	e000      	b.n	800f490 <ssd1306_Fill+0x1c>
 800f48e:	21ff      	movs	r1, #255	; 0xff
 800f490:	4a09      	ldr	r2, [pc, #36]	; (800f4b8 <ssd1306_Fill+0x44>)
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	4413      	add	r3, r2
 800f496:	460a      	mov	r2, r1
 800f498:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	3301      	adds	r3, #1
 800f49e:	60fb      	str	r3, [r7, #12]
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f4a6:	d3ed      	bcc.n	800f484 <ssd1306_Fill+0x10>
    }
}
 800f4a8:	bf00      	nop
 800f4aa:	bf00      	nop
 800f4ac:	3714      	adds	r7, #20
 800f4ae:	46bd      	mov	sp, r7
 800f4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b4:	4770      	bx	lr
 800f4b6:	bf00      	nop
 800f4b8:	20002114 	.word	0x20002114

0800f4bc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b082      	sub	sp, #8
 800f4c0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	71fb      	strb	r3, [r7, #7]
 800f4c6:	e016      	b.n	800f4f6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800f4c8:	79fb      	ldrb	r3, [r7, #7]
 800f4ca:	3b50      	subs	r3, #80	; 0x50
 800f4cc:	b2db      	uxtb	r3, r3
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f7ff ff34 	bl	800f33c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800f4d4:	2000      	movs	r0, #0
 800f4d6:	f7ff ff31 	bl	800f33c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800f4da:	2010      	movs	r0, #16
 800f4dc:	f7ff ff2e 	bl	800f33c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800f4e0:	79fb      	ldrb	r3, [r7, #7]
 800f4e2:	01db      	lsls	r3, r3, #7
 800f4e4:	4a08      	ldr	r2, [pc, #32]	; (800f508 <ssd1306_UpdateScreen+0x4c>)
 800f4e6:	4413      	add	r3, r2
 800f4e8:	2180      	movs	r1, #128	; 0x80
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f7ff ff3e 	bl	800f36c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800f4f0:	79fb      	ldrb	r3, [r7, #7]
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	71fb      	strb	r3, [r7, #7]
 800f4f6:	79fb      	ldrb	r3, [r7, #7]
 800f4f8:	2b07      	cmp	r3, #7
 800f4fa:	d9e5      	bls.n	800f4c8 <ssd1306_UpdateScreen+0xc>
    }
}
 800f4fc:	bf00      	nop
 800f4fe:	bf00      	nop
 800f500:	3708      	adds	r7, #8
 800f502:	46bd      	mov	sp, r7
 800f504:	bd80      	pop	{r7, pc}
 800f506:	bf00      	nop
 800f508:	20002114 	.word	0x20002114

0800f50c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b084      	sub	sp, #16
 800f510:	af00      	add	r7, sp, #0
 800f512:	4603      	mov	r3, r0
 800f514:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800f516:	2381      	movs	r3, #129	; 0x81
 800f518:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800f51a:	7bfb      	ldrb	r3, [r7, #15]
 800f51c:	4618      	mov	r0, r3
 800f51e:	f7ff ff0d 	bl	800f33c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800f522:	79fb      	ldrb	r3, [r7, #7]
 800f524:	4618      	mov	r0, r3
 800f526:	f7ff ff09 	bl	800f33c <ssd1306_WriteCommand>
}
 800f52a:	bf00      	nop
 800f52c:	3710      	adds	r7, #16
 800f52e:	46bd      	mov	sp, r7
 800f530:	bd80      	pop	{r7, pc}
	...

0800f534 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800f534:	b580      	push	{r7, lr}
 800f536:	b084      	sub	sp, #16
 800f538:	af00      	add	r7, sp, #0
 800f53a:	4603      	mov	r3, r0
 800f53c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800f53e:	79fb      	ldrb	r3, [r7, #7]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d005      	beq.n	800f550 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800f544:	23af      	movs	r3, #175	; 0xaf
 800f546:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800f548:	4b08      	ldr	r3, [pc, #32]	; (800f56c <ssd1306_SetDisplayOn+0x38>)
 800f54a:	2201      	movs	r2, #1
 800f54c:	715a      	strb	r2, [r3, #5]
 800f54e:	e004      	b.n	800f55a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800f550:	23ae      	movs	r3, #174	; 0xae
 800f552:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800f554:	4b05      	ldr	r3, [pc, #20]	; (800f56c <ssd1306_SetDisplayOn+0x38>)
 800f556:	2200      	movs	r2, #0
 800f558:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800f55a:	7bfb      	ldrb	r3, [r7, #15]
 800f55c:	4618      	mov	r0, r3
 800f55e:	f7ff feed 	bl	800f33c <ssd1306_WriteCommand>
}
 800f562:	bf00      	nop
 800f564:	3710      	adds	r7, #16
 800f566:	46bd      	mov	sp, r7
 800f568:	bd80      	pop	{r7, pc}
 800f56a:	bf00      	nop
 800f56c:	20002514 	.word	0x20002514

0800f570 <memset>:
 800f570:	4402      	add	r2, r0
 800f572:	4603      	mov	r3, r0
 800f574:	4293      	cmp	r3, r2
 800f576:	d100      	bne.n	800f57a <memset+0xa>
 800f578:	4770      	bx	lr
 800f57a:	f803 1b01 	strb.w	r1, [r3], #1
 800f57e:	e7f9      	b.n	800f574 <memset+0x4>

0800f580 <__libc_init_array>:
 800f580:	b570      	push	{r4, r5, r6, lr}
 800f582:	4d0d      	ldr	r5, [pc, #52]	; (800f5b8 <__libc_init_array+0x38>)
 800f584:	4c0d      	ldr	r4, [pc, #52]	; (800f5bc <__libc_init_array+0x3c>)
 800f586:	1b64      	subs	r4, r4, r5
 800f588:	10a4      	asrs	r4, r4, #2
 800f58a:	2600      	movs	r6, #0
 800f58c:	42a6      	cmp	r6, r4
 800f58e:	d109      	bne.n	800f5a4 <__libc_init_array+0x24>
 800f590:	4d0b      	ldr	r5, [pc, #44]	; (800f5c0 <__libc_init_array+0x40>)
 800f592:	4c0c      	ldr	r4, [pc, #48]	; (800f5c4 <__libc_init_array+0x44>)
 800f594:	f000 f826 	bl	800f5e4 <_init>
 800f598:	1b64      	subs	r4, r4, r5
 800f59a:	10a4      	asrs	r4, r4, #2
 800f59c:	2600      	movs	r6, #0
 800f59e:	42a6      	cmp	r6, r4
 800f5a0:	d105      	bne.n	800f5ae <__libc_init_array+0x2e>
 800f5a2:	bd70      	pop	{r4, r5, r6, pc}
 800f5a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f5a8:	4798      	blx	r3
 800f5aa:	3601      	adds	r6, #1
 800f5ac:	e7ee      	b.n	800f58c <__libc_init_array+0xc>
 800f5ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800f5b2:	4798      	blx	r3
 800f5b4:	3601      	adds	r6, #1
 800f5b6:	e7f2      	b.n	800f59e <__libc_init_array+0x1e>
 800f5b8:	0800f898 	.word	0x0800f898
 800f5bc:	0800f898 	.word	0x0800f898
 800f5c0:	0800f898 	.word	0x0800f898
 800f5c4:	0800f89c 	.word	0x0800f89c

0800f5c8 <memcpy>:
 800f5c8:	440a      	add	r2, r1
 800f5ca:	4291      	cmp	r1, r2
 800f5cc:	f100 33ff 	add.w	r3, r0, #4294967295
 800f5d0:	d100      	bne.n	800f5d4 <memcpy+0xc>
 800f5d2:	4770      	bx	lr
 800f5d4:	b510      	push	{r4, lr}
 800f5d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f5da:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f5de:	4291      	cmp	r1, r2
 800f5e0:	d1f9      	bne.n	800f5d6 <memcpy+0xe>
 800f5e2:	bd10      	pop	{r4, pc}

0800f5e4 <_init>:
 800f5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5e6:	bf00      	nop
 800f5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5ea:	bc08      	pop	{r3}
 800f5ec:	469e      	mov	lr, r3
 800f5ee:	4770      	bx	lr

0800f5f0 <_fini>:
 800f5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5f2:	bf00      	nop
 800f5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5f6:	bc08      	pop	{r3}
 800f5f8:	469e      	mov	lr, r3
 800f5fa:	4770      	bx	lr
