# VLSI_Projects
VLSI FRONT-END DESIGN AND VERIFICATION PROJECTS 
using the below tools and language and frameworks
HDL:- Verilog,  
HVL:- SystemVerilog,  
TB Methodology:- UVM,  
EDA Tools:- VCS, Questa, VC Spyglass Lint, Design compilers, and Xilinx- ISE
