module DataMemory(
	input CLK,
	input MemWrite,
	input MemRead,
	input [31:0] Address,
	input [31:0] WriteData,
	output reg [31:0] ReadData);
	
	reg [31:0] dataMemory [0:1023];
	
	initial begin
	//$readmemh('initmem.txt');
	end
	
	always @(posedge CLK)
	begin
		if (MemWrite == 1'b1)
		begin
			dataMemory[Address] <= WriteData;
			ReadData <= 32'hx;
		end
		else if (MemRead == 1'b1)
		begin
			ReadData <= dataMemory[Address];
		end
	end
endmodule