<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Project Status (10/31/2015 - 17:39:01)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>Project5.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Mapped</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>Project5</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
<font color="red"; face="Arial"><b>X </b></font>
<A HREF_DISABLED='E:/SoC/Project5\implementation\_xmsgs/*.xmsgs?&DataKey=Error'>3 Errors (3 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 13.1</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='E:/SoC/Project5\implementation\_xmsgs/*.xmsgs?&DataKey=Warning'>201 Warnings (201 new)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5\platgen.log'>Platgen Log File</A></TD><TD>Sat Oct 31 17:35:20 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/SoC/Project5\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Warning'>9 Warnings (9 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/SoC/Project5\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>187 Infos (187 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Libgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Simgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5\bitinit.log'>BitInit Log File</A></TD><TD>Fri Oct 30 13:27:14 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5\Project5.log'>System Log File</A></TD><TD>Sat Oct 31 17:39:02 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\Project5_xst.srp'>Project5</A></TD><TD>Sat Oct 31 17:36:16 2015</TD><TD ALIGN=RIGHT>5492</TD><TD ALIGN=RIGHT>9915</TD><TD ALIGN=RIGHT>11</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\graphics_ip_0_wrapper_xst.srp'>graphics_ip_0_wrapper</A></TD><TD>Sat Oct 31 17:34:14 2015</TD><TD ALIGN=RIGHT>212</TD><TD ALIGN=RIGHT>3900</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\proc_sys_reset_0_wrapper_xst.srp'>proc_sys_reset_0_wrapper</A></TD><TD>Sat Oct 31 17:32:24 2015</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>53</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\mdm_0_wrapper_xst.srp'>mdm_0_wrapper</A></TD><TD>Sat Oct 31 17:32:08 2015</TD><TD ALIGN=RIGHT>126</TD><TD ALIGN=RIGHT>148</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\clock_generator_0_wrapper_xst.srp'>clock_generator_0_wrapper</A></TD><TD>Sat Oct 31 17:30:28 2015</TD><TD ALIGN=RIGHT>8</TD><TD ALIGN=RIGHT>2</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\xps_timer_0_wrapper_xst.srp'>xps_timer_0_wrapper</A></TD><TD>Sat Oct 31 17:30:10 2015</TD><TD ALIGN=RIGHT>360</TD><TD ALIGN=RIGHT>384</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\rotary_encoder_wrapper_xst.srp'>rotary_encoder_wrapper</A></TD><TD>Sat Oct 31 17:28:18 2015</TD><TD ALIGN=RIGHT>90</TD><TD ALIGN=RIGHT>56</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\rs232_dte_wrapper_xst.srp'>rs232_dte_wrapper</A></TD><TD>Sat Oct 31 17:26:26 2015</TD><TD ALIGN=RIGHT>146</TD><TD ALIGN=RIGHT>135</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\rs232_dce_wrapper_xst.srp'>rs232_dce_wrapper</A></TD><TD>Sat Oct 31 17:24:48 2015</TD><TD ALIGN=RIGHT>146</TD><TD ALIGN=RIGHT>135</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\leds_6bit_wrapper_xst.srp'>leds_6bit_wrapper</A></TD><TD>Sat Oct 31 17:23:12 2015</TD><TD ALIGN=RIGHT>111</TD><TD ALIGN=RIGHT>65</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\leds_1bit_wrapper_xst.srp'>leds_1bit_wrapper</A></TD><TD>Sat Oct 31 17:21:44 2015</TD><TD ALIGN=RIGHT>76</TD><TD ALIGN=RIGHT>50</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\flash_wrapper_xst.srp'>flash_wrapper</A></TD><TD>Sat Oct 31 17:20:12 2015</TD><TD ALIGN=RIGHT>468</TD><TD ALIGN=RIGHT>401</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\ethernet_mac_wrapper_xst.srp'>ethernet_mac_wrapper</A></TD><TD>Sat Oct 31 17:17:54 2015</TD><TD ALIGN=RIGHT>623</TD><TD ALIGN=RIGHT>901</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD>ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1</TD><TD>Sat Oct 31 17:17:26 2015</TD><TD ALIGN=RIGHT>74</TD><TD ALIGN=RIGHT>49</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\dip_switches_4bit_wrapper_xst.srp'>dip_switches_4bit_wrapper</A></TD><TD>Sat Oct 31 17:13:02 2015</TD><TD ALIGN=RIGHT>97</TD><TD ALIGN=RIGHT>59</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\ddr_sdram_wrapper_xst.srp'>ddr_sdram_wrapper</A></TD><TD>Sat Oct 31 17:11:12 2015</TD><TD ALIGN=RIGHT>1470</TD><TD ALIGN=RIGHT>840</TD><TD ALIGN=RIGHT>5</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\character_lcd_2x16_wrapper_xst.srp'>character_lcd_2x16_wrapper</A></TD><TD>Sat Oct 31 17:06:16 2015</TD><TD ALIGN=RIGHT>118</TD><TD ALIGN=RIGHT>68</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\buttons_3bit_wrapper_xst.srp'>buttons_3bit_wrapper</A></TD><TD>Sat Oct 31 17:04:46 2015</TD><TD ALIGN=RIGHT>90</TD><TD ALIGN=RIGHT>56</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\lmb_bram_wrapper_xst.srp'>lmb_bram_wrapper</A></TD><TD>Sat Oct 31 17:03:26 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>4</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\ilmb_cntlr_wrapper_xst.srp'>ilmb_cntlr_wrapper</A></TD><TD>Sat Oct 31 17:03:14 2015</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\dlmb_cntlr_wrapper_xst.srp'>dlmb_cntlr_wrapper</A></TD><TD>Sat Oct 31 17:02:58 2015</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\dlmb_wrapper_xst.srp'>dlmb_wrapper</A></TD><TD>Sat Oct 31 17:02:44 2015</TD><TD ALIGN=RIGHT>1</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\ilmb_wrapper_xst.srp'>ilmb_wrapper</A></TD><TD>Sat Oct 31 17:02:34 2015</TD><TD ALIGN=RIGHT>1</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\mb_plb_wrapper_xst.srp'>mb_plb_wrapper</A></TD><TD>Sat Oct 31 17:02:20 2015</TD><TD ALIGN=RIGHT>168</TD><TD ALIGN=RIGHT>795</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5/synthesis\microblaze_0_wrapper_xst.srp'>microblaze_0_wrapper</A></TD><TD>Sat Oct 31 17:00:28 2015</TD><TD ALIGN=RIGHT>960</TD><TD ALIGN=RIGHT>1755</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary (actual values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
</TABLE>







&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5\implementation\Project5.bld'>Translation Report</A></TD><TD>Current</TD><TD>Sat Oct 31 17:37:38 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/SoC/Project5\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>157 Warnings (157 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/SoC/Project5\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>5 Infos (5 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/SoC/Project5\implementation\Project5_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Sat Oct 31 17:38:58 2015</TD><TD ALIGN=LEFT><font color="red"; face="Arial"><b>X </b></font><A HREF_DISABLED='E:/SoC/Project5\implementation\_xmsgs/map.xmsgs?&DataKey=Error'>3 Errors (3 new)</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/SoC/Project5\implementation\_xmsgs/map.xmsgs?&DataKey=Warning'>44 Warnings (44 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/SoC/Project5\implementation\_xmsgs/map.xmsgs?&DataKey=Info'>1732 Infos (1732 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 10/31/2015 - 17:39:02</center>
</BODY></HTML>