

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Thu May 14 18:41:03 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.360 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2186|     2186| 21.860 us | 21.860 us |  2186|  2186|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |     2176|     2176|        17|          -|          -|   128|    no    |
        | + matrix_mul_label3  |        4|        4|         2|          1|          1|     4|    yes   |
        | + Loop 1.2           |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7   |        8|        8|         2|          -|          -|     4|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %output_r)"   --->   Operation 13 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 14 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_offset1_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %state_offset1)"   --->   Operation 15 'read' 'state_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_offset)"   --->   Operation 16 'read' 'state_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_offset)"   --->   Operation 17 'read' 'output_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i4 %state_offset1_read to i11" [picnic_impl.c:127]   --->   Operation 18 'zext' 'zext_ln127_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i8 %state_offset_read to i11" [picnic_impl.c:127]   --->   Operation 19 'zext' 'zext_ln127_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %state_offset_read, i2 0)" [picnic_impl.c:127]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln127_7 = zext i10 %tmp to i11" [picnic_impl.c:127]   --->   Operation 21 'zext' 'zext_ln127_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln127 = sub i11 %zext_ln127_7, %zext_ln127_6" [picnic_impl.c:127]   --->   Operation 22 'sub' 'sub_ln127' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln127_2 = add i11 %sub_ln127, %zext_ln127_5" [picnic_impl.c:127]   --->   Operation 23 'add' 'add_ln127_2' <Predicate = true> <Delay = 3.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_41_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %add_ln127_2, i2 0)" [picnic_impl.c:127]   --->   Operation 24 'bitconcatenate' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:121]   --->   Operation 25 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:122]   --->   Operation 26 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:81->picnic_impl.c:129]   --->   Operation 27 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:124]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %parity.exit ]"   --->   Operation 29 'phi' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.24ns)   --->   "%icmp_ln124 = icmp eq i8 %bitNumber_assign, -128" [picnic_impl.c:124]   --->   Operation 30 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.71ns)   --->   "%i = add i8 %bitNumber_assign, 1" [picnic_impl.c:124]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader.preheader, label %.preheader1.preheader" [picnic_impl.c:124]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i8 %bitNumber_assign to i3" [picnic_impl.c:124]   --->   Operation 34 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %bitNumber_assign to i7" [picnic_impl.c:126]   --->   Operation 35 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln126, i2 0)" [picnic_impl.c:126]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader1" [picnic_impl.c:125]   --->   Operation 37 'br' <Predicate = (!icmp_ln124)> <Delay = 1.35>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i5 %output_offset_read to i4" [picnic_impl.c:134]   --->   Operation 38 'trunc' 'trunc_ln134' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:133]   --->   Operation 39 'br' <Predicate = (icmp_ln124)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %matrix_mul_label3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 40 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.00ns)   --->   "%icmp_ln125 = icmp eq i3 %j_0, -4" [picnic_impl.c:125]   --->   Operation 41 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 42 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.34ns)   --->   "%j = add i3 %j_0, 1" [picnic_impl.c:125]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %2, label %matrix_mul_label3" [picnic_impl.c:125]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i3 %j_0 to i9" [picnic_impl.c:125]   --->   Operation 45 'zext' 'zext_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln126 = add i9 %zext_ln125, %shl_ln" [picnic_impl.c:126]   --->   Operation 46 'add' 'add_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i9 %add_ln126 to i14" [picnic_impl.c:126]   --->   Operation 47 'zext' 'zext_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln127_8 = zext i3 %j_0 to i13" [picnic_impl.c:127]   --->   Operation 48 'zext' 'zext_ln127_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.79ns)   --->   "%add_ln127_3 = add i13 %tmp_41_cast, %zext_ln127_8" [picnic_impl.c:127]   --->   Operation 49 'add' 'add_ln127_3' <Predicate = (!icmp_ln125)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln127_9 = zext i13 %add_ln127_3 to i64" [picnic_impl.c:127]   --->   Operation 50 'zext' 'zext_ln127_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [2628 x i32]* %state, i64 0, i64 %zext_ln127_9" [picnic_impl.c:127]   --->   Operation 51 'getelementptr' 'state_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:127]   --->   Operation 52 'load' 'state_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 53 [1/1] (1.80ns)   --->   "%add_ln127 = add i14 %matrix_offset_read, %zext_ln126" [picnic_impl.c:127]   --->   Operation 53 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i14 %add_ln127 to i64" [picnic_impl.c:127]   --->   Operation 54 'zext' 'zext_ln127_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%temp_matrix_addr = getelementptr [10752 x i32]* @temp_matrix, i64 0, i64 %zext_ln127_4" [picnic_impl.c:127]   --->   Operation 55 'getelementptr' 'temp_matrix_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:127]   --->   Operation 56 'load' 'temp_matrix_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str20137) nounwind" [picnic_impl.c:125]   --->   Operation 57 'specloopname' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str20137)" [picnic_impl.c:125]   --->   Operation 58 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3118) nounwind" [picnic_impl.c:126]   --->   Operation 59 'specpipeline' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %j_0 to i64" [picnic_impl.c:127]   --->   Operation 60 'zext' 'zext_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (2.77ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:127]   --->   Operation 61 'load' 'state_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:127]   --->   Operation 62 'load' 'temp_matrix_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_4 : Operation 63 [1/1] (0.80ns)   --->   "%and_ln127 = and i32 %temp_matrix_load, %state_load" [picnic_impl.c:127]   --->   Operation 63 'and' 'and_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln127" [picnic_impl.c:127]   --->   Operation 64 'getelementptr' 'prod_addr_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.77ns)   --->   "store i32 %and_ln127, i32* %prod_addr_3, align 4" [picnic_impl.c:127]   --->   Operation 65 'store' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str20137, i32 %tmp_s)" [picnic_impl.c:128]   --->   Operation 66 'specregionend' 'empty_79' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader1" [picnic_impl.c:125]   --->   Operation 67 'br' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 68 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:83->picnic_impl.c:129]   --->   Operation 68 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 69 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:83->picnic_impl.c:129]   --->   Operation 69 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 70 [1/1] (1.35ns)   --->   "br label %3" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %2 ], [ %x_8, %4 ]"   --->   Operation 71 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %2 ], [ %i_12, %4 ]"   --->   Operation 72 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i3 %i_0_i to i64" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 73 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.00ns)   --->   "%icmp_ln85 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 74 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 75 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %parity.exit, label %4" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln85" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 77 'getelementptr' 'prod_addr_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_4, align 4" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 78 'load' 'prod_load' <Predicate = (!icmp_ln85)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 79 [1/1] (1.34ns)   --->   "%i_12 = add i3 %i_0_i, 1" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 79 'add' 'i_12' <Predicate = (!icmp_ln85)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_46 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 80 'partselect' 'tmp_46' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%adjSize = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 7)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 81 'partselect' 'adjSize' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %adjSize to i64" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 82 'zext' 'zext_ln66' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln66" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 83 'getelementptr' 'temp_addr_3' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (2.77ns)   --->   "%temp_load_2 = load i32* %temp_addr_3, align 4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 84 'load' 'temp_load_2' <Predicate = (icmp_ln85)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 3.58>
ST_8 : Operation 85 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_4, align 4" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 85 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 86 [1/1] (0.80ns)   --->   "%x_8 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 86 'xor' 'x_8' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %3" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.36>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 88 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %lshr_ln to i32" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 89 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%trunc_ln93 = trunc i32 %x_0_i to i1" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 90 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 91 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln93_2 = trunc i32 %x_0_i to i24" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 92 'trunc' 'trunc_ln93_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln93_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 93 'partselect' 'trunc_ln93_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln93, %x_0_i" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 94 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 95 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i30 %lshr_ln4 to i32" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 96 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 97 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%xor_ln94 = xor i24 %trunc_ln93_6, %trunc_ln93_2" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 98 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln94_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 99 'partselect' 'trunc_ln94_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.80ns)   --->   "%y_4 = xor i32 %zext_ln94, %y" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 100 'xor' 'y_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_4, i32 4, i32 31)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 101 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i28 %lshr_ln5 to i32" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 102 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_4, i32 4)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 103 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%xor_ln95 = xor i24 %trunc_ln94_2, %xor_ln94" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 104 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln95_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_4, i32 4, i32 27)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 105 'partselect' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.80ns)   --->   "%y_5 = xor i32 %zext_ln95, %y_4" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 106 'xor' 'y_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%xor_ln95_4 = xor i24 %trunc_ln95_2, %xor_ln95" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 107 'xor' 'xor_ln95_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_5, i32 8, i32 31)" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 108 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_5, i32 8)" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 109 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%y_6 = xor i24 %trunc_ln, %xor_ln95_4" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 110 'xor' 'y_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_6, i32 16)" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 111 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%xor_ln98 = xor i1 %trunc_ln93, %tmp_42" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 112 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%xor_ln98_5 = xor i1 %xor_ln98, %tmp_41" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 113 'xor' 'xor_ln98_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln98_6 = xor i1 %tmp_44, %tmp_45" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 114 'xor' 'xor_ln98_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%xor_ln98_7 = xor i1 %xor_ln98_6, %tmp_43" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 115 'xor' 'xor_ln98_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%xor_ln98_8 = xor i1 %xor_ln98_7, %xor_ln98_5" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 116 'xor' 'xor_ln98_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_8)   --->   "%zext_ln98 = zext i1 %xor_ln98_8 to i8" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 117 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/2] (2.77ns)   --->   "%temp_load_2 = load i32* %temp_addr_3, align 4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 118 'load' 'temp_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_46, i3 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 119 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln66_7 = or i5 %start_pos, 7" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 120 'or' 'or_ln66_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.21ns)   --->   "%icmp_ln66 = icmp ugt i5 %start_pos, %or_ln66_7" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 121 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln66_49 = zext i5 %start_pos to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 122 'zext' 'zext_ln66_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln66_50 = zext i5 %or_ln66_7 to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 123 'zext' 'zext_ln66_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%tmp_47 = call i32 @llvm.part.select.i32(i32 %temp_load_2, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 124 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (1.54ns)   --->   "%sub_ln66 = sub i6 %zext_ln66_49, %zext_ln66_50" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 125 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%xor_ln66_15 = xor i6 %zext_ln66_49, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 126 'xor' 'xor_ln66_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (1.54ns)   --->   "%sub_ln66_11 = sub i6 %zext_ln66_50, %zext_ln66_49" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 127 'sub' 'sub_ln66_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_12)   --->   "%select_ln66 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_11" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 128 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_27 = select i1 %icmp_ln66, i32 %tmp_47, i32 %temp_load_2" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 129 'select' 'select_ln66_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_28 = select i1 %icmp_ln66, i6 %xor_ln66_15, i6 %zext_ln66_49" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 130 'select' 'select_ln66_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_12 = sub i6 31, %select_ln66" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 131 'sub' 'sub_ln66_12' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%zext_ln66_51 = zext i6 %select_ln66_28 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 132 'zext' 'zext_ln66_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%zext_ln66_52 = zext i6 %sub_ln66_12 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 133 'zext' 'zext_ln66_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66 = lshr i32 %select_ln66_27, %zext_ln66_51" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 134 'lshr' 'lshr_ln66' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%lshr_ln66_11 = lshr i32 -1, %zext_ln66_52" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 135 'lshr' 'lshr_ln66_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66_15 = and i32 %lshr_ln66, %lshr_ln66_11" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 136 'and' 'and_ln66_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%trunc_ln66 = trunc i32 %and_ln66_15 to i8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 137 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.80ns)   --->   "%xor_ln66 = xor i3 %trunc_ln124, -1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 138 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i3 %xor_ln66 to i8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 139 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln66_2" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 140 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66_4 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 141 'xor' 'xor_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln66_8 = shl i8 %zext_ln98, %zext_ln66_2" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 142 'shl' 'shl_ln66_8' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %trunc_ln66, %xor_ln66_4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 143 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 144 'or' 'or_ln66' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.22>
ST_10 : Operation 145 [1/1] (1.21ns)   --->   "%icmp_ln66_7 = icmp ugt i5 %start_pos, %or_ln66_7" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 145 'icmp' 'icmp_ln66_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln66_53 = zext i5 %start_pos to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 146 'zext' 'zext_ln66_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln66_54 = zext i5 %or_ln66_7 to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 147 'zext' 'zext_ln66_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_18)   --->   "%zext_ln66_55 = zext i8 %or_ln66 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 148 'zext' 'zext_ln66_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_18)   --->   "%xor_ln66_16 = xor i6 %zext_ln66_53, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 149 'xor' 'xor_ln66_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_16)   --->   "%select_ln66_29 = select i1 %icmp_ln66_7, i6 %zext_ln66_53, i6 %zext_ln66_54" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 150 'select' 'select_ln66_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_16)   --->   "%select_ln66_30 = select i1 %icmp_ln66_7, i6 %zext_ln66_54, i6 %zext_ln66_53" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 151 'select' 'select_ln66_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_18)   --->   "%select_ln66_31 = select i1 %icmp_ln66_7, i6 %xor_ln66_16, i6 %zext_ln66_53" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 152 'select' 'select_ln66_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_16)   --->   "%xor_ln66_17 = xor i6 %select_ln66_29, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 153 'xor' 'xor_ln66_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_18)   --->   "%zext_ln66_56 = zext i6 %select_ln66_31 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 154 'zext' 'zext_ln66_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_16)   --->   "%zext_ln66_57 = zext i6 %select_ln66_30 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 155 'zext' 'zext_ln66_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_16)   --->   "%zext_ln66_58 = zext i6 %xor_ln66_17 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 156 'zext' 'zext_ln66_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_18 = shl i32 %zext_ln66_55, %zext_ln66_56" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 157 'shl' 'shl_ln66_18' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_17)   --->   "%tmp_48 = call i32 @llvm.part.select.i32(i32 %shl_ln66_18, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 158 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_17)   --->   "%select_ln66_32 = select i1 %icmp_ln66_7, i32 %tmp_48, i32 %shl_ln66_18" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 159 'select' 'select_ln66_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_16)   --->   "%shl_ln66_19 = shl i32 -1, %zext_ln66_57" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 160 'shl' 'shl_ln66_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_16)   --->   "%lshr_ln66_12 = lshr i32 -1, %zext_ln66_58" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 161 'lshr' 'lshr_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_16 = and i32 %shl_ln66_19, %lshr_ln66_12" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 162 'and' 'and_ln66_16' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_17 = and i32 %select_ln66_32, %and_ln66_16" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 163 'and' 'and_ln66_17' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 164 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln66_59 = zext i2 %tmp_46 to i4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 165 'zext' 'zext_ln66_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (1.49ns)   --->   "%shl_ln66_20 = shl i4 1, %zext_ln66_59" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 166 'shl' 'shl_ln66_20' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_3, i32 %and_ln66_17, i4 %shl_ln66_20)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 167 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:124]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 169 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (1.00ns)   --->   "%icmp_ln133 = icmp eq i3 %loop_0, -4" [picnic_impl.c:133]   --->   Operation 170 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 171 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:133]   --->   Operation 172 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %6, label %5" [picnic_impl.c:133]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %loop_0 to i64" [picnic_impl.c:134]   --->   Operation 174 'zext' 'zext_ln134' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i3 %loop_0 to i4" [picnic_impl.c:134]   --->   Operation 175 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 176 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_11 : Operation 177 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:134]   --->   Operation 177 'load' 'temp_load' <Predicate = (!icmp_ln133)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 178 [1/1] (1.49ns)   --->   "%add_ln134 = add i4 %zext_ln134_3, %trunc_ln134" [picnic_impl.c:134]   --->   Operation 178 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:135]   --->   Operation 179 'ret' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 5.54>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str21138) nounwind" [picnic_impl.c:134]   --->   Operation 180 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:134]   --->   Operation 181 'load' 'temp_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln134_4 = zext i4 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 182 'zext' 'zext_ln134_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [36 x i32]* %output_r, i64 0, i64 %zext_ln134_4" [picnic_impl.c:134]   --->   Operation 183 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %output_addr, i32 %temp_load, i4 -1)" [picnic_impl.c:134]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:133]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 0000000000000]
matrix_offset_read          (read                  ) [ 0011111111100]
state_offset1_read          (read                  ) [ 0000000000000]
state_offset_read           (read                  ) [ 0000000000000]
output_offset_read          (read                  ) [ 0011111111100]
zext_ln127_5                (zext                  ) [ 0000000000000]
zext_ln127_6                (zext                  ) [ 0000000000000]
tmp                         (bitconcatenate        ) [ 0000000000000]
zext_ln127_7                (zext                  ) [ 0000000000000]
sub_ln127                   (sub                   ) [ 0000000000000]
add_ln127_2                 (add                   ) [ 0000000000000]
tmp_41_cast                 (bitconcatenate        ) [ 0011111111100]
prod                        (alloca                ) [ 0011111111100]
temp                        (alloca                ) [ 0011111111111]
prod_addr                   (getelementptr         ) [ 0011111111100]
br_ln124                    (br                    ) [ 0111111111100]
bitNumber_assign            (phi                   ) [ 0011111110000]
icmp_ln124                  (icmp                  ) [ 0011111111100]
empty                       (speclooptripcount     ) [ 0000000000000]
i                           (add                   ) [ 0111111111100]
br_ln124                    (br                    ) [ 0000000000000]
trunc_ln124                 (trunc                 ) [ 0001111111000]
trunc_ln126                 (trunc                 ) [ 0000000000000]
shl_ln                      (bitconcatenate        ) [ 0001100000000]
br_ln125                    (br                    ) [ 0011111111100]
trunc_ln134                 (trunc                 ) [ 0000000000011]
br_ln133                    (br                    ) [ 0011111111111]
j_0                         (phi                   ) [ 0001100000000]
icmp_ln125                  (icmp                  ) [ 0011111111100]
empty_78                    (speclooptripcount     ) [ 0000000000000]
j                           (add                   ) [ 0011111111100]
br_ln125                    (br                    ) [ 0000000000000]
zext_ln125                  (zext                  ) [ 0000000000000]
add_ln126                   (add                   ) [ 0000000000000]
zext_ln126                  (zext                  ) [ 0000000000000]
zext_ln127_8                (zext                  ) [ 0000000000000]
add_ln127_3                 (add                   ) [ 0000000000000]
zext_ln127_9                (zext                  ) [ 0000000000000]
state_addr                  (getelementptr         ) [ 0001100000000]
add_ln127                   (add                   ) [ 0000000000000]
zext_ln127_4                (zext                  ) [ 0000000000000]
temp_matrix_addr            (getelementptr         ) [ 0001100000000]
specloopname_ln125          (specloopname          ) [ 0000000000000]
tmp_s                       (specregionbegin       ) [ 0000000000000]
specpipeline_ln126          (specpipeline          ) [ 0000000000000]
zext_ln127                  (zext                  ) [ 0000000000000]
state_load                  (load                  ) [ 0000000000000]
temp_matrix_load            (load                  ) [ 0000000000000]
and_ln127                   (and                   ) [ 0000000000000]
prod_addr_3                 (getelementptr         ) [ 0000000000000]
store_ln127                 (store                 ) [ 0000000000000]
empty_79                    (specregionend         ) [ 0000000000000]
br_ln125                    (br                    ) [ 0011111111100]
x                           (load                  ) [ 0011111111100]
br_ln85                     (br                    ) [ 0011111111100]
x_0_i                       (phi                   ) [ 0000000111000]
i_0_i                       (phi                   ) [ 0000000100000]
zext_ln85                   (zext                  ) [ 0000000000000]
icmp_ln85                   (icmp                  ) [ 0011111111100]
empty_80                    (speclooptripcount     ) [ 0000000000000]
br_ln85                     (br                    ) [ 0000000000000]
prod_addr_4                 (getelementptr         ) [ 0000000010000]
i_12                        (add                   ) [ 0011111111100]
tmp_46                      (partselect            ) [ 0000000001100]
adjSize                     (partselect            ) [ 0000000000000]
zext_ln66                   (zext                  ) [ 0000000000000]
temp_addr_3                 (getelementptr         ) [ 0000000001100]
prod_load                   (load                  ) [ 0000000000000]
x_8                         (xor                   ) [ 0011111111100]
br_ln85                     (br                    ) [ 0011111111100]
lshr_ln                     (partselect            ) [ 0000000000000]
zext_ln93                   (zext                  ) [ 0000000000000]
trunc_ln93                  (trunc                 ) [ 0000000000000]
tmp_41                      (bitselect             ) [ 0000000000000]
trunc_ln93_2                (trunc                 ) [ 0000000000000]
trunc_ln93_6                (partselect            ) [ 0000000000000]
y                           (xor                   ) [ 0000000000000]
lshr_ln4                    (partselect            ) [ 0000000000000]
zext_ln94                   (zext                  ) [ 0000000000000]
tmp_42                      (bitselect             ) [ 0000000000000]
xor_ln94                    (xor                   ) [ 0000000000000]
trunc_ln94_2                (partselect            ) [ 0000000000000]
y_4                         (xor                   ) [ 0000000000000]
lshr_ln5                    (partselect            ) [ 0000000000000]
zext_ln95                   (zext                  ) [ 0000000000000]
tmp_43                      (bitselect             ) [ 0000000000000]
xor_ln95                    (xor                   ) [ 0000000000000]
trunc_ln95_2                (partselect            ) [ 0000000000000]
y_5                         (xor                   ) [ 0000000000000]
xor_ln95_4                  (xor                   ) [ 0000000000000]
trunc_ln                    (partselect            ) [ 0000000000000]
tmp_44                      (bitselect             ) [ 0000000000000]
y_6                         (xor                   ) [ 0000000000000]
tmp_45                      (bitselect             ) [ 0000000000000]
xor_ln98                    (xor                   ) [ 0000000000000]
xor_ln98_5                  (xor                   ) [ 0000000000000]
xor_ln98_6                  (xor                   ) [ 0000000000000]
xor_ln98_7                  (xor                   ) [ 0000000000000]
xor_ln98_8                  (xor                   ) [ 0000000000000]
zext_ln98                   (zext                  ) [ 0000000000000]
temp_load_2                 (load                  ) [ 0000000000000]
start_pos                   (bitconcatenate        ) [ 0000000000100]
or_ln66_7                   (or                    ) [ 0000000000100]
icmp_ln66                   (icmp                  ) [ 0000000000000]
zext_ln66_49                (zext                  ) [ 0000000000000]
zext_ln66_50                (zext                  ) [ 0000000000000]
tmp_47                      (partselect            ) [ 0000000000000]
sub_ln66                    (sub                   ) [ 0000000000000]
xor_ln66_15                 (xor                   ) [ 0000000000000]
sub_ln66_11                 (sub                   ) [ 0000000000000]
select_ln66                 (select                ) [ 0000000000000]
select_ln66_27              (select                ) [ 0000000000000]
select_ln66_28              (select                ) [ 0000000000000]
sub_ln66_12                 (sub                   ) [ 0000000000000]
zext_ln66_51                (zext                  ) [ 0000000000000]
zext_ln66_52                (zext                  ) [ 0000000000000]
lshr_ln66                   (lshr                  ) [ 0000000000000]
lshr_ln66_11                (lshr                  ) [ 0000000000000]
and_ln66_15                 (and                   ) [ 0000000000000]
trunc_ln66                  (trunc                 ) [ 0000000000000]
xor_ln66                    (xor                   ) [ 0000000000000]
zext_ln66_2                 (zext                  ) [ 0000000000000]
shl_ln66                    (shl                   ) [ 0000000000000]
xor_ln66_4                  (xor                   ) [ 0000000000000]
shl_ln66_8                  (shl                   ) [ 0000000000000]
and_ln66                    (and                   ) [ 0000000000000]
or_ln66                     (or                    ) [ 0000000000100]
icmp_ln66_7                 (icmp                  ) [ 0000000000000]
zext_ln66_53                (zext                  ) [ 0000000000000]
zext_ln66_54                (zext                  ) [ 0000000000000]
zext_ln66_55                (zext                  ) [ 0000000000000]
xor_ln66_16                 (xor                   ) [ 0000000000000]
select_ln66_29              (select                ) [ 0000000000000]
select_ln66_30              (select                ) [ 0000000000000]
select_ln66_31              (select                ) [ 0000000000000]
xor_ln66_17                 (xor                   ) [ 0000000000000]
zext_ln66_56                (zext                  ) [ 0000000000000]
zext_ln66_57                (zext                  ) [ 0000000000000]
zext_ln66_58                (zext                  ) [ 0000000000000]
shl_ln66_18                 (shl                   ) [ 0000000000000]
tmp_48                      (partselect            ) [ 0000000000000]
select_ln66_32              (select                ) [ 0000000000000]
shl_ln66_19                 (shl                   ) [ 0000000000000]
lshr_ln66_12                (lshr                  ) [ 0000000000000]
and_ln66_16                 (and                   ) [ 0000000000000]
and_ln66_17                 (and                   ) [ 0000000000000]
specbramwithbyteenable_ln66 (specbramwithbyteenable) [ 0000000000000]
zext_ln66_59                (zext                  ) [ 0000000000000]
shl_ln66_20                 (shl                   ) [ 0000000000000]
store_ln66                  (store                 ) [ 0000000000000]
br_ln124                    (br                    ) [ 0111111111100]
loop_0                      (phi                   ) [ 0000000000010]
icmp_ln133                  (icmp                  ) [ 0000000000011]
empty_81                    (speclooptripcount     ) [ 0000000000000]
loop                        (add                   ) [ 0010000000011]
br_ln133                    (br                    ) [ 0000000000000]
zext_ln134                  (zext                  ) [ 0000000000000]
zext_ln134_3                (zext                  ) [ 0000000000000]
temp_addr                   (getelementptr         ) [ 0000000000001]
add_ln134                   (add                   ) [ 0000000000001]
ret_ln135                   (ret                   ) [ 0000000000000]
specloopname_ln134          (specloopname          ) [ 0000000000000]
temp_load                   (load                  ) [ 0000000000000]
zext_ln134_4                (zext                  ) [ 0000000000000]
output_addr                 (getelementptr         ) [ 0000000000000]
store_ln134                 (store                 ) [ 0000000000000]
br_ln133                    (br                    ) [ 0010000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_offset1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_offset1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matrix_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="temp_matrix">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20137"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3118"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21138"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="prod_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="temp_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="matrix_offset_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="14" slack="0"/>
<pin id="143" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="state_offset1_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_offset1_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="state_offset_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_offset_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="output_offset_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="prod_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="state_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="13" slack="0"/>
<pin id="176" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="temp_matrix_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="14" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix_load/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="prod_addr_3_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_3/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln127/4 x/5 prod_load/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="prod_addr_4_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_4/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="temp_addr_3_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_3/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_2/7 store_ln66/10 temp_load/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="temp_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="output_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln134_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/12 "/>
</bind>
</comp>

<comp id="248" class="1005" name="bitNumber_assign_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="bitNumber_assign_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="j_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="j_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="x_0_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="x_0_i_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/7 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_0_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_0_i_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/7 "/>
</bind>
</comp>

<comp id="293" class="1005" name="loop_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="1"/>
<pin id="295" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="loop_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/9 icmp_ln66_7/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln127_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_5/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln127_6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_6/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln127_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_7/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sub_ln127_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln127/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln127_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_2/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_41_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41_cast/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln124_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln124_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln126_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="shl_ln_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln134_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="1"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln125_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln125_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln126_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="9" slack="1"/>
<pin id="398" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln126_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln127_8_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_8/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln127_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="2"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_3/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln127_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_9/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln127_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="2"/>
<pin id="420" dir="0" index="1" bw="9" slack="0"/>
<pin id="421" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln127_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_4/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln127_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln127_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln85_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln85_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="i_12_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_46_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="4"/>
<pin id="460" dir="0" index="2" bw="3" slack="0"/>
<pin id="461" dir="0" index="3" bw="4" slack="0"/>
<pin id="462" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="adjSize_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="4"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="0" index="3" bw="4" slack="0"/>
<pin id="472" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="adjSize/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln66_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="x_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="1"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_8/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="lshr_ln_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="1"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="0" index="3" bw="6" slack="0"/>
<pin id="493" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln93_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln93_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_41_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln93_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93_2/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln93_6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="24" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="0" index="3" bw="6" slack="0"/>
<pin id="523" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_6/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="y_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="31" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="lshr_ln4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="30" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="3" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln94_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="30" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_42_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="3" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="xor_ln94_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="24" slack="0"/>
<pin id="558" dir="0" index="1" bw="24" slack="0"/>
<pin id="559" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln94_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="24" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="3" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_2/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="y_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="30" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_4/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="lshr_ln5_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="28" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="4" slack="0"/>
<pin id="582" dir="0" index="3" bw="6" slack="0"/>
<pin id="583" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln95_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="28" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_43_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln95_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="24" slack="0"/>
<pin id="602" dir="0" index="1" bw="24" slack="0"/>
<pin id="603" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="trunc_ln95_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="24" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="0" index="3" bw="6" slack="0"/>
<pin id="611" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_2/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="y_5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="28" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_5/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln95_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="24" slack="0"/>
<pin id="624" dir="0" index="1" bw="24" slack="0"/>
<pin id="625" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95_4/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="24" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="0" index="3" bw="6" slack="0"/>
<pin id="633" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_44_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="y_6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="24" slack="0"/>
<pin id="648" dir="0" index="1" bw="24" slack="0"/>
<pin id="649" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_6/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_45_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="24" slack="0"/>
<pin id="655" dir="0" index="2" bw="6" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="xor_ln98_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="xor_ln98_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_5/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="xor_ln98_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_6/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="xor_ln98_7_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_7/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="xor_ln98_8_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_8/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln98_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="start_pos_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="1"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln66_7_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_7/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln66_49_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_49/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln66_50_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="0"/>
<pin id="715" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_50/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_47_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="6" slack="0"/>
<pin id="721" dir="0" index="3" bw="1" slack="0"/>
<pin id="722" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln66_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="0" index="1" bw="5" slack="0"/>
<pin id="730" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="xor_ln66_15_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="0"/>
<pin id="735" dir="0" index="1" bw="6" slack="0"/>
<pin id="736" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_15/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sub_ln66_11_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="0" index="1" bw="5" slack="0"/>
<pin id="742" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_11/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln66_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="6" slack="0"/>
<pin id="748" dir="0" index="2" bw="6" slack="0"/>
<pin id="749" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln66_27_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_27/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln66_28_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="6" slack="0"/>
<pin id="764" dir="0" index="2" bw="5" slack="0"/>
<pin id="765" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_28/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sub_ln66_12_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="0"/>
<pin id="771" dir="0" index="1" bw="6" slack="0"/>
<pin id="772" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_12/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln66_51_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="6" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_51/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln66_52_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="6" slack="0"/>
<pin id="781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_52/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="lshr_ln66_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="6" slack="0"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="lshr_ln66_11_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="6" slack="0"/>
<pin id="792" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66_11/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="and_ln66_15_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_15/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln66_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="xor_ln66_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="3" slack="5"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln66_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="0"/>
<pin id="812" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/9 "/>
</bind>
</comp>

<comp id="814" class="1004" name="shl_ln66_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="3" slack="0"/>
<pin id="817" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="xor_ln66_4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_4/9 "/>
</bind>
</comp>

<comp id="826" class="1004" name="shl_ln66_8_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="3" slack="0"/>
<pin id="829" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_8/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="and_ln66_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="or_ln66_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln66_53_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="5" slack="1"/>
<pin id="846" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_53/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln66_54_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="5" slack="1"/>
<pin id="849" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_54/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln66_55_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_55/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="xor_ln66_16_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="0" index="1" bw="6" slack="0"/>
<pin id="856" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_16/10 "/>
</bind>
</comp>

<comp id="859" class="1004" name="select_ln66_29_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="5" slack="0"/>
<pin id="862" dir="0" index="2" bw="5" slack="0"/>
<pin id="863" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_29/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="select_ln66_30_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="5" slack="0"/>
<pin id="870" dir="0" index="2" bw="5" slack="0"/>
<pin id="871" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_30/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="select_ln66_31_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="6" slack="0"/>
<pin id="878" dir="0" index="2" bw="5" slack="0"/>
<pin id="879" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_31/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="xor_ln66_17_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="5" slack="0"/>
<pin id="885" dir="0" index="1" bw="6" slack="0"/>
<pin id="886" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_17/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln66_56_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="6" slack="0"/>
<pin id="891" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_56/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln66_57_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_57/10 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln66_58_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="6" slack="0"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_58/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="shl_ln66_18_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="6" slack="0"/>
<pin id="904" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_18/10 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_48_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="0" index="2" bw="6" slack="0"/>
<pin id="911" dir="0" index="3" bw="1" slack="0"/>
<pin id="912" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/10 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln66_32_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="0" index="2" bw="32" slack="0"/>
<pin id="921" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_32/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="shl_ln66_19_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="5" slack="0"/>
<pin id="928" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_19/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="lshr_ln66_12_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="6" slack="0"/>
<pin id="934" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66_12/10 "/>
</bind>
</comp>

<comp id="937" class="1004" name="and_ln66_16_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_16/10 "/>
</bind>
</comp>

<comp id="943" class="1004" name="and_ln66_17_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_17/10 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln66_59_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="2" slack="2"/>
<pin id="952" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_59/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="shl_ln66_20_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="2" slack="0"/>
<pin id="956" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_20/10 "/>
</bind>
</comp>

<comp id="960" class="1004" name="icmp_ln133_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="3" slack="0"/>
<pin id="962" dir="0" index="1" bw="3" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/11 "/>
</bind>
</comp>

<comp id="966" class="1004" name="loop_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="3" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/11 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln134_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="3" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/11 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln134_3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="0"/>
<pin id="979" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_3/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln134_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="3" slack="0"/>
<pin id="983" dir="0" index="1" bw="4" slack="1"/>
<pin id="984" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/11 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln134_4_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="4" slack="1"/>
<pin id="988" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_4/12 "/>
</bind>
</comp>

<comp id="990" class="1005" name="matrix_offset_read_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="14" slack="2"/>
<pin id="992" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="995" class="1005" name="output_offset_read_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="1"/>
<pin id="997" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_offset_read "/>
</bind>
</comp>

<comp id="1000" class="1005" name="tmp_41_cast_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="13" slack="2"/>
<pin id="1002" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_41_cast "/>
</bind>
</comp>

<comp id="1005" class="1005" name="prod_addr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="3"/>
<pin id="1007" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="icmp_ln124_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="i_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1019" class="1005" name="trunc_ln124_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="3" slack="5"/>
<pin id="1021" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="shl_ln_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="1"/>
<pin id="1026" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1029" class="1005" name="trunc_ln134_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="1"/>
<pin id="1031" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="icmp_ln125_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="j_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="0"/>
<pin id="1040" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1043" class="1005" name="state_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="12" slack="1"/>
<pin id="1045" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="1048" class="1005" name="temp_matrix_addr_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="14" slack="1"/>
<pin id="1050" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix_addr "/>
</bind>
</comp>

<comp id="1053" class="1005" name="x_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1061" class="1005" name="prod_addr_4_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="6" slack="1"/>
<pin id="1063" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_4 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="i_12_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="3" slack="0"/>
<pin id="1068" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_46_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="2" slack="1"/>
<pin id="1073" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="temp_addr_3_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="6" slack="1"/>
<pin id="1079" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_3 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="x_8_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_8 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="start_pos_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="5" slack="1"/>
<pin id="1089" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="start_pos "/>
</bind>
</comp>

<comp id="1093" class="1005" name="or_ln66_7_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="5" slack="1"/>
<pin id="1095" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66_7 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="or_ln66_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="1"/>
<pin id="1101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="loop_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="3" slack="0"/>
<pin id="1109" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1112" class="1005" name="temp_addr_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="6" slack="1"/>
<pin id="1114" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="1117" class="1005" name="add_ln134_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="4" slack="1"/>
<pin id="1119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="132" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="229" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="311"><net_src comp="146" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="152" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="152" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="312" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="308" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="252" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="252" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="252" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="252" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="383"><net_src comp="264" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="264" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="264" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="264" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="422"><net_src comp="400" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="431"><net_src comp="260" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="437"><net_src comp="192" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="179" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="433" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="443"><net_src comp="286" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="449"><net_src comp="286" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="286" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="248" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="248" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="84" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="480"><net_src comp="467" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="486"><net_src comp="204" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="272" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="272" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="501"><net_src comp="488" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="272" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="90" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="272" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="272" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="92" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="272" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="64" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="94" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="532"><net_src comp="498" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="272" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="96" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="98" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="88" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="90" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="528" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="518" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="514" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="92" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="528" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="100" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="576"><net_src comp="544" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="528" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="584"><net_src comp="102" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="88" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="591"><net_src comp="578" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="90" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="572" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="78" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="562" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="556" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="92" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="572" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="78" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="104" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="620"><net_src comp="588" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="572" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="606" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="600" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="634"><net_src comp="92" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="616" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="106" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="88" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="643"><net_src comp="90" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="616" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="106" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="628" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="622" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="108" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="110" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="502" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="548" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="506" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="638" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="652" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="592" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="666" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="112" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="46" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="701"><net_src comp="694" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="706"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="114" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="708"><net_src comp="702" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="712"><net_src comp="694" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="702" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="116" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="223" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="88" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="66" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="731"><net_src comp="709" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="713" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="709" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="118" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="713" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="709" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="304" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="727" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="739" pin="2"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="304" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="717" pin="4"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="223" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="304" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="733" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="709" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="118" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="745" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="761" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="769" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="753" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="775" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="62" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="779" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="783" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="789" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="120" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="805" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="42" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="122" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="690" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="810" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="801" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="820" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="826" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="857"><net_src comp="844" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="118" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="864"><net_src comp="304" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="844" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="847" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="872"><net_src comp="304" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="847" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="844" pin="1"/><net_sink comp="867" pin=2"/></net>

<net id="880"><net_src comp="304" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="853" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="844" pin="1"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="859" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="118" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="875" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="867" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="883" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="850" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="889" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="913"><net_src comp="116" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="88" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="916"><net_src comp="66" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="922"><net_src comp="304" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="907" pin="4"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="901" pin="2"/><net_sink comp="917" pin=2"/></net>

<net id="929"><net_src comp="62" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="893" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="62" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="897" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="925" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="931" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="917" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="949"><net_src comp="943" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="957"><net_src comp="124" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="950" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="959"><net_src comp="953" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="964"><net_src comp="297" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="48" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="297" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="52" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="297" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="980"><net_src comp="297" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="986" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="993"><net_src comp="140" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="998"><net_src comp="158" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1003"><net_src comp="340" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1008"><net_src comp="164" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1013"><net_src comp="348" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="354" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1022"><net_src comp="360" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1027"><net_src comp="368" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1032"><net_src comp="376" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1037"><net_src comp="379" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="385" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1046"><net_src comp="172" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1051"><net_src comp="185" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1056"><net_src comp="204" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1064"><net_src comp="210" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1069"><net_src comp="451" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1074"><net_src comp="457" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1080"><net_src comp="217" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1085"><net_src comp="482" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1090"><net_src comp="694" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1096"><net_src comp="702" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1102"><net_src comp="838" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1110"><net_src comp="966" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1115"><net_src comp="229" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1120"><net_src comp="981" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="986" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: matrix_mul : output_offset | {1 }
	Port: matrix_mul : state | {3 4 }
	Port: matrix_mul : state_offset | {1 }
	Port: matrix_mul : state_offset1 | {1 }
	Port: matrix_mul : matrix_offset | {1 }
	Port: matrix_mul : temp_matrix | {3 4 }
  - Chain level:
	State 1
		zext_ln127_7 : 1
		sub_ln127 : 2
		add_ln127_2 : 3
		tmp_41_cast : 4
		prod_addr : 1
	State 2
		icmp_ln124 : 1
		i : 1
		br_ln124 : 2
		trunc_ln124 : 1
		trunc_ln126 : 1
		shl_ln : 2
	State 3
		icmp_ln125 : 1
		j : 1
		br_ln125 : 2
		zext_ln125 : 1
		add_ln126 : 2
		zext_ln126 : 3
		zext_ln127_8 : 1
		add_ln127_3 : 2
		zext_ln127_9 : 3
		state_addr : 4
		state_load : 5
		add_ln127 : 4
		zext_ln127_4 : 5
		temp_matrix_addr : 6
		temp_matrix_load : 7
	State 4
		and_ln127 : 1
		prod_addr_3 : 1
		store_ln127 : 1
		empty_79 : 1
	State 5
	State 6
	State 7
		zext_ln85 : 1
		icmp_ln85 : 1
		br_ln85 : 2
		prod_addr_4 : 2
		prod_load : 3
		i_12 : 1
		zext_ln66 : 1
		temp_addr_3 : 2
		temp_load_2 : 3
	State 8
		x_8 : 1
	State 9
		zext_ln93 : 1
		y : 2
		lshr_ln4 : 2
		zext_ln94 : 3
		tmp_42 : 2
		xor_ln94 : 1
		trunc_ln94_2 : 2
		y_4 : 4
		lshr_ln5 : 4
		zext_ln95 : 5
		tmp_43 : 4
		xor_ln95 : 3
		trunc_ln95_2 : 4
		y_5 : 6
		xor_ln95_4 : 5
		trunc_ln : 6
		tmp_44 : 6
		y_6 : 7
		tmp_45 : 7
		xor_ln98 : 3
		xor_ln98_5 : 3
		xor_ln98_6 : 8
		xor_ln98_7 : 8
		xor_ln98_8 : 8
		zext_ln98 : 8
		or_ln66_7 : 1
		icmp_ln66 : 1
		zext_ln66_49 : 1
		zext_ln66_50 : 1
		tmp_47 : 1
		sub_ln66 : 2
		xor_ln66_15 : 2
		sub_ln66_11 : 2
		select_ln66 : 3
		select_ln66_27 : 2
		select_ln66_28 : 2
		sub_ln66_12 : 4
		zext_ln66_51 : 3
		zext_ln66_52 : 5
		lshr_ln66 : 4
		lshr_ln66_11 : 6
		and_ln66_15 : 7
		trunc_ln66 : 7
		shl_ln66 : 1
		xor_ln66_4 : 2
		shl_ln66_8 : 9
		and_ln66 : 8
		or_ln66 : 10
	State 10
		xor_ln66_16 : 1
		select_ln66_29 : 1
		select_ln66_30 : 1
		select_ln66_31 : 1
		xor_ln66_17 : 2
		zext_ln66_56 : 2
		zext_ln66_57 : 2
		zext_ln66_58 : 2
		shl_ln66_18 : 3
		tmp_48 : 4
		select_ln66_32 : 5
		shl_ln66_19 : 3
		lshr_ln66_12 : 3
		and_ln66_16 : 4
		and_ln66_17 : 6
		shl_ln66_20 : 1
		store_ln66 : 6
	State 11
		icmp_ln133 : 1
		loop : 1
		br_ln133 : 2
		zext_ln134 : 1
		zext_ln134_3 : 1
		temp_addr : 2
		temp_load : 3
		add_ln134 : 2
	State 12
		output_addr : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_8_fu_482           |    0    |    32   |
|          |            y_fu_528            |    0    |    32   |
|          |         xor_ln94_fu_556        |    0    |    24   |
|          |           y_4_fu_572           |    0    |    32   |
|          |         xor_ln95_fu_600        |    0    |    24   |
|          |           y_5_fu_616           |    0    |    32   |
|          |        xor_ln95_4_fu_622       |    0    |    24   |
|          |           y_6_fu_646           |    0    |    24   |
|    xor   |         xor_ln98_fu_660        |    0    |    2    |
|          |        xor_ln98_5_fu_666       |    0    |    2    |
|          |        xor_ln98_6_fu_672       |    0    |    2    |
|          |        xor_ln98_7_fu_678       |    0    |    2    |
|          |        xor_ln98_8_fu_684       |    0    |    2    |
|          |       xor_ln66_15_fu_733       |    0    |    6    |
|          |         xor_ln66_fu_805        |    0    |    3    |
|          |        xor_ln66_4_fu_820       |    0    |    8    |
|          |       xor_ln66_16_fu_853       |    0    |    6    |
|          |       xor_ln66_17_fu_883       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln127_fu_433        |    0    |    32   |
|          |       and_ln66_15_fu_795       |    0    |    32   |
|    and   |         and_ln66_fu_832        |    0    |    8    |
|          |       and_ln66_16_fu_937       |    0    |    32   |
|          |       and_ln66_17_fu_943       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |       add_ln127_2_fu_334       |    0    |    11   |
|          |            i_fu_354            |    0    |    15   |
|          |            j_fu_385            |    0    |    12   |
|          |        add_ln126_fu_395        |    0    |    16   |
|    add   |       add_ln127_3_fu_408       |    0    |    20   |
|          |        add_ln127_fu_418        |    0    |    21   |
|          |           i_12_fu_451          |    0    |    12   |
|          |           loop_fu_966          |    0    |    12   |
|          |        add_ln134_fu_981        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln66_fu_783        |    0    |   101   |
|   lshr   |       lshr_ln66_11_fu_789      |    0    |    13   |
|          |       lshr_ln66_12_fu_931      |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |       select_ln66_fu_745       |    0    |    6    |
|          |      select_ln66_27_fu_753     |    0    |    32   |
|          |      select_ln66_28_fu_761     |    0    |    6    |
|  select  |      select_ln66_29_fu_859     |    0    |    5    |
|          |      select_ln66_30_fu_867     |    0    |    5    |
|          |      select_ln66_31_fu_875     |    0    |    6    |
|          |      select_ln66_32_fu_917     |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         shl_ln66_fu_814        |    0    |    10   |
|          |        shl_ln66_8_fu_826       |    0    |    10   |
|    shl   |       shl_ln66_18_fu_901       |    0    |    19   |
|          |       shl_ln66_19_fu_925       |    0    |    12   |
|          |       shl_ln66_20_fu_953       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        sub_ln127_fu_328        |    0    |    11   |
|    sub   |         sub_ln66_fu_727        |    0    |    15   |
|          |       sub_ln66_11_fu_739       |    0    |    15   |
|          |       sub_ln66_12_fu_769       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_304           |    0    |    11   |
|          |        icmp_ln124_fu_348       |    0    |    11   |
|   icmp   |        icmp_ln125_fu_379       |    0    |    9    |
|          |        icmp_ln85_fu_445        |    0    |    9    |
|          |        icmp_ln133_fu_960       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|    or    |        or_ln66_7_fu_702        |    0    |    0    |
|          |         or_ln66_fu_838         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          | matrix_offset_read_read_fu_140 |    0    |    0    |
|   read   | state_offset1_read_read_fu_146 |    0    |    0    |
|          |  state_offset_read_read_fu_152 |    0    |    0    |
|          | output_offset_read_read_fu_158 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       zext_ln127_5_fu_308      |    0    |    0    |
|          |       zext_ln127_6_fu_312      |    0    |    0    |
|          |       zext_ln127_7_fu_324      |    0    |    0    |
|          |        zext_ln125_fu_391       |    0    |    0    |
|          |        zext_ln126_fu_400       |    0    |    0    |
|          |       zext_ln127_8_fu_404      |    0    |    0    |
|          |       zext_ln127_9_fu_413      |    0    |    0    |
|          |       zext_ln127_4_fu_423      |    0    |    0    |
|          |        zext_ln127_fu_428       |    0    |    0    |
|          |        zext_ln85_fu_440        |    0    |    0    |
|          |        zext_ln66_fu_477        |    0    |    0    |
|          |        zext_ln93_fu_498        |    0    |    0    |
|          |        zext_ln94_fu_544        |    0    |    0    |
|          |        zext_ln95_fu_588        |    0    |    0    |
|   zext   |        zext_ln98_fu_690        |    0    |    0    |
|          |       zext_ln66_49_fu_709      |    0    |    0    |
|          |       zext_ln66_50_fu_713      |    0    |    0    |
|          |       zext_ln66_51_fu_775      |    0    |    0    |
|          |       zext_ln66_52_fu_779      |    0    |    0    |
|          |       zext_ln66_2_fu_810       |    0    |    0    |
|          |       zext_ln66_53_fu_844      |    0    |    0    |
|          |       zext_ln66_54_fu_847      |    0    |    0    |
|          |       zext_ln66_55_fu_850      |    0    |    0    |
|          |       zext_ln66_56_fu_889      |    0    |    0    |
|          |       zext_ln66_57_fu_893      |    0    |    0    |
|          |       zext_ln66_58_fu_897      |    0    |    0    |
|          |       zext_ln66_59_fu_950      |    0    |    0    |
|          |        zext_ln134_fu_972       |    0    |    0    |
|          |       zext_ln134_3_fu_977      |    0    |    0    |
|          |       zext_ln134_4_fu_986      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_316           |    0    |    0    |
|bitconcatenate|       tmp_41_cast_fu_340       |    0    |    0    |
|          |          shl_ln_fu_368         |    0    |    0    |
|          |        start_pos_fu_694        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln124_fu_360       |    0    |    0    |
|          |       trunc_ln126_fu_364       |    0    |    0    |
|   trunc  |       trunc_ln134_fu_376       |    0    |    0    |
|          |        trunc_ln93_fu_502       |    0    |    0    |
|          |       trunc_ln93_2_fu_514      |    0    |    0    |
|          |        trunc_ln66_fu_801       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_46_fu_457         |    0    |    0    |
|          |         adjSize_fu_467         |    0    |    0    |
|          |         lshr_ln_fu_488         |    0    |    0    |
|          |       trunc_ln93_6_fu_518      |    0    |    0    |
|          |         lshr_ln4_fu_534        |    0    |    0    |
|partselect|       trunc_ln94_2_fu_562      |    0    |    0    |
|          |         lshr_ln5_fu_578        |    0    |    0    |
|          |       trunc_ln95_2_fu_606      |    0    |    0    |
|          |         trunc_ln_fu_628        |    0    |    0    |
|          |          tmp_47_fu_717         |    0    |    0    |
|          |          tmp_48_fu_907         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_41_fu_506         |    0    |    0    |
|          |          tmp_42_fu_548         |    0    |    0    |
| bitselect|          tmp_43_fu_592         |    0    |    0    |
|          |          tmp_44_fu_638         |    0    |    0    |
|          |          tmp_45_fu_652         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   920   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    1   |    0   |    0   |    0   |
|temp|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln134_reg_1117    |    4   |
| bitNumber_assign_reg_248 |    8   |
|       i_0_i_reg_282      |    3   |
|       i_12_reg_1066      |    3   |
|        i_reg_1014        |    8   |
|    icmp_ln124_reg_1010   |    1   |
|    icmp_ln125_reg_1034   |    1   |
|        j_0_reg_260       |    3   |
|        j_reg_1038        |    3   |
|      loop_0_reg_293      |    3   |
|       loop_reg_1107      |    3   |
|matrix_offset_read_reg_990|   14   |
|    or_ln66_7_reg_1093    |    5   |
|     or_ln66_reg_1099     |    8   |
|output_offset_read_reg_995|    5   |
|   prod_addr_4_reg_1061   |    6   |
|    prod_addr_reg_1005    |    6   |
|      shl_ln_reg_1024     |    9   |
|    start_pos_reg_1087    |    5   |
|    state_addr_reg_1043   |   12   |
|   temp_addr_3_reg_1077   |    6   |
|    temp_addr_reg_1112    |    6   |
| temp_matrix_addr_reg_1048|   14   |
|   tmp_41_cast_reg_1000   |   13   |
|      tmp_46_reg_1071     |    2   |
|   trunc_ln124_reg_1019   |    3   |
|   trunc_ln134_reg_1029   |    4   |
|       x_0_i_reg_272      |   32   |
|       x_8_reg_1082       |   32   |
|        x_reg_1053        |   32   |
+--------------------------+--------+
|           Total          |   254  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_179    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_192    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_204    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_223    |  p0  |   4  |   6  |   24   ||    21   |
| bitNumber_assign_reg_248 |  p0  |   2  |   8  |   16   ||    9    |
|        j_0_reg_260       |  p0  |   2  |   3  |    6   ||    9    |
|        grp_fu_304        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_304        |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   142  ||  11.207 ||    96   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   920  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   96   |    -   |
|  Register |    -   |    -   |   254  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   11   |   254  |  1016  |    0   |
+-----------+--------+--------+--------+--------+--------+
