INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling parser_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_gps_translation_util.cpp
   Compiling apatb_gps_translation.cpp
   Compiling parser.cpp_pre.cpp.tb.cpp
   Compiling apatb_gps_translation_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Input stream: A6*W,1.300,493032,4.480,4.220,E,000.13110,N,830.7084,A,915321,CMRPG$


ERROR: System received a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be:
  1) Missing depth information for one or more pointers to arrays in the interface;
  2) Insufficient depth setting for array argument(s);
  3) Excessive depth setting for array argument(s), that exceeds the maximum virtual memory size for the process;
  4) Null pointer etc.
Current execution stopped during CodeState = CALL_C_DUT.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

Input stream: A6*W,1.300,493032,4.480,4.220,E,000.13110,N,830.7084,A,915321,CMRPG$


hour 12 12
min 35 35
sec 19 19
day 23 23
month 3 3
year 2094 2094
latitude 48.1173 48.1167
longitude 11.5167 11.5167
sec_of_the_day 45319 45319
utc_timestamp -374781177 -374781177
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 68
Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_gps_translation_top glbl -Oenable_linking_all_libraries -prj gps_translation.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s gps_translation 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/ip/xil_defaultlib/gps_translation_fmul_32ns_32ns_32_1_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_fmul_32ns_32ns_32_1_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/ip/xil_defaultlib/gps_translation_fadd_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_fadd_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/ip/xil_defaultlib/gps_translation_fdiv_32ns_32ns_32_3_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_fdiv_32ns_32ns_32_3_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/ip/xil_defaultlib/gps_translation_sitofp_32ns_32_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_sitofp_32ns_32_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_stored_msg_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_stored_msg_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_mul_26s_10s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_mul_26s_10s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_mul_32s_10ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_mul_32s_10ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_mul_32s_18ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_mul_32s_18ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_fadd_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_fadd_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_mul_26s_19ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_mul_26s_19ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_sitofp_32ns_32_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_sitofp_32ns_32_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_mul_32s_34ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_mul_32s_34ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_fdiv_32ns_32ns_32_3_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_fdiv_32ns_32ns_32_3_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_gps_translation_Pipeline_shift_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_gps_translation_Pipeline_shift_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_mul_32s_9ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_mul_32s_9ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_hls_atoi_w_len.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_hls_atoi_w_len
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_gps_translation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_hls_get_coordinate_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_hls_get_coordinate_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_hls_get_coordinate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_hls_get_coordinate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_fmul_32ns_32ns_32_1_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_fmul_32ns_32ns_32_1_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_gps_translation_Pipeline_VITIS_LOOP_23_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_gps_translation_Pipeline_VITIS_LOOP_23_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/AESL_axi_s_msg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_msg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_gps_translation_Pipeline_VITIS_LOOP_23_1_p_str_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_gps_translation_Pipeline_VITIS_LOOP_23_1_p_str_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_hls_get_field_from_nmea.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_hls_get_field_from_nmea
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_gps_translation_Pipeline_VITIS_LOOP_132_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_gps_translation_Pipeline_VITIS_LOOP_132_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_regslice_both
INFO: [VRFC 10-311] analyzing module gps_translation_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_msg_shift_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_msg_shift_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation_mul_32ns_34ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gps_translation_mul_32ns_34ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_16.vt2mutils
Compiling package floating_point_v7_1_16.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.gps_translation_msg_shift_RAM_AU...
Compiling module xil_defaultlib.gps_translation_stored_msg_RAM_A...
Compiling module xil_defaultlib.gps_translation_flow_control_loo...
Compiling module xil_defaultlib.gps_translation_gps_translation_...
Compiling module xil_defaultlib.gps_translation_gps_translation_...
Compiling module xil_defaultlib.gps_translation_gps_translation_...
Compiling module xil_defaultlib.gps_translation_gps_translation_...
Compiling module xil_defaultlib.gps_translation_hls_get_field_fr...
Compiling module xil_defaultlib.gps_translation_hls_get_field_fr...
Compiling module xil_defaultlib.gps_translation_hls_atoi_w_len_P...
Compiling module xil_defaultlib.gps_translation_hls_atoi_w_len
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.gps_translation_fmul_32ns_32ns_3...
Compiling module xil_defaultlib.gps_translation_fmul_32ns_32ns_3...
Compiling module xil_defaultlib.gps_translation_hls_get_coordina...
Compiling module xil_defaultlib.gps_translation_hls_get_coordina...
Compiling module xil_defaultlib.gps_translation_mul_26s_19ns_32_...
Compiling module xil_defaultlib.gps_translation_mul_32ns_34ns_65...
Compiling module xil_defaultlib.gps_translation_mul_32s_9ns_32_1...
Compiling module xil_defaultlib.gps_translation_mul_32s_10ns_32_...
Compiling module xil_defaultlib.gps_translation_mul_32s_18ns_32_...
Compiling module xil_defaultlib.gps_translation_mul_32s_34ns_65_...
Compiling module xil_defaultlib.gps_translation_mul_26s_10s_32_1...
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.gps_translation_fadd_32ns_32ns_3...
Compiling module xil_defaultlib.gps_translation_fadd_32ns_32ns_3...
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.gps_translation_fdiv_32ns_32ns_3...
Compiling module xil_defaultlib.gps_translation_fdiv_32ns_32ns_3...
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_16.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_16.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.gps_translation_sitofp_32ns_32_2...
Compiling module xil_defaultlib.gps_translation_sitofp_32ns_32_2...
Compiling module xil_defaultlib.gps_translation_regslice_both(Da...
Compiling module xil_defaultlib.gps_translation
Compiling module xil_defaultlib.fifo(DEPTH=2)
Compiling module xil_defaultlib.AESL_axi_s_msg
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_gps_translation_top
Compiling module work.glbl
Built simulation snapshot gps_translation

****** xsim v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:22:04 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/gps_translation/xsim_script.tcl
# xsim {gps_translation} -autoloadwcfg -tclbatch {gps_translation.tcl}
Time resolution is 1 ps
source gps_translation.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 68 [n/a] @ "350000"
// RTL Simulation : 1 / 68 [n/a] @ "9050000"
// RTL Simulation : 2 / 68 [n/a] @ "17650000"
// RTL Simulation : 3 / 68 [n/a] @ "26250000"
// RTL Simulation : 4 / 68 [n/a] @ "34850000"
// RTL Simulation : 5 / 68 [n/a] @ "43450000"
// RTL Simulation : 6 / 68 [n/a] @ "52050000"
// RTL Simulation : 7 / 68 [n/a] @ "60650000"
// RTL Simulation : 8 / 68 [n/a] @ "69250000"
// RTL Simulation : 9 / 68 [n/a] @ "77850000"
// RTL Simulation : 10 / 68 [n/a] @ "86450000"
// RTL Simulation : 11 / 68 [n/a] @ "95050000"
// RTL Simulation : 12 / 68 [n/a] @ "103650000"
// RTL Simulation : 13 / 68 [n/a] @ "112250000"
// RTL Simulation : 14 / 68 [n/a] @ "120850000"
// RTL Simulation : 15 / 68 [n/a] @ "129450000"
// RTL Simulation : 16 / 68 [n/a] @ "138050000"
// RTL Simulation : 17 / 68 [n/a] @ "146650000"
// RTL Simulation : 18 / 68 [n/a] @ "155250000"
// RTL Simulation : 19 / 68 [n/a] @ "163850000"
// RTL Simulation : 20 / 68 [n/a] @ "172450000"
// RTL Simulation : 21 / 68 [n/a] @ "181050000"
// RTL Simulation : 22 / 68 [n/a] @ "189650000"
// RTL Simulation : 23 / 68 [n/a] @ "198250000"
// RTL Simulation : 24 / 68 [n/a] @ "206850000"
// RTL Simulation : 25 / 68 [n/a] @ "215450000"
// RTL Simulation : 26 / 68 [n/a] @ "224050000"
// RTL Simulation : 27 / 68 [n/a] @ "232650000"
// RTL Simulation : 28 / 68 [n/a] @ "241250000"
// RTL Simulation : 29 / 68 [n/a] @ "249850000"
// RTL Simulation : 30 / 68 [n/a] @ "258450000"
// RTL Simulation : 31 / 68 [n/a] @ "267050000"
// RTL Simulation : 32 / 68 [n/a] @ "275650000"
// RTL Simulation : 33 / 68 [n/a] @ "284250000"
// RTL Simulation : 34 / 68 [n/a] @ "292850000"
// RTL Simulation : 35 / 68 [n/a] @ "301450000"
// RTL Simulation : 36 / 68 [n/a] @ "310050000"
// RTL Simulation : 37 / 68 [n/a] @ "318650000"
// RTL Simulation : 38 / 68 [n/a] @ "327250000"
// RTL Simulation : 39 / 68 [n/a] @ "335850000"
// RTL Simulation : 40 / 68 [n/a] @ "344450000"
// RTL Simulation : 41 / 68 [n/a] @ "353050000"
// RTL Simulation : 42 / 68 [n/a] @ "361650000"
// RTL Simulation : 43 / 68 [n/a] @ "370250000"
// RTL Simulation : 44 / 68 [n/a] @ "378850000"
// RTL Simulation : 45 / 68 [n/a] @ "387450000"
// RTL Simulation : 46 / 68 [n/a] @ "396050000"
// RTL Simulation : 47 / 68 [n/a] @ "404650000"
// RTL Simulation : 48 / 68 [n/a] @ "413250000"
// RTL Simulation : 49 / 68 [n/a] @ "421850000"
// RTL Simulation : 50 / 68 [n/a] @ "430450000"
// RTL Simulation : 51 / 68 [n/a] @ "439050000"
// RTL Simulation : 52 / 68 [n/a] @ "447650000"
// RTL Simulation : 53 / 68 [n/a] @ "456250000"
// RTL Simulation : 54 / 68 [n/a] @ "464850000"
// RTL Simulation : 55 / 68 [n/a] @ "473450000"
// RTL Simulation : 56 / 68 [n/a] @ "482050000"
// RTL Simulation : 57 / 68 [n/a] @ "490650000"
// RTL Simulation : 58 / 68 [n/a] @ "499250000"
// RTL Simulation : 59 / 68 [n/a] @ "507850000"
// RTL Simulation : 60 / 68 [n/a] @ "516450000"
// RTL Simulation : 61 / 68 [n/a] @ "525050000"
// RTL Simulation : 62 / 68 [n/a] @ "533650000"
// RTL Simulation : 63 / 68 [n/a] @ "542250000"
// RTL Simulation : 64 / 68 [n/a] @ "550850000"
// RTL Simulation : 65 / 68 [n/a] @ "559450000"
// RTL Simulation : 66 / 68 [n/a] @ "568050000"
// RTL Simulation : 67 / 68 [n/a] @ "576650000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 630450 ns  Iteration: 18  Process: /apatb_gps_translation_top/AESL_inst_gps_translation/fadd_32ns_32ns_32_2_full_dsp_1_U38/gps_translation_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 68 / 68 [n/a] @ "651650000"
////////////////////////////////////////////////////////////////////////////////////
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 651750 ns  Iteration: 18  Process: /apatb_gps_translation_top/AESL_inst_gps_translation/fadd_32ns_32ns_32_2_full_dsp_1_U38/gps_translation_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
$finish called at time : 652250 ns : File "/ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/sim/verilog/gps_translation.autotb.v" Line 382
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov 16 22:47:07 2024...
Input stream: A6*W,1.300,493032,4.480,4.220,E,000.13110,N,830.7084,A,915321,CMRPG$


hour 12 12
min 35 35
sec 19 19
day 23 23
month 3 3
year 2094 2094
latitude 48.1173 48.1167
longitude 11.5167 11.5167
sec_of_the_day 45319 45319
utc_timestamp -374781177 -374781177
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 68
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
