Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: UART_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_test"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : UART_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART/UART.vhd" in Library work.
Architecture behavioral of Entity uart is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART/UART_test.vhd" in Library work.
Entity <uart_test> compiled.
Entity <uart_test> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART_test> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART> in library <work> (architecture <behavioral>) with generics.
	dsize = 8
	stop_bits = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART_test> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/UART/UART_test.vhd" line 34: Unconnected output port 'DATA_RX' of component 'UART'.
Entity <UART_test> analyzed. Unit <UART_test> generated.

Analyzing generic Entity <UART> in library <work> (Architecture <behavioral>).
	dsize = 8
	stop_bits = 2
Entity <UART> analyzed. Unit <UART> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART>.
    Related source file is "D:/GitHub/VHDL_Modules/UART/UART.vhd".
WARNING:Xst:646 - Signal <rx_signal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <count_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <bit_count>.
    Found 32-bit comparator less for signal <bit_count$cmp_lt0000> created at line 61.
    Found 32-bit up counter for signal <ck_divider>.
    Found 32-bit comparator greatequal for signal <ck_divider$cmp_ge0000> created at line 56.
    Found 8-bit register for signal <data_tx_signal>.
    Found 1-bit register for signal <serial_clock>.
    Found 1-bit register for signal <state_signal<0>>.
    Found 1-bit register for signal <tx_signal>.
    Found 32-bit comparator greatequal for signal <tx_signal$cmp_ge0000> created at line 61.
    Found 32-bit comparator less for signal <tx_signal$cmp_lt0000> created at line 56.
    Found 32-bit comparator less for signal <tx_signal$cmp_lt0001> created at line 59.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <UART> synthesized.


Synthesizing Unit <UART_test>.
    Related source file is "D:/GitHub/VHDL_Modules/UART/UART_test.vhd".
WARNING:Xst:646 - Signal <STATE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <$const0000>.
    Summary:
	inferred   1 Tristate(s).
Unit <UART_test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 3
 1-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 5
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 3
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <data_tx_signal_1> in Unit <Inst_UART> is equivalent to the following 2 FFs/Latches, which will be removed : <data_tx_signal_4> <data_tx_signal_5> 
INFO:Xst:2261 - The FF/Latch <data_tx_signal_0> in Unit <Inst_UART> is equivalent to the following 4 FFs/Latches, which will be removed : <data_tx_signal_2> <data_tx_signal_3> <data_tx_signal_6> <data_tx_signal_7> 
WARNING:Xst:1710 - FF/Latch <data_tx_signal_0> (without init value) has a constant value of 0 in block <Inst_UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_tx_signal_1> (without init value) has a constant value of 1 in block <Inst_UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <data_tx_signal<7:6>> (without init value) have a constant value of 0 in block <UART>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 5
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_tx_signal_0> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_tx_signal_1> (without init value) has a constant value of 1 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_tx_signal_2> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_tx_signal_3> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_tx_signal_4> (without init value) has a constant value of 1 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_tx_signal_5> (without init value) has a constant value of 1 in block <UART>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <UART_test> ...

Optimizing unit <UART> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART_test.ngr
Top Level Output File Name         : UART_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 267
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 5
#      LUT2                        : 3
#      LUT3                        : 69
#      LUT4                        : 21
#      MUXCY                       : 94
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 66
#      FDE                         : 66
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                       53  out of   4656     1%  
 Number of Slice Flip Flops:             66  out of   9312     0%  
 Number of 4 input LUTs:                106  out of   9312     1%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     66     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CK32                               | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.862ns (Maximum Frequency: 112.835MHz)
   Minimum input arrival time before clock: 4.583ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: 5.159ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK32'
  Clock period: 8.862ns (frequency: 112.835MHz)
  Total number of paths / destination ports: 52700 / 132
-------------------------------------------------------------------------
Delay:               8.862ns (Levels of Logic = 45)
  Source:            Inst_UART/bit_count_1 (FF)
  Destination:       Inst_UART/bit_count_31 (FF)
  Source Clock:      CK32 rising
  Destination Clock: CK32 rising

  Data Path: Inst_UART/bit_count_1 to Inst_UART/bit_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  Inst_UART/bit_count_1 (Inst_UART/bit_count_1)
     LUT1:I0->O            1   0.704   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<0>_0_rt (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<0>_0_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<0>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<0>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<1>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<2>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<3>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<3>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<4>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<4>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<5>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<6>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<6>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<7>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<7>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<8>_0 (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<8>1)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<9> (Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<9>)
     MUXCY:CI->O          36   0.459   1.342  Inst_UART/Mcompar_tx_signal_cmp_lt0001_cy<10> (Inst_UART/tx_signal_cmp_ge0000)
     LUT2:I1->O            1   0.704   0.420  Inst_UART/bit_count_and0000_inv1 (Inst_UART/bit_count_and0000_inv)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<0> (Inst_UART/Mcount_bit_count_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<1> (Inst_UART/Mcount_bit_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<2> (Inst_UART/Mcount_bit_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<3> (Inst_UART/Mcount_bit_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<4> (Inst_UART/Mcount_bit_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<5> (Inst_UART/Mcount_bit_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<6> (Inst_UART/Mcount_bit_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<7> (Inst_UART/Mcount_bit_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<8> (Inst_UART/Mcount_bit_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<9> (Inst_UART/Mcount_bit_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<10> (Inst_UART/Mcount_bit_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<11> (Inst_UART/Mcount_bit_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<12> (Inst_UART/Mcount_bit_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<13> (Inst_UART/Mcount_bit_count_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<14> (Inst_UART/Mcount_bit_count_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<15> (Inst_UART/Mcount_bit_count_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<16> (Inst_UART/Mcount_bit_count_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<17> (Inst_UART/Mcount_bit_count_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<18> (Inst_UART/Mcount_bit_count_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<19> (Inst_UART/Mcount_bit_count_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<20> (Inst_UART/Mcount_bit_count_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<21> (Inst_UART/Mcount_bit_count_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<22> (Inst_UART/Mcount_bit_count_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<23> (Inst_UART/Mcount_bit_count_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<24> (Inst_UART/Mcount_bit_count_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<25> (Inst_UART/Mcount_bit_count_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<26> (Inst_UART/Mcount_bit_count_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<27> (Inst_UART/Mcount_bit_count_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<28> (Inst_UART/Mcount_bit_count_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_UART/Mcount_bit_count_cy<29> (Inst_UART/Mcount_bit_count_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_UART/Mcount_bit_count_cy<30> (Inst_UART/Mcount_bit_count_cy<30>)
     XORCY:CI->O           1   0.804   0.000  Inst_UART/Mcount_bit_count_xor<31> (Inst_UART/Mcount_bit_count31)
     FDE:D                     0.308          Inst_UART/bit_count_31
    ----------------------------------------
    Total                      8.862ns (6.394ns logic, 2.468ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CK32'
  Total number of paths / destination ports: 69 / 67
-------------------------------------------------------------------------
Offset:              4.583ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       Inst_UART/ck_divider_31 (FF)
  Destination Clock: CK32 rising

  Data Path: RESET to Inst_UART/ck_divider_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  RESET_IBUF (LED1_OBUF)
     LUT2:I0->O           32   0.704   1.262  Inst_UART/ck_divider_and00001 (Inst_UART/ck_divider_and0000)
     FDE:CE                    0.555          Inst_UART/ck_divider_0
    ----------------------------------------
    Total                      4.583ns (2.477ns logic, 2.106ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK32'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            Inst_UART/tx_signal (FF)
  Destination:       TX (PAD)
  Source Clock:      CK32 rising

  Data Path: Inst_UART/tx_signal to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  Inst_UART/tx_signal (Inst_UART/tx_signal)
     OBUF:I->O                 3.272          TX_OBUF (TX)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.159ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       LED1 (PAD)

  Data Path: RESET to LED1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.669  RESET_IBUF (LED1_OBUF)
     OBUF:I->O                 3.272          LED1_OBUF (LED1)
    ----------------------------------------
    Total                      5.159ns (4.490ns logic, 0.669ns route)
                                       (87.0% logic, 13.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.14 secs
 
--> 

Total memory usage is 269076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

