{
  "Top": "scaleImage",
  "RtlTop": "scaleImage",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "inStream": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<8, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "outStream": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<8, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "88",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "scaleImage",
    "Version": "1.0",
    "DisplayName": "Scaleimage",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/resize_image.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w10_d2_A.vhd",
      "impl\/vhdl\/fifo_w11_d2_A.vhd",
      "impl\/vhdl\/fifo_w11_d3_A.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/Resize.vhd",
      "impl\/vhdl\/Resize_opr_linear.vhd",
      "impl\/vhdl\/Resize_opr_linearbkb.vhd",
      "impl\/vhdl\/Resize_opr_linearcud.vhd",
      "impl\/vhdl\/scaleImage_mul_mug8j.vhd",
      "impl\/vhdl\/scaleImage_sdiv_4dEe.vhd",
      "impl\/vhdl\/scaleImage_sdiv_4eOg.vhd",
      "impl\/vhdl\/scaleImage_udiv_2fYi.vhd",
      "impl\/vhdl\/start_for_Mat2AXIhbi.vhd",
      "impl\/vhdl\/start_for_Resize_U0.vhd",
      "impl\/vhdl\/scaleImage.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w10_d2_A.v",
      "impl\/verilog\/fifo_w11_d2_A.v",
      "impl\/verilog\/fifo_w11_d3_A.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/Resize.v",
      "impl\/verilog\/Resize_opr_linear.v",
      "impl\/verilog\/Resize_opr_linearbkb.v",
      "impl\/verilog\/Resize_opr_linearcud.v",
      "impl\/verilog\/scaleImage_mul_mug8j.v",
      "impl\/verilog\/scaleImage_sdiv_4dEe.v",
      "impl\/verilog\/scaleImage_sdiv_4eOg.v",
      "impl\/verilog\/scaleImage_udiv_2fYi.v",
      "impl\/verilog\/start_for_Mat2AXIhbi.v",
      "impl\/verilog\/start_for_Resize_U0.v",
      "impl\/verilog\/scaleImage.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/mazzo\/Desktop\/Sistemi-Digitali-M\/Progetto\/HLS\/resize_image\/solution1\/.autopilot\/db\/scaleImage.design.xml",
    "DebugDir": "C:\/Users\/mazzo\/Desktop\/Sistemi-Digitali-M\/Progetto\/HLS\/resize_image\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/mazzo\/Desktop\/Sistemi-Digitali-M\/Progetto\/HLS\/resize_image\/solution1\/.debug\/scaleImage.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "inStream outStream",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "inStream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "outStream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "inStream_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "inStream_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "outStream_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "scaleImage",
      "Instances": [
        {
          "ModuleName": "Resize",
          "InstanceName": "Resize_U0",
          "Instances": [{
              "ModuleName": "Resize_opr_linear",
              "InstanceName": "grp_Resize_opr_linear_fu_160"
            }]
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Info": {
      "Block_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "AXIvideo2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Resize_opr_linear": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Resize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AXIvideo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleImage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "LUT": "56",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "309603",
          "PipelineIIMin": "3",
          "PipelineIIMax": "309603",
          "PipelineII": "3 ~ 309603",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "309600",
            "Latency": "0 ~ 309600",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "645",
            "PipelineDepth": "5 ~ 645",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "640",
                "Latency": "0 ~ 640",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "254",
          "LUT": "526",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Resize_opr_linear": {
        "Latency": {
          "LatencyBest": "48",
          "LatencyAvg": "",
          "LatencyWorst": "1089584",
          "PipelineIIMin": "48",
          "PipelineIIMax": "1089584",
          "PipelineII": "48 ~ 1089584",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.612"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1089536",
            "Latency": "0 ~ 1089536",
            "PipelineII": "",
            "PipelineDepthMin": "37",
            "PipelineDepthMax": "1064",
            "PipelineDepth": "37 ~ 1064",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "34",
                "LatencyMax": "1061",
                "Latency": "34 ~ 1061",
                "PipelineII": "1",
                "PipelineDepth": "39"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "16",
          "FF": "8112",
          "LUT": "6792",
          "URAM": "0"
        }
      },
      "Resize": {
        "Latency": {
          "LatencyBest": "49",
          "LatencyAvg": "",
          "LatencyWorst": "1089585",
          "PipelineIIMin": "49",
          "PipelineIIMax": "1089585",
          "PipelineII": "49 ~ 1089585",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.612"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "16",
          "FF": "8160",
          "LUT": "6899",
          "URAM": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "482401",
          "PipelineIIMin": "1",
          "PipelineIIMax": "482401",
          "PipelineII": "1 ~ 482401",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.186"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "482400",
            "Latency": "0 ~ 482400",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "804",
            "PipelineDepth": "3 ~ 804",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "801",
                "Latency": "0 ~ 801",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "249",
          "LUT": "469",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "scaleImage": {
        "Latency": {
          "LatencyBest": "88",
          "LatencyAvg": "",
          "LatencyWorst": "1089587",
          "PipelineIIMin": "50",
          "PipelineIIMax": "1089586",
          "PipelineII": "50 ~ 1089586",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.612"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "16",
          "FF": "8722",
          "LUT": "8240",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "scaleImage",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-04-13 17:44:17 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
