<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="base_axi_vdma_2_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_axi_vdma_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_vdma_0_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_vdma_1_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_axi_vdma_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_vid_in_axi4s_0_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_v_vid_in_axi4s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_axi4s_vid_out_0_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_axi4s_vid_out_2_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_v_axi4s_vid_out_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_tc_0_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_tc_2_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_v_tc_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_axi4s_vid_out_1_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_v_axi4s_vid_out_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_tc_1_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_v_tc_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_vid_in_axi4s_1_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_v_vid_in_axi4s_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_xil_camif_0_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_xil_camif_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_xil_isp_lite_0_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_xil_isp_lite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_xil_vip_0_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_xil_vip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_smc_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_xil_vip_1_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_xil_vip_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_xil_vip_0_0_synth_1"/>
	</Run>
	<Run Id="base_auto_pc_0_synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/base_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="base_axi_vdma_2_0_synth_1"/>
		<Parent Id="base_axi_vdma_0_0_synth_1"/>
		<Parent Id="base_axi_vdma_1_0_synth_1"/>
		<Parent Id="base_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="base_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="base_v_axi4s_vid_out_2_0_synth_1"/>
		<Parent Id="base_v_tc_0_0_synth_1"/>
		<Parent Id="base_v_tc_2_0_synth_1"/>
		<Parent Id="base_v_axi4s_vid_out_1_0_synth_1"/>
		<Parent Id="base_v_tc_1_0_synth_1"/>
		<Parent Id="base_v_vid_in_axi4s_1_0_synth_1"/>
		<Parent Id="base_xil_camif_0_0_synth_1"/>
		<Parent Id="base_xil_isp_lite_0_0_synth_1"/>
		<Parent Id="base_xil_vip_0_0_synth_1"/>
		<Parent Id="base_axi_smc_0_synth_1"/>
		<Parent Id="base_xil_vip_1_0_synth_1"/>
		<Parent Id="base_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="base_axi_vdma_2_0_synth_1"/>
		<Parent Id="base_axi_vdma_0_0_synth_1"/>
		<Parent Id="base_axi_vdma_1_0_synth_1"/>
		<Parent Id="base_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="base_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="base_v_axi4s_vid_out_2_0_synth_1"/>
		<Parent Id="base_v_tc_0_0_synth_1"/>
		<Parent Id="base_v_tc_2_0_synth_1"/>
		<Parent Id="base_v_axi4s_vid_out_1_0_synth_1"/>
		<Parent Id="base_v_tc_1_0_synth_1"/>
		<Parent Id="base_v_vid_in_axi4s_1_0_synth_1"/>
		<Parent Id="base_xil_camif_0_0_synth_1"/>
		<Parent Id="base_xil_isp_lite_0_0_synth_1"/>
		<Parent Id="base_xil_vip_0_0_synth_1"/>
		<Parent Id="base_axi_smc_0_synth_1"/>
		<Parent Id="base_xil_vip_1_0_synth_1"/>
		<Parent Id="base_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

