Analysis & Synthesis report for EV20
Thu Jun 04 17:33:45 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Jun 04 17:33:44 2020           ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; EV20                                        ;
; Top-level Entity Name              ; EV20                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; EV20               ; EV20               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |EV20|Program:ProgRAM ; Program.vhd     ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jun 04 17:33:09 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EV20 -c EV20
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cyblock.bdf
    Info (12023): Found entity 1: CYBlock
Info (12021): Found 1 design units, including 1 entities, in source file pc_mem_tb.bdf
    Info (12023): Found entity 1: PC_Mem_tb
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file uc2.vhd
    Info (12022): Found design unit 1: uc2-behaviour File: C:/e5-tp2/EV - 20/uc2.vhd Line: 25
    Info (12023): Found entity 1: uc2 File: C:/e5-tp2/EV - 20/uc2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uc1.vhd
    Info (12022): Found design unit 1: uc1-behaviour File: C:/e5-tp2/EV - 20/uc1.vhd Line: 23
    Info (12023): Found entity 1: uc1 File: C:/e5-tp2/EV - 20/uc1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ui3.vhd
    Info (12022): Found design unit 1: uI3-behaviour File: C:/e5-tp2/EV - 20/uI3.vhd Line: 16
    Info (12023): Found entity 1: uI3 File: C:/e5-tp2/EV - 20/uI3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ui2.vhd
    Info (12022): Found design unit 1: uI2-behaviour File: C:/e5-tp2/EV - 20/uI2.vhd Line: 20
    Info (12023): Found entity 1: uI2 File: C:/e5-tp2/EV - 20/uI2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ui1.vhd
    Info (12022): Found design unit 1: uI1-behaviour File: C:/e5-tp2/EV - 20/uI1.vhd Line: 24
    Info (12023): Found entity 1: uI1 File: C:/e5-tp2/EV - 20/uI1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pcreg.vhd
    Info (12022): Found design unit 1: PCReg-behaviour File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 16
    Info (12023): Found entity 1: PCReg File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instrreg.vhd
    Info (12022): Found design unit 1: InstrReg-behaviour File: C:/e5-tp2/EV - 20/InstrReg.vhd Line: 15
    Info (12023): Found entity 1: InstrReg File: C:/e5-tp2/EV - 20/InstrReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-behaviour File: C:/e5-tp2/EV - 20/Shifter.vhd Line: 14
    Info (12023): Found entity 1: shifter File: C:/e5-tp2/EV - 20/Shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerbank.vhd
    Info (12022): Found design unit 1: RegisterBank-behaviour File: C:/e5-tp2/EV - 20/RegisterBank.vhd Line: 23
    Info (12023): Found entity 1: RegisterBank File: C:/e5-tp2/EV - 20/RegisterBank.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file preloadpc.vhd
    Info (12022): Found design unit 1: preLoadPC-behaviour File: C:/e5-tp2/EV - 20/preLoadPC.vhd Line: 16
    Info (12023): Found entity 1: preLoadPC File: C:/e5-tp2/EV - 20/preLoadPC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file latch16.vhd
    Info (12022): Found design unit 1: Latch16-behaviour File: C:/e5-tp2/EV - 20/latch16.vhd Line: 14
    Info (12023): Found entity 1: Latch16 File: C:/e5-tp2/EV - 20/latch16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file kmux.vhd
    Info (12022): Found design unit 1: KMux-behaviour File: C:/e5-tp2/EV - 20/KMux.vhd Line: 17
    Info (12023): Found entity 1: KMux File: C:/e5-tp2/EV - 20/KMux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behaviour File: C:/e5-tp2/EV - 20/ALU.vhd Line: 18
    Info (12023): Found entity 1: ALU File: C:/e5-tp2/EV - 20/ALU.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ev20.bdf
    Info (12023): Found entity 1: EV20
Info (12021): Found 1 design units, including 1 entities, in source file latchalushift.bdf
    Info (12023): Found entity 1: LatchAluShift
Info (12021): Found 2 design units, including 1 entities, in source file uirom.vhd
    Info (12022): Found design unit 1: uirom-SYN File: C:/e5-tp2/EV - 20/uIROM.vhd Line: 54
    Info (12023): Found entity 1: uIROM File: C:/e5-tp2/EV - 20/uIROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file program.vhd
    Info (12022): Found design unit 1: program-SYN File: C:/e5-tp2/EV - 20/Program.vhd Line: 53
    Info (12023): Found entity 1: Program File: C:/e5-tp2/EV - 20/Program.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file data.vhd
    Info (12022): Found design unit 1: data-SYN File: C:/e5-tp2/EV - 20/Data.vhd Line: 55
    Info (12023): Found entity 1: Data File: C:/e5-tp2/EV - 20/Data.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uihandler.bdf
    Info (12023): Found entity 1: uIHandler
Info (12021): Found 2 design units, including 1 entities, in source file latchk.vhd
    Info (12022): Found design unit 1: LatchK-behaviour File: C:/e5-tp2/EV - 20/LatchK.vhd Line: 15
    Info (12023): Found entity 1: LatchK File: C:/e5-tp2/EV - 20/LatchK.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mymux.vhd
    Info (12022): Found design unit 1: myMux-behaviour File: C:/e5-tp2/EV - 20/mymux.vhd Line: 14
    Info (12023): Found entity 1: myMux File: C:/e5-tp2/EV - 20/mymux.vhd Line: 5
Info (12127): Elaborating entity "EV20" for the top level hierarchy
Info (12128): Elaborating entity "CYBlock" for hierarchy "CYBlock:CarryBlock"
Info (12128): Elaborating entity "myMux" for hierarchy "CYBlock:CarryBlock|myMux:inst"
Info (12128): Elaborating entity "LatchAluShift" for hierarchy "LatchAluShift:LAS"
Info (12128): Elaborating entity "ALU" for hierarchy "LatchAluShift:LAS|ALU:inst1"
Info (10041): Inferred latch for "out_aux[0]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[1]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[2]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[3]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[4]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[5]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[6]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[7]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[8]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[9]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[10]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[11]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[12]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[13]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[14]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[15]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (10041): Inferred latch for "out_aux[16]" at ALU.vhd(23) File: C:/e5-tp2/EV - 20/ALU.vhd Line: 23
Info (12128): Elaborating entity "Latch16" for hierarchy "LatchAluShift:LAS|Latch16:LatchA"
Info (12128): Elaborating entity "shifter" for hierarchy "LatchAluShift:LAS|shifter:inst2"
Info (12128): Elaborating entity "KMux" for hierarchy "KMux:KMux"
Info (12128): Elaborating entity "uIHandler" for hierarchy "uIHandler:uIControl"
Info (12128): Elaborating entity "uI1" for hierarchy "uIHandler:uIControl|uI1:inst8"
Warning (10492): VHDL Process Statement warning at uI1.vhd(29): signal "hold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/e5-tp2/EV - 20/uI1.vhd Line: 29
Info (12128): Elaborating entity "uc2" for hierarchy "uIHandler:uIControl|uc2:inst"
Info (12128): Elaborating entity "uc1" for hierarchy "uIHandler:uIControl|uc1:inst12"
Info (12128): Elaborating entity "uI2" for hierarchy "uIHandler:uIControl|uI2:inst9"
Info (12128): Elaborating entity "uI3" for hierarchy "uIHandler:uIControl|uI3:inst10"
Info (12128): Elaborating entity "InstrReg" for hierarchy "InstrReg:InsReg"
Warning (10492): VHDL Process Statement warning at InstrReg.vhd(20): signal "hold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/e5-tp2/EV - 20/InstrReg.vhd Line: 20
Info (12128): Elaborating entity "Program" for hierarchy "Program:ProgRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Program:ProgRAM|altsyncram:altsyncram_component" File: C:/e5-tp2/EV - 20/Program.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "Program:ProgRAM|altsyncram:altsyncram_component" File: C:/e5-tp2/EV - 20/Program.vhd Line: 60
Info (12133): Instantiated megafunction "Program:ProgRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/e5-tp2/EV - 20/Program.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Program.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_85s3.tdf
    Info (12023): Found entity 1: altsyncram_85s3 File: C:/e5-tp2/EV - 20/db/altsyncram_85s3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_85s3" for hierarchy "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_85s3:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PCReg" for hierarchy "PCReg:PCReg"
Warning (10492): VHDL Process Statement warning at PCReg.vhd(22): signal "hold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Warning (10492): VHDL Process Statement warning at PCReg.vhd(24): signal "pre_load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 24
Warning (10492): VHDL Process Statement warning at PCReg.vhd(24): signal "hold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 24
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[0] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[0]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[1] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[1]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[2] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[2]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[3] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[3]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[4] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[4]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[5] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[5]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[6] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[6]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[7] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[7]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[8] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[8]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[9] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[9]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10819): Netlist error at PCReg.vhd(22): can't infer register for auxPC[10] because it changes value on both rising and falling edges of the clock File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Info (10041): Inferred latch for "auxPC[10]" at PCReg.vhd(20) File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 20
Error (10822): HDL error at PCReg.vhd(22): couldn't implement registers for assignments on this clock edge File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 22
Error (10822): HDL error at PCReg.vhd(24): couldn't implement registers for assignments on this clock edge File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 24
Error (12152): Can't elaborate user hierarchy "PCReg:PCReg"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 6 warnings
    Error: Peak virtual memory: 4809 megabytes
    Error: Processing ended: Thu Jun 04 17:33:47 2020
    Error: Elapsed time: 00:00:38
    Error: Total CPU time (on all processors): 00:00:30


