//TestBench for Basic Gates, i.e. AND, OR, NOT 
module basic_gates_tb;
reg A,B;
wire Y1,Y2,Y3;
basic_gates bg(Y1,Y2,Y3,A,B);

initial
begin
A=0;B=0;
#10; A=0;B=1;
#10; A=1;B=0;
#10; A=1;B=1;
#10; 
$finish;
end 
endmodule
