// Seed: 2083218253
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3
);
  wand id_5;
  assign id_5 = 1;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output supply0 id_4,
    input supply1 id_5,
    output tri0 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  genvar id_7;
  assign id_5 = id_7;
endmodule
