
*** Running vivado
    with args -log Calculator_toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Calculator_toplevel.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Calculator_toplevel.tcl -notrace
Command: synth_design -top Calculator_toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 675.254 ; gain = 176.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Calculator_toplevel' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator_toplevel.vhd:14]
INFO: [Synth 8-3491] module 'MuxDisplay3' declared at 'C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/imports/VHDL-hjælpekode/MuxDisplay3.vhd:7' bound to instance 'Mux' of component 'MuxDisplay3' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator_toplevel.vhd:61]
INFO: [Synth 8-638] synthesizing module 'MuxDisplay3' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/imports/VHDL-hjælpekode/MuxDisplay3.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MuxDisplay3' (1#1) [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/imports/VHDL-hjælpekode/MuxDisplay3.vhd:19]
INFO: [Synth 8-3491] module 'Calculator' declared at 'C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator.vhd:27' bound to instance 'Calc' of component 'Calculator' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator_toplevel.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Calculator' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator.vhd:36]
WARNING: [Synth 8-614] signal 'ax' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator.vhd:42]
WARNING: [Synth 8-614] signal 'bx' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Calculator' (2#1) [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator.vhd:36]
INFO: [Synth 8-3491] module 'bin2BCDx' declared at 'C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:6' bound to instance 'b2BCD' of component 'bin2BCDx' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator_toplevel.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bin2BCDx' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:16]
WARNING: [Synth 8-614] signal 'aBCD' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:93]
WARNING: [Synth 8-614] signal 'bBCD' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:93]
WARNING: [Synth 8-614] signal 'Clk_1Hz' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:93]
WARNING: [Synth 8-614] signal 'rBCD' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'bBCD_reg' and it is trimmed from '12' to '10' bits. [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'aBCD_reg' and it is trimmed from '12' to '10' bits. [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'bin2BCDx' (3#1) [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/bin2BCDx.vhd:16]
WARNING: [Synth 8-3848] Net led in module/entity Calculator_toplevel does not have driver. [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator_toplevel.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'Calculator_toplevel' (4#1) [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator_toplevel.vhd:14]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[15]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[14]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[13]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[12]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[11]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[10]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[9]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[8]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[7]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[6]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[5]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[4]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[3]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[2]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[1]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 739.422 ; gain = 241.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 739.422 ; gain = 241.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 739.422 ; gain = 241.020
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Calculator_toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Calculator_toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 854.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 854.063 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 854.063 ; gain = 355.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 854.063 ; gain = 355.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 854.063 ; gain = 355.660
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'X_reg[1:0]' into 'Xi_reg[1:0]' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/imports/VHDL-hjælpekode/MuxDisplay3.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'bx_reg' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'ax_reg' [C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.srcs/sources_1/new/Calculator.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 854.063 ; gain = 355.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MuxDisplay3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module bin2BCDx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[15]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[14]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[13]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[12]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[11]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[10]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[9]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[8]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[7]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[6]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[5]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[4]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[3]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[2]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[1]
WARNING: [Synth 8-3331] design Calculator_toplevel has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.063 ; gain = 355.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 854.063 ; gain = 355.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 854.063 ; gain = 355.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Mux/Scale1023_reg[9]' (FDE) to 'Mux/Clk_1Hz_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 872.523 ; gain = 374.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 888.324 ; gain = 389.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 888.324 ; gain = 389.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 888.324 ; gain = 389.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 888.324 ; gain = 389.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 888.324 ; gain = 389.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 888.324 ; gain = 389.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   190|
|3     |LUT1   |    53|
|4     |LUT2   |   271|
|5     |LUT3   |   199|
|6     |LUT4   |   186|
|7     |LUT5   |   135|
|8     |LUT6   |   214|
|9     |FDRE   |    28|
|10    |FDSE   |     1|
|11    |LD     |    16|
|12    |IBUF   |    22|
|13    |OBUF   |    12|
|14    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  1344|
|2     |  Calc   |Calculator  |   767|
|3     |  Mux    |MuxDisplay3 |    64|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 888.324 ; gain = 389.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 888.324 ; gain = 275.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 888.324 ; gain = 389.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 904.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 904.305 ; gain = 610.281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.305 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Calculator_Lab8/Calculator_Lab8.runs/synth_1/Calculator_toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Calculator_toplevel_utilization_synth.rpt -pb Calculator_toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 09:58:34 2019...
