INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_processing_system7_0_0/sim/main_design_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_pc_0/sim/main_design_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
