INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
