<root><simulation><result_generated_time />2023-05-16 18:36:57<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 38, 'OX': 38, 'IY': 38, 'IX': 38, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />94633984<total_data_size_element />{'W': 65536, 'I': 369664, 'O': 369664}<total_data_reuse />{'W': 1444, 'I': 256.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/40</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [608, 1, 1], 'O': [19, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], []], [[], [('C', 32)]], [], []]<I />[[], [[('OY', 19)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 19)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('OY', 2), ('OX', 2), ('C', 2)], [('C', 2), ('K', 16), ('OX', 19)], []]<I />[[('K', 16), ('C', 2), ('OY', 2), ('OX', 2), ('C', 2), ('C', 2), ('K', 16)], [('OX', 19)], []]<O />[[('K', 16), ('C', 2), ('OY', 2), ('OX', 2), ('C', 2), ('C', 2)], [('K', 16), ('OX', 19)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [19.0, 4, 19, 1], 'I': [1.0, 256.0, 1.0, 1.0], 'O': [32.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 524288, 524288], 'I': [256, 2957312, 2957312], 'O': [512, 2957312, 2957312], 'O_partial': [512, 0, 0], 'O_final': [0, 2957312, 2957312]}<actual_mem_utilization_individual />{'W': [1.0, 0.02, 0.0], 'I': [0.5, 0.09, 0.0], 'O': [1.0, 0.09, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.19, 0.0], 'I': [0.5, 0.19, 0.0], 'O': [1.0, 0.19, 0.0]}<effective_mem_size_bit />{'W': [256, 524288, 524288], 'I': [256, 2957312, 2957312], 'O': [512, 184832, 2957312], 'O_partial': [512, 0, 0], 'O_final': [0, 184832, 2957312]}<total_unit_count />{'W': [608, 32, 1, 1], 'I': [608, 608, 1, 1], 'O': [608, 19, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [608, 608, 1, 1], 'O': [19, 19, 1, 1]}<duplicate_unit_count />{'W': [19.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4980736, 1245184], [1245184, 65536], [65536, 0]]<I />[[5914624, 369664], [369664, 369664], [369664, 0]]<O />[[(2587648, 2957312), (369664, 0)], [(0, 369664), (369664, 0)], [(0, 369664), (0, 0)]]<O_partial />[[(2587648, 2957312), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (369664, 0)], [(0, 369664), (369664, 0)], [(0, 369664), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[622592, 155648], [19456, 1024], [256, 0]]<I />[[739328, 46208], [5776, 5776], [1444, 0]]<O />[[(323456, 369664), (46208, 0)], [(0, 5776), (5776, 0)], [(0, 1444), (0, 0)]]<O_partial />[([323456, 369664], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [46208, 0]), ([0, 5776], [5776, 0]), ([0, 1444], [0, 0])]</mem_access_count_word><mac_count><active />94633984<idle />64749568</mac_count></basic_info><energy><total_energy />210116777.9<mem_energy_breakdown><W />[265.9, 2143.4, 341.0]<I />[265.3, 1144.7, 1923.2]<O />[259.0, 1144.7, 1923.2]</mem_energy_breakdown><MAC_energy><active_MAC />206869889.0<idle_MAC />3237478.4<total />210107367.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5688<utilization_without_data_loading />0.5938<utilization_spatial />0.5938<utilization_temporal_with_data_loading />0.958<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />162480<latency_cycle_without_data_loading />155648<ideal_computing_cycle />155648<data_loading><load_cycle_total />6832<load_cycle_individual />{'W': [32, 1024, 0], 'I': [304, 5776, 0]}<load_cycle_combined />{'W': 1024, 'I': 5776}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-155647], [-150536, -135968], [-155648, -155648]], 'I': [[-155647], [-147384, -141984], [-155648, -155648]], 'O': [[-155648], [-36480, -33136], [-149872, -154204]]}<mem_stall_cycle_shared />{'W': [[-155647], [-150536, 0], [0, 0]], 'I': [[-155647], [-147384, 0], [0, 0]], 'O': [[-155648], [-36480, -33136], [-149872, -154204]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 524288, 524288], 'I': [256, 2957312, 2957312], 'O': [512, 2957312, 2957312], 'O_partial': [512, 0, 0], 'O_final': [0, 2957312, 2957312]}<data_size_each_level_total />{'W': [16384, 524288, 524288], 'I': [155648, 2957312, 2957312], 'O': [9728, 2957312, 2957312]}<loop_cycles_each_level />{'W': [256, 155648, 155648], 'I': [8192, 155648, 155648], 'O': [512, 155648, 155648]}<top_ir_loop_size />{'W': [1, 19, 1], 'I': [16, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [64.0, 3.4], [3.4, 3.4]], 'I': [[8.0, 0.0], [19.0, 19.0], [19.0, 19.0]], 'O': [[8.0, 1.0], [19.0, 19.0], [19.0, 19.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [64.0, 64.0], [64.0, 3.4]], 'I': [[8.0, 0.5], [304.0, 19.0], [19.0, 19.0]], 'O': [[8.0, 4.0], [76.0, 19.0], [19.0, 19.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [64.0, 3.4], [3.4, 0]], 'I': [[8.0, 0.0], [19.0, 19.0], [19.0, 0]], 'O': [[8.0, 4.0], [76.0, 19.0], [19.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [102.0, 98.4], [22.4, 19.0]], 'I': [[8.0, 0.0], [102.0, 98.4], [22.4, 19.0]], 'O': [[8.0, 4.0], [102.0, 98.4], [22.4, 19.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 155648], [256, 256, 608], [155648, 155648, 1]], 'I': [[1, 1, 155648], [8192, 8192, 19], [155648, 155648, 1]], 'O': [[1, 1, 155648], [128, 512, 304], [155648, 155648, 1]]}<trans_time_real />{'W': [[0, 1, 155648], [[8, 256, 608], [32, 256, 608]], [[1024, 155648, 1], [256, 155648, 1]]], 'I': [[0, 1, 155648], [[4, 8192, 19], [304, 8192, 19]], [[5776, 155648, 1], [1444, 155648, 1]]], 'O': [[0, 1, 155648], [[8, 512, 304], [19, 512, 304]], [[5776, 155648, 1], [1444, 155648, 1]]]}<single_stall_cycle />{'W': [[-1], [-248, -224], [-154624, -155392]], 'I': [[-1], [-8188, -7888], [-149872, -154204]], 'O': [[-1], [-120, -109], [-149872, -154204]]}<single_stall_count />{'W': [155647, 607, 0], 'I': [155647, 18, 0], 'O': [155648, 304, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [5776, 0]}, 1: {'W': [19424, 0], 'I': [5472, 0], 'O': [5776, 5776]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-155648, -155648], [-149872, -155648]], 1: [[-130752, -155648], [-149872, -149872]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>