// Seed: 488586479
module module_0 #(
    parameter id_1 = 32'd93
);
  parameter id_1 = 1;
  assign module_2.id_1 = 0;
  wire id_2;
  logic [id_1 : -1] id_3;
  ;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wire id_3,
    output tri  id_4,
    input  wire id_5
);
  logic [-1  !=  -1 : 1 'b0] id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    output tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    output wor id_5,
    output wire id_6
);
  assign id_0 = 1 & id_4;
  module_0 modCall_1 ();
endmodule
