Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov 30 01:16:51 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 btn_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            tx_img/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.142ns (24.633%)  route 3.494ns (75.367%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=162, estimated)      1.610     5.118    clk_100mhz_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  btn_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  btn_edge_reg/Q
                         net (fo=4, estimated)        1.198     6.834    tx_img/utx/btn_edge
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.152     6.986 r  tx_img/utx/FSM_sequential_state[0]_i_3/O
                         net (fo=2, estimated)        1.115     8.101    tx_img/utx/FSM_sequential_state[0]_i_3_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.348     8.449 r  tx_img/utx/address[13]_i_1/O
                         net (fo=15, estimated)       0.597     9.046    tx_img/utx/FSM_sequential_state_reg[0][0]
    SLICE_X6Y67          LUT4 (Prop_lut4_I0_O)        0.124     9.170 r  tx_img/utx/counter[3]_i_1/O
                         net (fo=4, estimated)        0.584     9.754    tx_img/counter
    SLICE_X8Y66          FDRE                                         r  tx_img/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=162, estimated)      1.429    14.764    tx_img/clk_100mhz_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  tx_img/counter_reg[0]/C
                         clock pessimism              0.254    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X8Y66          FDRE (Setup_fdre_C_CE)      -0.169    14.813    tx_img/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.059    




