// Seed: 1281938754
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input wire id_6
);
  assign id_2 = -1;
  wire id_8;
  wire id_9;
  assign id_8 = id_6;
  assign module_1.id_4 = 0;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd31,
    parameter id_5 = 32'd13
) (
    input tri1 _id_0,
    input supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input uwire _id_5,
    input wor id_6
);
  wire [1 : id_0] id_8;
  initial $unsigned(39);
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_4,
      id_1,
      id_4,
      id_6
  );
  assign id_2 = id_4;
  localparam id_9 = -1'b0;
  localparam id_10 = -1'h0;
  wire [1 'b0 : id_5] id_11;
  wire id_12;
  tri0 id_13;
  assign id_13 = (1);
  wire id_14;
endmodule
