<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>TURBOSTAT(8)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">TURBOSTAT(8)</td>
    <td class="head-vol">System Manager's Manual</td>
    <td class="head-rtitle">TURBOSTAT(8)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
turbostat - Report processor frequency and idle statistics
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>turbostat</b> [<b>Options</b>] command
<div>&#x00A0;</div>
<b>turbostat</b> [<b>Options</b>] [<b>--interval seconds</b>]
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<b>turbostat </b> reports processor topology, frequency, idle power-state
  statistics, temperature and power on X86 processors. There are two ways to
  invoke turbostat. The first method is to supply a <b>command</b>, which is
  forked and statistics are printed upon its completion. The second method is to
  omit the command, and turbostat displays statistics every 5 seconds. The
  5-second interval can be changed using the --interval option.
<div class="Pp"></div>
Some information is not available on older processors.
<h2 class="Ss" title="Ss" id="Options"><a class="selflink" href="#Options">Options</a></h2>
Options can be specified with a single or double '-', and only as much of the
  option name as necessary to disambiguate it from others is necessary. Note
  that options are case-sensitive. <b>--Counter MSR#</b> shows the delta of the
  specified 64-bit MSR counter.
<div class="Pp"></div>
<b>--counter MSR#</b> shows the delta of the specified 32-bit MSR counter.
<div class="Pp"></div>
<b>--Dump</b> displays the raw counter values.
<div class="Pp"></div>
<b>--debug</b> displays additional system configuration information. Invoking
  this parameter more than once may also enable internal turbostat debug
  information.
<div class="Pp"></div>
<b>--interval seconds</b> overrides the default 5-second measurement interval.
<div class="Pp"></div>
<b>--help</b> displays usage for the most common parameters.
<div class="Pp"></div>
<b>--Joules</b> displays energy in Joules, rather than dividing Joules by time
  to print power in Watts.
<div class="Pp"></div>
<b>--MSR MSR#</b> shows the specified 64-bit MSR value.
<div class="Pp"></div>
<b>--msr MSR#</b> shows the specified 32-bit MSR value.
<div class="Pp"></div>
<b>--Package</b> limits output to the system summary plus the 1st thread in each
  Package.
<div class="Pp"></div>
<b>--processor</b> limits output to the system summary plus the 1st thread in
  each processor of each package. Ie. it skips hyper-threaded siblings.
<div class="Pp"></div>
<b>--Summary</b> limits output to a 1-line System Summary for each interval.
<div class="Pp"></div>
<b>--TCC temperature</b> sets the Thermal Control Circuit temperature for
  systems which do not export that value. This is used for making sense of the
  Digital Thermal Sensor outputs, as they return degrees Celsius below the TCC
  activation temperature.
<div class="Pp"></div>
<b>--version</b> displays the version.
<div class="Pp"></div>
The <b>command</b> parameter forks <b>command</b>, and upon its exit, displays
  the statistics gathered since it was forked.
<h1 class="Sh" title="Sh" id="DEFAULT_FIELD_DESCRIPTIONS"><a class="selflink" href="#DEFAULT_FIELD_DESCRIPTIONS">DEFAULT
  FIELD DESCRIPTIONS</a></h1>
<pre>
<b>CPU</b> Linux CPU (logical processor) number.  Yes, it is okay that on many systems the CPUs are not listed in numerical order -- for efficiency reasons, turbostat runs in topology order, so HT siblings appear together.
<b>AVG_MHz</b> number of cycles executed divided by time elapsed.
<b>%Busy</b> percent of the interval that the CPU retired instructions, aka. % of time in &quot;C0&quot; state.
<b>Bzy_MHz</b> average clock rate while the CPU was busy (in &quot;c0&quot; state).
<b>TSC_MHz</b> average MHz that the TSC ran during the entire interval.
</pre>
<h1 class="Sh" title="Sh" id="DEBUG_FIELD_DESCRIPTIONS"><a class="selflink" href="#DEBUG_FIELD_DESCRIPTIONS">DEBUG
  FIELD DESCRIPTIONS</a></h1>
<pre>
<b>Package</b> processor package number.
<b>Core</b> processor core number.
Note that multiple CPUs per core indicate support for Intel(R) Hyper-Threading Technology (HT).
<b>CPU%c1, CPU%c3, CPU%c6, CPU%c7</b> show the percentage residency in hardware core idle states.
<b>CoreTmp</b> Degrees Celsius reported by the per-core Digital Thermal Sensor.
<b>PkgTtmp</b> Degrees Celsius reported by the per-package Package Thermal Monitor.
<b>Pkg%pc2, Pkg%pc3, Pkg%pc6, Pkg%pc7</b> percentage residency in hardware package idle states.
<b>PkgWatt</b> Watts consumed by the whole package.
<b>CorWatt</b> Watts consumed by the core part of the package.
<b>GFXWatt</b> Watts consumed by the Graphics part of the package -- available only on client processors.
<b>RAMWatt</b> Watts consumed by the DRAM DIMMS -- available only on server processors.
<b>PKG_%</b> percent of the interval that RAPL throttling was active on the Package.
<b>RAM_%</b> percent of the interval that RAPL throttling was active on DRAM.
</pre>
<h1 class="Sh" title="Sh" id="EXAMPLE"><a class="selflink" href="#EXAMPLE">EXAMPLE</a></h1>
Without any parameters, turbostat displays statistics ever 5 seconds. (override
  interval with &quot;-i sec&quot; option, or specify a command for turbostat to
  fork).
<div style="height: 1.00em;">&#x00A0;</div>
The first row of statistics is a summary for the entire system. For residency %
  columns, the summary is a weighted average. For Temperature columns, the
  summary is the column maximum. For Watts columns, the summary is a system
  total. Subsequent rows show per-CPU statistics.
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
[root@ivy]# ./turbostat
    Core     CPU Avg_MHz   %Busy Bzy_MHz TSC_MHz     SMI  CPU%c1  CPU%c3  CPU%c6  CPU%c7 CoreTmp  PkgTmp Pkg%pc2 Pkg%pc3 Pkg%pc6 Pkg%pc7 PkgWatt CorWatt GFXWatt 
       -       -       6    0.36    1596    3492       0    0.59    0.01   99.04    0.00      23      24   23.82    0.01   72.47    0.00    6.40    1.01    0.00
       0       0       9    0.58    1596    3492       0    0.28    0.01   99.13    0.00      23      24   23.82    0.01   72.47    0.00    6.40    1.01    0.00
       0       4       1    0.07    1596    3492       0    0.79
       1       1      10    0.65    1596    3492       0    0.59    0.00   98.76    0.00      23
       1       5       5    0.28    1596    3492       0    0.95
       2       2      10    0.66    1596    3492       0    0.41    0.01   98.92    0.00      23
       2       6       2    0.10    1597    3492       0    0.97
       3       3       3    0.20    1596    3492       0    0.44    0.00   99.37    0.00      23
       3       7       5    0.31    1596    3492       0    0.33
</pre>
<h1 class="Sh" title="Sh" id="DEBUG_EXAMPLE"><a class="selflink" href="#DEBUG_EXAMPLE">DEBUG
  EXAMPLE</a></h1>
The &quot;--debug&quot; option prints additional system information before
  measurements:
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
turbostat version 4.1 10-Feb, 2015 - Len Brown &lt;lenb@kernel.org&gt;
CPUID(0): GenuineIntel 13 CPUID levels; family:model:stepping 0x6:3c:3 (6:60:3)
CPUID(6): APERF, DTS, PTM, EPB
RAPL: 3121 sec. Joule Counter Range, at 84 Watts
cpu0: MSR_NHM_PLATFORM_INFO: 0x80838f3012300
8 * 100 = 800 MHz max efficiency
35 * 100 = 3500 MHz TSC frequency
cpu0: MSR_IA32_POWER_CTL: 0x0004005d (C1E auto-promotion: DISabled)
cpu0: MSR_NHM_SNB_PKG_CST_CFG_CTL: 0x1e000400 (UNdemote-C3, UNdemote-C1, demote-C3, demote-C1, UNlocked: pkg-cstate-limit=0: pc0)
cpu0: MSR_NHM_TURBO_RATIO_LIMIT: 0x25262727
37 * 100 = 3700 MHz max turbo 4 active cores
38 * 100 = 3800 MHz max turbo 3 active cores
39 * 100 = 3900 MHz max turbo 2 active cores
39 * 100 = 3900 MHz max turbo 1 active cores
cpu0: MSR_IA32_ENERGY_PERF_BIAS: 0x00000006 (balanced)
cpu0: MSR_CORE_PERF_LIMIT_REASONS, 0x31200000 (Active: ) (Logged: Auto-HWP, Amps, MultiCoreTurbo, Transitions, )
cpu0: MSR_GFX_PERF_LIMIT_REASONS, 0x00000000 (Active: ) (Logged: )
cpu0: MSR_RING_PERF_LIMIT_REASONS, 0x0d000000 (Active: ) (Logged: Amps, PkgPwrL1, PkgPwrL2, )
cpu0: MSR_RAPL_POWER_UNIT: 0x000a0e03 (0.125000 Watts, 0.000061 Joules, 0.000977 sec.)
cpu0: MSR_PKG_POWER_INFO: 0x000002a0 (84 W TDP, RAPL 0 - 0 W, 0.000000 sec.)
cpu0: MSR_PKG_POWER_LIMIT: 0x428348001a82a0 (UNlocked)
cpu0: PKG Limit #1: ENabled (84.000000 Watts, 8.000000 sec, clamp DISabled)
cpu0: PKG Limit #2: ENabled (105.000000 Watts, 0.002441* sec, clamp DISabled)
cpu0: MSR_PP0_POLICY: 0
cpu0: MSR_PP0_POWER_LIMIT: 0x00000000 (UNlocked)
cpu0: Cores Limit: DISabled (0.000000 Watts, 0.000977 sec, clamp DISabled)
cpu0: MSR_PP1_POLICY: 0
cpu0: MSR_PP1_POWER_LIMIT: 0x00000000 (UNlocked)
cpu0: GFX Limit: DISabled (0.000000 Watts, 0.000977 sec, clamp DISabled)
cpu0: MSR_IA32_TEMPERATURE_TARGET: 0x00641400 (100 C)
cpu0: MSR_IA32_PACKAGE_THERM_STATUS: 0x88340800 (48 C)
cpu0: MSR_IA32_THERM_STATUS: 0x88340000 (48 C +/- 1)
cpu1: MSR_IA32_THERM_STATUS: 0x88440000 (32 C +/- 1)
cpu2: MSR_IA32_THERM_STATUS: 0x88450000 (31 C +/- 1)
cpu3: MSR_IA32_THERM_STATUS: 0x88490000 (27 C +/- 1)
    Core     CPU Avg_MHz   %Busy Bzy_MHz TSC_MHz     SMI  CPU%c1  CPU%c3  CPU%c6  CPU%c7 CoreTmp  PkgTmp PkgWatt CorWatt GFXWatt
       -       -     493   12.64    3898    3498       0   12.64    0.00    0.00   74.72      47      47   21.62   13.74    0.00
       0       0       4    0.11    3894    3498       0   99.89    0.00    0.00    0.00      47      47   21.62   13.74    0.00
       0       4    3897   99.98    3898    3498       0    0.02
       1       1       7    0.17    3887    3498       0    0.04    0.00    0.00   99.79      32
       1       5       0    0.00    3885    3498       0    0.21
       2       2      29    0.76    3895    3498       0    0.10    0.01    0.01   99.13      32
       2       6       2    0.06    3896    3498       0    0.80
       3       3       1    0.02    3832    3498       0    0.03    0.00    0.00   99.95      28
       3       7       0    0.00    3879    3498       0    0.04
^C
<div class="Pp"></div>
</pre>
The <b>max efficiency</b> frequency, a.k.a. Low Frequency Mode, is the frequency
  available at the minimum package voltage. The <b>TSC frequency</b> is the base
  frequency of the processor -- this should match the brand string in
  /proc/cpuinfo. This base frequency should be sustainable on all CPUs
  indefinitely, given nominal power and cooling. The remaining rows show what
  maximum turbo frequency is possible depending on the number of idle cores.
  Note that not all information is available on all processors.
<div class="Pp"></div>
The --debug option adds additional columns to the measurement ouput, including
  CPU idle power-state residency processor temperature sensor readinds. See the
  field definitions above.
<h1 class="Sh" title="Sh" id="FORK_EXAMPLE"><a class="selflink" href="#FORK_EXAMPLE">FORK
  EXAMPLE</a></h1>
If turbostat is invoked with a command, it will fork that command and output the
  statistics gathered when the command exits. eg. Here a cycle soaker is run on
  1 CPU (see %c0) for a few seconds until ^C while the other CPUs are mostly
  idle:
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
root@ivy: turbostat cat /dev/zero &gt; /dev/null
^C
    Core     CPU Avg_MHz   %Busy Bzy_MHz TSC_MHz     SMI  CPU%c1  CPU%c3  CPU%c6  CPU%c7 CoreTmp  PkgTmp Pkg%pc2 Pkg%pc3 Pkg%pc6 Pkg%pc7 PkgWatt CorWatt GFXWatt 
       -       -     496   12.75    3886    3492       0   13.16    0.04   74.04    0.00      36      36    0.00    0.00    0.00    0.00   23.15   17.65    0.00
       0       0      22    0.57    3830    3492       0    0.83    0.02   98.59    0.00      27      36    0.00    0.00    0.00    0.00   23.15   17.65    0.00
       0       4       9    0.24    3829    3492       0    1.15
       1       1       4    0.09    3783    3492       0   99.91    0.00    0.00    0.00      36
       1       5    3880   99.82    3888    3492       0    0.18
       2       2      17    0.44    3813    3492       0    0.77    0.04   98.75    0.00      28
       2       6      12    0.32    3823    3492       0    0.89
       3       3      16    0.43    3844    3492       0    0.63    0.11   98.84    0.00      30
       3       7       4    0.11    3827    3492       0    0.94
30.372243 sec
<div class="Pp"></div>
</pre>
Above the cycle soaker drives cpu5 up its 3.8 GHz turbo limit while the other
  processors are generally in various states of idle.
<div style="height: 1.00em;">&#x00A0;</div>
Note that cpu1 and cpu5 are HT siblings within core1. As cpu5 is very busy, it
  prevents its sibling, cpu1, from entering a c-state deeper than c1.
<div style="height: 1.00em;">&#x00A0;</div>
Note that the Avg_MHz column reflects the total number of cycles executed
  divided by the measurement interval. If the %Busy column is 100%, then the
  processor was running at that speed the entire interval. The Avg_MHz
  multiplied by the %Busy results in the Bzy_MHz -- which is the average
  frequency while the processor was executing -- not including any non-busy idle
  time.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="NOTES"><a class="selflink" href="#NOTES">NOTES</a></h1>
<b>turbostat </b> must be run as root. Alternatively, non-root users can be
  enabled to run turbostat this way:
<div style="height: 1.00em;">&#x00A0;</div>
# setcap cap_sys_rawio=ep ./turbostat
<div style="height: 1.00em;">&#x00A0;</div>
# chmod +r /dev/cpu/*/msr
<div style="height: 1.00em;">&#x00A0;</div>
<b>turbostat </b> reads hardware counters, but doesn't write them. So it will
  not interfere with the OS or other programs, including multiple invocations of
  itself.
<div style="height: 1.00em;">&#x00A0;</div>
<b>turbostat </b> may work poorly on Linux-2.6.20 through 2.6.29, as
  <b>acpi-cpufreq </b>periodically cleared the APERF and MPERF MSRs in those
  kernels.
<div style="height: 1.00em;">&#x00A0;</div>
AVG_MHz = APERF_delta/measurement_interval. This is the actual number of elapsed
  cycles divided by the entire sample interval -- including idle time. Note that
  this calculation is resilient to systems lacking a non-stop TSC.
<div style="height: 1.00em;">&#x00A0;</div>
TSC_MHz = TSC_delta/measurement_interval. On a system with an invariant TSC,
  this value will be constant and will closely match the base frequency value
  shown in the brand string in /proc/cpuinfo. On a system where the TSC stops in
  idle, TSC_MHz will drop below the processor's base frequency.
<div style="height: 1.00em;">&#x00A0;</div>
%Busy = MPERF_delta/TSC_delta
<div style="height: 1.00em;">&#x00A0;</div>
Bzy_MHz = TSC_delta/APERF_delta/MPERF_delta/measurement_interval
<div style="height: 1.00em;">&#x00A0;</div>
Note that these calculations depend on TSC_delta, so they are not reliable
  during intervals when TSC_MHz is not running at the base frequency.
<div style="height: 1.00em;">&#x00A0;</div>
Turbostat data collection is not atomic. Extremely short measurement intervals
  (much less than 1 second), or system activity that prevents turbostat from
  being able to run on all CPUS to quickly collect data, will result in
  inconsistent results.
<div style="height: 1.00em;">&#x00A0;</div>
The APERF, MPERF MSRs are defined to count non-halted cycles. Although it is not
  guaranteed by the architecture, turbostat assumes that they count at TSC rate,
  which is true on all processors tested to date.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="REFERENCES"><a class="selflink" href="#REFERENCES">REFERENCES</a></h1>
Volume 3B: System Programming Guide&quot;
  http://www.intel.com/products/processor/manuals/
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="FILES"><a class="selflink" href="#FILES">FILES</a></h1>
<pre>
/dev/cpu/*/msr
</pre>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
msr(4), vmstat(8)
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
<pre>
Written by Len Brown &lt;len.brown@intel.com&gt;
</pre>
</div>
<table class="foot">
  <tr>
    <td class="foot-date"></td>
    <td class="foot-os"></td>
  </tr>
</table>
</body>
</html>
