import chisel3._
/*
class VGAController extends Module{
  val io = IO(new Bundle{
    val
    val hSync, vSync = Output(Bool())
    val R, G, B = Output(UInt(4.W))
  })
}

 */
