<profile>

<section name = "Vitis HLS Report for 'InvSubBytes'" level="0">
<item name = "Date">Thu Apr 17 13:41:50 2025
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">aes_full</item>
<item name = "Solution">full (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.576 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17, 17, 0.170 us, 0.170 us, 18, 18, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 428, -</column>
<column name="Register">-, -, 130, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inverted_s_box_U">InvSubBytes_inverted_s_box_ROM_AUTO_1R, 1, 0, 0, 0, 256, 8, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="inverted_s_box_address0">81, 17, 8, 136</column>
<column name="reg_324">9, 2, 8, 16</column>
<column name="reg_335">9, 2, 8, 16</column>
<column name="reg_345">9, 2, 8, 16</column>
<column name="reg_355">9, 2, 8, 16</column>
<column name="state_address0">81, 17, 4, 68</column>
<column name="state_address1">81, 17, 4, 68</column>
<column name="state_d0">31, 6, 8, 48</column>
<column name="state_d1">25, 5, 8, 40</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="inverted_s_box_load_3_reg_506">8, 0, 8, 0</column>
<column name="inverted_s_box_load_4_reg_531">8, 0, 8, 0</column>
<column name="inverted_s_box_load_5_reg_558">8, 0, 8, 0</column>
<column name="reg_324">8, 0, 8, 0</column>
<column name="reg_329">8, 0, 8, 0</column>
<column name="reg_335">8, 0, 8, 0</column>
<column name="reg_340">8, 0, 8, 0</column>
<column name="reg_345">8, 0, 8, 0</column>
<column name="reg_350">8, 0, 8, 0</column>
<column name="reg_355">8, 0, 8, 0</column>
<column name="state_load_50_reg_516">8, 0, 8, 0</column>
<column name="state_load_52_reg_541">8, 0, 8, 0</column>
<column name="state_load_54_reg_568">8, 0, 8, 0</column>
<column name="state_load_56_reg_590">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, InvSubBytes, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, InvSubBytes, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, InvSubBytes, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, InvSubBytes, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, InvSubBytes, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, InvSubBytes, return value</column>
<column name="state_address0">out, 4, ap_memory, state, array</column>
<column name="state_ce0">out, 1, ap_memory, state, array</column>
<column name="state_we0">out, 1, ap_memory, state, array</column>
<column name="state_d0">out, 8, ap_memory, state, array</column>
<column name="state_q0">in, 8, ap_memory, state, array</column>
<column name="state_address1">out, 4, ap_memory, state, array</column>
<column name="state_ce1">out, 1, ap_memory, state, array</column>
<column name="state_we1">out, 1, ap_memory, state, array</column>
<column name="state_d1">out, 8, ap_memory, state, array</column>
<column name="state_q1">in, 8, ap_memory, state, array</column>
</table>
</item>
</section>
</profile>
