
module left_right(clk,in,out,en,reset);
input [3:0] in;
input clk,en,reset;
output reg [3:0]out;
always @(posedge clk)
begin
if (reset)begin
out<=4'b0000;
end
else begin
if (en)begin
out<=in<<1;
end
else begin
out<=in>>1;
end
end
end
endmodule
