m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.2/modelsim_ase/win32aloem
vadc_ctrl
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 12 rfsoc_config 0 22 5_7KT[z4JQJ4IMoZaKLMm1
DXx4 work 16 adc_ctrl_sv_unit 0 22 @jn:jWI74aT>kQ7oVBjTF3
Z2 !s110 1602466621
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 ^[?N``F=OcV77d5hk<iP=3
Iaho=`HMeJT]SH3D;JDf]?2
!s105 adc_ctrl_sv_unit
S1
Z4 dD:/repos/RFSoC_Controller_V2/modelsim_project
Z5 w1602466458
Z6 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv
Z7 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv
!i122 332
L0 8 221
Z8 OV;L;2020.1_3;71
31
Z9 !s108 1602466621.000000
Z10 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_ctrl.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
Xadc_ctrl_sv_unit
R0
R1
R2
V@jn:jWI74aT>kQ7oVBjTF3
r1
!s85 0
!i10b 1
!s100 84i9`QmVTiE^7d<U96[:c3
I@jn:jWI74aT>kQ7oVBjTF3
!i103 1
S1
R4
R5
R6
R7
!i122 332
Z14 L0 3 0
R8
31
R9
R10
R11
!i113 1
R12
R13
vadc_driver
R0
R1
DXx4 work 18 adc_driver_sv_unit 0 22 0jQ5C@D:o>c=9=2ZQW76X2
Z15 !s110 1602466622
R3
r1
!s85 0
!i10b 1
!s100 @S?zR<el7SV`DGkng7VDJ2
IFN>7Y7PUbNChB7ZAMNFM;2
!s105 adc_driver_sv_unit
S1
R4
Z16 w1602438551
Z17 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver.sv
Z18 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver.sv
!i122 338
L0 5 127
R8
31
R9
Z19 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver.sv|
Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver.sv|
!i113 1
R12
R13
Xadc_driver_sv_unit
R0
R1
R15
V0jQ5C@D:o>c=9=2ZQW76X2
r1
!s85 0
!i10b 1
!s100 IWFoflOA@D`793YV5F3RY0
I0jQ5C@D:o>c=9=2ZQW76X2
!i103 1
S1
R4
R16
R17
R18
!i122 338
R14
R8
31
R9
R19
R20
!i113 1
R12
R13
vadc_driver_tb
R0
R1
DXx4 work 21 adc_driver_tb_sv_unit 0 22 f^?hnUIJljD41@=fCIbXo3
R15
R3
r1
!s85 0
!i10b 1
!s100 o1K]R9BHHoU;iUBz`m92]3
IjjK_Ig9o<oaHGXLm]XG4]1
!s105 adc_driver_tb_sv_unit
S1
R4
Z21 w1602439936
Z22 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv
Z23 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv
!i122 339
L0 5 188
R8
31
Z24 !s108 1602466622.000000
Z25 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv|
Z26 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/adc_driver_tb.sv|
!i113 1
R12
R13
Xadc_driver_tb_sv_unit
R0
R1
R15
Vf^?hnUIJljD41@=fCIbXo3
r1
!s85 0
!i10b 1
!s100 lXQzak?Z0U?N8VD<RD[Fl0
If^?hnUIJljD41@=fCIbXo3
!i103 1
S1
R4
R21
R22
R23
!i122 339
R14
R8
31
R24
R25
R26
!i113 1
R12
R13
vaFifo
R0
Z27 !s110 1601852948
!i10b 1
!s100 BPF^Q3cZG_a^`?8EJQS=00
Z28 !s11b Dg1SIo80bB@j0V0VzS_@n1
IYlL_;C7FjaljP_R:d^OQ]0
R3
S1
R4
Z29 w1601852943
Z30 8D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv
Z31 FD:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv
!i122 219
L0 14 99
R8
r1
!s85 0
31
Z32 !s108 1601852948.000000
Z33 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv|
Z34 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/async_fifo.sv|
!i113 1
R12
R13
na@fifo
vasync_fifo_tb
R0
R1
Z35 DXx4 work 15 fifo_tb_sv_unit 0 22 MKoAd@ImU4U2E:QE_VC6^2
R2
R3
r1
!s85 0
!i10b 1
!s100 F;9d=l0kfz678^k<Nh@6A0
IBE:MzzO]maVEUj`o@HKU52
Z36 !s105 fifo_tb_sv_unit
S1
R4
Z37 w1601917560
Z38 8D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv
Z39 FD:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv
!i122 335
L0 134 120
R8
31
R9
Z40 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv|
Z41 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo_tb.sv|
!i113 1
R12
R13
vaxis_async_fifo
R0
R1
Z42 DXx4 work 21 fifo_wrappers_sv_unit 0 22 ajVCF17m@o_@eU`aR<Gkg2
Z43 !s110 1602466620
R3
r1
!s85 0
!i10b 1
!s100 PS]SJIcJo;66UT;]?ke1K1
IO;0aOBMUli`HkK[1dXk3O2
Z44 !s105 fifo_wrappers_sv_unit
S1
R4
Z45 w1601917235
Z46 8D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv
Z47 FD:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv
!i122 325
L0 109 109
R8
31
Z48 !s108 1602466620.000000
Z49 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv|
Z50 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo_wrappers.sv|
!i113 1
R12
R13
vaxis_async_fifo_def
R0
R2
!i10b 1
!s100 L17TioB<?X3ABf`n`CfPk1
R28
I9eVUBMQd;XFnzWeAe50Hj2
R3
S1
R4
Z51 w1601917251
Z52 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv
Z53 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv
!i122 336
L0 316 466
R8
r1
!s85 0
31
R9
Z54 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv|
Z55 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_fifos.sv|
!i113 1
R12
R13
vaxis_cpu_readback_tester
R0
R1
Z56 DXx4 work 32 axis_cpu_readback_tester_sv_unit 0 22 nh:JUkPgHTQTM[KzeN_Ri3
R2
R3
r1
!s85 0
!i10b 1
!s100 aPSD5MV6k_<]]7T5F=akX1
I:2UeL;gLOgibD6]oVeblD1
Z57 !s105 axis_cpu_readback_tester_sv_unit
S1
R4
Z58 w1601939516
Z59 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv
Z60 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv
!i122 337
L0 10 87
R8
31
R9
Z61 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv|
Z62 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_cpu_readback_tester.sv|
!i113 1
R12
R13
Xaxis_cpu_readback_tester_sv_unit
R0
R1
R2
Vnh:JUkPgHTQTM[KzeN_Ri3
r1
!s85 0
!i10b 1
!s100 N@PC[_]1VXQ65d:QYkhX51
Inh:JUkPgHTQTM[KzeN_Ri3
!i103 1
S1
R4
R58
R59
R60
!i122 337
L0 7 0
R8
31
R9
R61
R62
!i113 1
R12
R13
vaxis_cpu_readback_tester_tb
R0
R1
R56
R2
R3
r1
!s85 0
!i10b 1
!s100 ]@M2fNbC0?2D23bdQMTPX3
IUa7YQCcn[nh`=Sa`iSkd63
R57
S1
R4
R58
R59
R60
!i122 337
L0 99 69
R8
31
R9
R61
R62
!i113 1
R12
R13
vaxis_fifo
R0
R2
!i10b 1
!s100 ZmDHOOnTSGZX8o8]jU0Q82
R28
I4O8:ZV22CZzWUIC@Dah7;3
R3
S1
R4
R51
R52
R53
!i122 336
L0 27 255
R8
r1
!s85 0
31
R9
R54
R55
!i113 1
R12
R13
vaxis_mux
R0
R1
DXx4 work 16 axis_mux_sv_unit 0 22 _C?i13i3>FVeLAM]@nhAM1
Z63 !s110 1602466619
R3
r1
!s85 0
!i10b 1
!s100 A^:Bfm@9ILEP<GcV4g<c71
I0EOzj1mS>cc>WoNE0;0oJ0
!s105 axis_mux_sv_unit
S1
R4
Z64 w1600969616
Z65 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
Z66 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv
!i122 319
L0 24 48
R8
31
Z67 !s108 1602466619.000000
Z68 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv|
Z69 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_mux.sv|
!i113 1
R12
R13
Xaxis_mux_sv_unit
R0
R1
R63
V_C?i13i3>FVeLAM]@nhAM1
r1
!s85 0
!i10b 1
!s100 18?JCB5Ag0JNHEgio^5`z0
I_C?i13i3>FVeLAM]@nhAM1
!i103 1
S1
R4
R64
R65
R66
!i122 319
L0 22 0
R8
31
R67
R68
R69
!i113 1
R12
R13
vaxis_n_mux
R0
R1
DXx4 work 18 axis_n_mux_sv_unit 0 22 0Qmm=56ngDzRkTKY:bgO]2
Z70 !s110 1602467104
R3
r1
!s85 0
!i10b 1
!s100 O?HM3Qja>2ODzG@E]KghZ3
IK:PL@8KneMII<T00RakI`0
!s105 axis_n_mux_sv_unit
S1
R4
Z71 w1602467102
Z72 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_n_mux.sv
Z73 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_n_mux.sv
!i122 341
L0 4 46
R8
31
Z74 !s108 1602467104.000000
Z75 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_n_mux.sv|
Z76 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_n_mux.sv|
!i113 1
R12
R13
Xaxis_n_mux_sv_unit
R0
R1
R70
V0Qmm=56ngDzRkTKY:bgO]2
r1
!s85 0
!i10b 1
!s100 :5[;b]kbf`7cKPn1c;Z;g3
I0Qmm=56ngDzRkTKY:bgO]2
!i103 1
S1
R4
R71
R72
R73
!i122 341
R14
R8
31
R74
R75
R76
!i113 1
R12
R13
vaxis_pl_to_ps
R0
R1
DXx4 work 21 axis_pl_to_ps_sv_unit 0 22 e2AHH=fz75e:;R[m_eVBN1
R2
R3
r1
!s85 0
!i10b 1
!s100 IbZFSF`6^8UXQ]BZ7CEc62
IN4MKi86^^@>kNbUj8GS<E0
!s105 axis_pl_to_ps_sv_unit
S1
R4
Z77 w1602110315
Z78 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv
Z79 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv
!i122 333
L0 6 145
R8
31
R9
Z80 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv|
Z81 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_sv_unit
R0
R1
R2
Ve2AHH=fz75e:;R[m_eVBN1
r1
!s85 0
!i10b 1
!s100 g:=M3Sa;K^XW]D4Im0^L>0
Ie2AHH=fz75e:;R[m_eVBN1
!i103 1
S1
R4
R77
R78
R79
!i122 333
R14
R8
31
R9
R80
R81
!i113 1
R12
R13
vaxis_pl_to_ps_tb
R0
R1
DXx4 work 24 axis_pl_to_ps_tb_sv_unit 0 22 eHkVN1X<;:i6>EV?2SFNK3
R2
R3
r1
!s85 0
!i10b 1
!s100 h6MNQfo4GZVLbNhziLQN>2
IZk[e?Jb`e6YIlE6M?dzQ_1
!s105 axis_pl_to_ps_tb_sv_unit
S1
R4
Z82 w1601919363
Z83 8D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv
Z84 FD:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv
!i122 334
L0 8 151
R8
31
R9
Z85 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv|
Z86 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/adc_rtl/axis_pl_to_ps_tb.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_tb_sv_unit
R0
R1
R2
VeHkVN1X<;:i6>EV?2SFNK3
r1
!s85 0
!i10b 1
!s100 D:GFKoJ_H=IZ02>oWR?n11
IeHkVN1X<;:i6>EV?2SFNK3
!i103 1
S1
R4
R82
R83
R84
!i122 334
R14
R8
31
R9
R85
R86
!i113 1
R12
R13
vaxis_ps_to_pl
R0
R1
DXx4 work 21 axis_ps_to_pl_sv_unit 0 22 _Le=Ci0W1zQ]^]80LI<O=0
R63
R3
r1
!s85 0
!i10b 1
!s100 EnHzgnkO`jPL;Chfa[6VP0
I@SojV3;N72SaF;LogI=D^1
!s105 axis_ps_to_pl_sv_unit
S1
R4
Z87 w1601484631
Z88 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv
Z89 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv
!i122 320
L0 6 103
R8
31
R67
Z90 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv|
Z91 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_sv_unit
R0
R1
R63
V_Le=Ci0W1zQ]^]80LI<O=0
r1
!s85 0
!i10b 1
!s100 =dMg8<::]2eIIdAZ94MB^2
I_Le=Ci0W1zQ]^]80LI<O=0
!i103 1
S1
R4
R87
R88
R89
!i122 320
R14
R8
31
R67
R90
R91
!i113 1
R12
R13
vaxis_ps_to_pl_tb
R0
R1
DXx4 work 24 axis_ps_to_pl_tb_sv_unit 0 22 TAj@dzX_E;QPOWE[NY:UD3
R2
R3
r1
!s85 0
!i10b 1
!s100 Pc6N>3TcSh3<836=2<gFb0
IZOz<An8?BA`4m25g>8XST3
!s105 axis_ps_to_pl_tb_sv_unit
S1
R4
Z92 w1601485140
Z93 8D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv
Z94 FD:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv
!i122 330
L0 6 106
R8
31
R48
Z95 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv|
Z96 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_ps_to_pl_tb.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_tb_sv_unit
R0
R1
R2
VTAj@dzX_E;QPOWE[NY:UD3
r1
!s85 0
!i10b 1
!s100 ROQ@Rka@8>DQQVfHS:n:Q1
ITAj@dzX_E;QPOWE[NY:UD3
!i103 1
S1
R4
R92
R93
R94
!i122 330
R14
R8
31
R48
R95
R96
!i113 1
R12
R13
vaxis_selector
R0
R63
!i10b 1
!s100 PRY7FOLJ0GOMA<nhXFlmW2
R28
IDVZ8`ARZ^b3J1k>iH]baz0
R3
S1
R4
w1601761724
8D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv
!i122 321
L0 6 36
R8
r1
!s85 0
31
R67
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/axis_selector.sv|
!i113 1
R12
R13
vaxis_sync_fifo
R0
R1
R42
R43
R3
r1
!s85 0
!i10b 1
!s100 RRZ^8GWESEK@_GeLdnz];0
I=HHVTZWghZdYb:^7Rl6NA1
R44
S1
R4
R45
R46
R47
!i122 325
L0 3 104
R8
31
R48
R49
R50
!i113 1
R12
R13
vchannel_selector
R0
R1
DXx4 work 24 channel_selector_sv_unit 0 22 <BoYe>i_dRXKjg8KTW4T12
R43
R3
r1
!s85 0
!i10b 1
!s100 aS0[>AD0<Pfa35^1@5S^X0
Ig=6R[C;b;mXzbOGWi>gS00
!s105 channel_selector_sv_unit
S1
R4
Z97 w1601572227
Z98 8D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv
Z99 FD:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv
!i122 322
L0 8 29
R8
31
R67
Z100 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv|
Z101 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/channel_selector.sv|
!i113 1
R12
R13
Xchannel_selector_sv_unit
R0
R1
R43
V<BoYe>i_dRXKjg8KTW4T12
r1
!s85 0
!i10b 1
!s100 Vc:8W0>YliW3SJ8d]FLn<0
I<BoYe>i_dRXKjg8KTW4T12
!i103 1
S1
R4
R97
R98
R99
!i122 322
Z102 L0 1 0
R8
31
R67
R100
R101
!i113 1
R12
R13
vdac_ctrl
R0
R1
DXx4 work 16 dac_ctrl_sv_unit 0 22 @QZX<N_glfQ17B[LO6<BE2
Z103 !s110 1602528778
R3
r1
!s85 0
!i10b 1
!s100 K^Ri8WVEViSUSC]Kz_Soz0
I]5DWkhm@ZjG[TEfKTGbBR1
!s105 dac_ctrl_sv_unit
S1
R4
Z104 w1602528754
Z105 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv
Z106 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv
!i122 345
L0 11 287
R8
31
Z107 !s108 1602528778.000000
Z108 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv|
Z109 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_ctrl.sv|
!i113 1
R12
R13
Xdac_ctrl_sv_unit
R0
R1
R103
V@QZX<N_glfQ17B[LO6<BE2
r1
!s85 0
!i10b 1
!s100 PJMc0^:S]X;Rd^86WT]?50
I@QZX<N_glfQ17B[LO6<BE2
!i103 1
S1
R4
R104
R105
R106
!i122 345
L0 9 0
R8
31
R107
R108
R109
!i113 1
R12
R13
vdac_driver
R0
R1
DXx4 work 18 dac_driver_sv_unit 0 22 eJm2O4Qe1ifF_<O_i<UN:0
R43
R3
r1
!s85 0
!i10b 1
!s100 =CZoW[zOFe^7S:ZXkMPRi2
IGa42O@eNf1LXjflTDNa]b1
!s105 dac_driver_sv_unit
S1
R4
Z110 w1601245568
Z111 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv
Z112 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv
!i122 324
L0 4 110
R8
31
R48
Z113 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
Z114 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver.sv|
!i113 1
R12
R13
Xdac_driver_sv_unit
R0
R1
R43
VeJm2O4Qe1ifF_<O_i<UN:0
r1
!s85 0
!i10b 1
!s100 l[Y9G5YPVAV4hR6VlU5fi3
IeJm2O4Qe1ifF_<O_i<UN:0
!i103 1
S1
R4
R110
R111
R112
!i122 324
Z115 L0 2 0
R8
31
R48
R113
R114
!i113 1
R12
R13
vdac_driver_tb
R0
R1
DXx4 work 21 dac_driver_tb_sv_unit 0 22 g>m1XZ8P?jgo3<lSPjYOX1
R43
R3
r1
!s85 0
!i10b 1
!s100 Icg[3LAXW3AQAaBclc0Ro3
IN`0lb0LZmPg7]LU0k;]XQ2
!s105 dac_driver_tb_sv_unit
S1
R4
Z116 w1601918102
Z117 8D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv
Z118 FD:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv
!i122 329
L0 7 342
R8
31
R48
Z119 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv|
Z120 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/dac_driver_tb.sv|
!i113 1
R12
R13
Xdac_driver_tb_sv_unit
R0
R1
R43
Vg>m1XZ8P?jgo3<lSPjYOX1
r1
!s85 0
!i10b 1
!s100 I`V;M9jC;RXXYfC>BG4<Q2
Ig>m1XZ8P?jgo3<lSPjYOX1
!i103 1
S1
R4
R116
R117
R118
!i122 329
Z121 L0 4 0
R8
31
R48
R119
R120
!i113 1
R12
R13
vFIFO_memory
R0
!s110 1601913562
!i10b 1
!s100 MZ<=cn0EkXCdk1P1S_89@0
R28
I??a3oMKW1nLL=PbifAZ9l0
R3
S1
R4
w1601912662
8D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv
!i122 232
L0 3 177
R8
r1
!s85 0
31
!s108 1601913562.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/fifo.sv|
!i113 1
R12
R13
n@f@i@f@o_memory
vfifo_tb
R0
DXx4 work 12 rfsoc_config 0 22 Wj?0:8AV;MOJe^ilb^^aB1
DXx4 work 15 fifo_tb_sv_unit 0 22 64k6DoDO0c]W466N:Inj^1
!s110 1601915004
R3
r1
!s85 0
!i10b 1
!s100 IH`n=C=7z^_eFT^>^>gOh3
IllDgzUjRlT4n4dSh>jgXD3
R36
S1
R4
w1601915002
R38
R39
!i122 239
Z122 L0 7 123
R8
31
!s108 1601915004.000000
R40
R41
!i113 1
R12
R13
Xfifo_tb_sv_unit
R0
R1
R2
VMKoAd@ImU4U2E:QE_VC6^2
r1
!s85 0
!i10b 1
!s100 aoJ_`;]V8mPgTYeMY:mU00
IMKoAd@ImU4U2E:QE_VC6^2
!i103 1
S1
R4
R37
R38
R39
!i122 335
R121
R8
31
R9
R40
R41
!i113 1
R12
R13
Xfifo_wrappers_sv_unit
R0
R1
R43
VajVCF17m@o_@eU`aR<Gkg2
r1
!s85 0
!i10b 1
!s100 0hjA@6B9AS;QTU;]fH_gE2
IajVCF17m@o_@eU`aR<Gkg2
!i103 1
S1
R4
R45
R46
R47
!i122 325
R102
R8
31
R48
R49
R50
!i113 1
R12
R13
vgpio_fifo
R0
R1
R42
R43
R3
r1
!s85 0
!i10b 1
!s100 bL[6dBfTdY8^B5^KIGi3L3
I1`bm;>]4LV5]Ki`<JFMOd0
R44
S1
R4
R45
R46
R47
!i122 325
L0 221 29
R8
31
R48
R49
R50
!i113 1
R12
R13
vGrayCounter
R0
R27
!i10b 1
!s100 1mmJQBWI?jFCFgf<D0V=N1
R28
I[f>l38_mMOd5oV@hh<MI?0
R3
S1
R4
R29
R30
R31
!i122 219
L0 121 27
R8
r1
!s85 0
31
R32
R33
R34
!i113 1
R12
R13
n@gray@counter
Xrfsoc_config
R0
R43
!i10b 1
!s100 <<j>86Gm:ga4gJ21eR]Of3
R28
I5_7KT[z4JQJ4IMoZaKLMm1
V5_7KT[z4JQJ4IMoZaKLMm1
S1
R4
w1602456024
8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv
!i122 326
L0 5 0
R8
r1
!s85 0
31
R48
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_config.sv|
!i113 1
R12
R13
vrfsoc_pl_ctrl
R0
R1
DXx4 work 21 rfsoc_pl_ctrl_sv_unit 0 22 zAK=TMdaHQN9L]nKeVc<Y1
R43
R3
r1
!s85 0
!i10b 1
!s100 >^^147JH=`[<;KWUT3DV?1
INPDAI1HH[oQjeGVge4>4c3
!s105 rfsoc_pl_ctrl_sv_unit
S1
R4
Z123 w1602466607
Z124 8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv
Z125 FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv
!i122 327
L0 4 507
R8
31
R48
Z126 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv|
Z127 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_sv_unit
R0
R1
R43
VzAK=TMdaHQN9L]nKeVc<Y1
r1
!s85 0
!i10b 1
!s100 Zjz36LLhFIbhRRMUIRoA@2
IzAK=TMdaHQN9L]nKeVc<Y1
!i103 1
S1
R4
R123
R124
R125
!i122 327
R115
R8
31
R48
R126
R127
!i113 1
R12
R13
vrfsoc_pl_ctrl_tb
R0
R1
DXx4 work 24 rfsoc_pl_ctrl_tb_sv_unit 0 22 [1a_GL`]<n[MXLM7]Z2RC1
Z128 !s110 1602528963
R3
r1
!s85 0
!i10b 1
!s100 ^Tn:TW?Nd2B[51Sd3X@8z1
IC1zF;7C@B=;IFffV6aoaP3
!s105 rfsoc_pl_ctrl_tb_sv_unit
S1
R4
Z129 w1602528955
Z130 8D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv
Z131 FD:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv
!i122 348
L0 5 673
R8
31
Z132 !s108 1602528963.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv|
Z133 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_tb_sv_unit
R0
R1
R128
V[1a_GL`]<n[MXLM7]Z2RC1
r1
!s85 0
!i10b 1
!s100 eZ<z_fgkl>N?noQ`QEJdW3
I[1a_GL`]<n[MXLM7]Z2RC1
!i103 1
S1
R4
R129
R130
R131
!i122 348
R115
R8
31
R132
Z134 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv|
R133
!i113 1
R12
R13
vshift_register
R0
R43
!i10b 1
!s100 =Q:>bgIH45A<HNSEHX5LF0
R28
IMIMEnf^Y[4]mHfQWd1W]m0
R3
S1
R4
w1600836099
8D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv
!i122 328
L0 3 66
R8
r1
!s85 0
31
R48
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/shift_register.sv|
!i113 1
R12
R13
vsync_fifo_tb
R0
R1
R35
R2
R3
r1
!s85 0
!i10b 1
!s100 m;TN8PkVz]bQ<[T0ED?Jh1
I7DfEVKB5UMgkzNB7l^A@G3
R36
S1
R4
R37
R38
R39
!i122 335
R122
R8
31
R9
R40
R41
!i113 1
R12
R13
