
rotary_encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b070  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d18  0800b180  0800b180  0000c180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be98  0800be98  0000d1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800be98  0800be98  0000ce98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bea0  0800bea0  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bea0  0800bea0  0000cea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bea4  0800bea4  0000cea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800bea8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006dc  200001e8  0800c090  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008c4  0800c090  0000d8c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011888  00000000  00000000  0000d211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cd2  00000000  00000000  0001ea99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  00021770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000da2  00000000  00000000  000228e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d043  00000000  00000000  0002368a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d4e  00000000  00000000  000406cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009006d  00000000  00000000  0005641b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000e6488  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ef0  00000000  00000000  000e6510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000ec400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b168 	.word	0x0800b168

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800b168 	.word	0x0800b168

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_fmul>:
 8000b68:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b6c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b70:	bf1e      	ittt	ne
 8000b72:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b76:	ea92 0f0c 	teqne	r2, ip
 8000b7a:	ea93 0f0c 	teqne	r3, ip
 8000b7e:	d06f      	beq.n	8000c60 <__aeabi_fmul+0xf8>
 8000b80:	441a      	add	r2, r3
 8000b82:	ea80 0c01 	eor.w	ip, r0, r1
 8000b86:	0240      	lsls	r0, r0, #9
 8000b88:	bf18      	it	ne
 8000b8a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b8e:	d01e      	beq.n	8000bce <__aeabi_fmul+0x66>
 8000b90:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b94:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b98:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b9c:	fba0 3101 	umull	r3, r1, r0, r1
 8000ba0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ba4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ba8:	bf3e      	ittt	cc
 8000baa:	0049      	lslcc	r1, r1, #1
 8000bac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bb0:	005b      	lslcc	r3, r3, #1
 8000bb2:	ea40 0001 	orr.w	r0, r0, r1
 8000bb6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000bba:	2afd      	cmp	r2, #253	@ 0xfd
 8000bbc:	d81d      	bhi.n	8000bfa <__aeabi_fmul+0x92>
 8000bbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc6:	bf08      	it	eq
 8000bc8:	f020 0001 	biceq.w	r0, r0, #1
 8000bcc:	4770      	bx	lr
 8000bce:	f090 0f00 	teq	r0, #0
 8000bd2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bd6:	bf08      	it	eq
 8000bd8:	0249      	lsleq	r1, r1, #9
 8000bda:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bde:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000be2:	3a7f      	subs	r2, #127	@ 0x7f
 8000be4:	bfc2      	ittt	gt
 8000be6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000bea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bee:	4770      	bxgt	lr
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	dc5d      	bgt.n	8000cb8 <__aeabi_fmul+0x150>
 8000bfc:	f112 0f19 	cmn.w	r2, #25
 8000c00:	bfdc      	itt	le
 8000c02:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c06:	4770      	bxle	lr
 8000c08:	f1c2 0200 	rsb	r2, r2, #0
 8000c0c:	0041      	lsls	r1, r0, #1
 8000c0e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c12:	f1c2 0220 	rsb	r2, r2, #32
 8000c16:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c1a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c1e:	f140 0000 	adc.w	r0, r0, #0
 8000c22:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c26:	bf08      	it	eq
 8000c28:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c2c:	4770      	bx	lr
 8000c2e:	f092 0f00 	teq	r2, #0
 8000c32:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c36:	bf02      	ittt	eq
 8000c38:	0040      	lsleq	r0, r0, #1
 8000c3a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c3e:	3a01      	subeq	r2, #1
 8000c40:	d0f9      	beq.n	8000c36 <__aeabi_fmul+0xce>
 8000c42:	ea40 000c 	orr.w	r0, r0, ip
 8000c46:	f093 0f00 	teq	r3, #0
 8000c4a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c4e:	bf02      	ittt	eq
 8000c50:	0049      	lsleq	r1, r1, #1
 8000c52:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c56:	3b01      	subeq	r3, #1
 8000c58:	d0f9      	beq.n	8000c4e <__aeabi_fmul+0xe6>
 8000c5a:	ea41 010c 	orr.w	r1, r1, ip
 8000c5e:	e78f      	b.n	8000b80 <__aeabi_fmul+0x18>
 8000c60:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c64:	ea92 0f0c 	teq	r2, ip
 8000c68:	bf18      	it	ne
 8000c6a:	ea93 0f0c 	teqne	r3, ip
 8000c6e:	d00a      	beq.n	8000c86 <__aeabi_fmul+0x11e>
 8000c70:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c74:	bf18      	it	ne
 8000c76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c7a:	d1d8      	bne.n	8000c2e <__aeabi_fmul+0xc6>
 8000c7c:	ea80 0001 	eor.w	r0, r0, r1
 8000c80:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c84:	4770      	bx	lr
 8000c86:	f090 0f00 	teq	r0, #0
 8000c8a:	bf17      	itett	ne
 8000c8c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c90:	4608      	moveq	r0, r1
 8000c92:	f091 0f00 	teqne	r1, #0
 8000c96:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c9a:	d014      	beq.n	8000cc6 <__aeabi_fmul+0x15e>
 8000c9c:	ea92 0f0c 	teq	r2, ip
 8000ca0:	d101      	bne.n	8000ca6 <__aeabi_fmul+0x13e>
 8000ca2:	0242      	lsls	r2, r0, #9
 8000ca4:	d10f      	bne.n	8000cc6 <__aeabi_fmul+0x15e>
 8000ca6:	ea93 0f0c 	teq	r3, ip
 8000caa:	d103      	bne.n	8000cb4 <__aeabi_fmul+0x14c>
 8000cac:	024b      	lsls	r3, r1, #9
 8000cae:	bf18      	it	ne
 8000cb0:	4608      	movne	r0, r1
 8000cb2:	d108      	bne.n	8000cc6 <__aeabi_fmul+0x15e>
 8000cb4:	ea80 0001 	eor.w	r0, r0, r1
 8000cb8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_fdiv>:
 8000cd0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cd8:	bf1e      	ittt	ne
 8000cda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cde:	ea92 0f0c 	teqne	r2, ip
 8000ce2:	ea93 0f0c 	teqne	r3, ip
 8000ce6:	d069      	beq.n	8000dbc <__aeabi_fdiv+0xec>
 8000ce8:	eba2 0203 	sub.w	r2, r2, r3
 8000cec:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf0:	0249      	lsls	r1, r1, #9
 8000cf2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cf6:	d037      	beq.n	8000d68 <__aeabi_fdiv+0x98>
 8000cf8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cfc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d00:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d04:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d08:	428b      	cmp	r3, r1
 8000d0a:	bf38      	it	cc
 8000d0c:	005b      	lslcc	r3, r3, #1
 8000d0e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d12:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d16:	428b      	cmp	r3, r1
 8000d18:	bf24      	itt	cs
 8000d1a:	1a5b      	subcs	r3, r3, r1
 8000d1c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d20:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d24:	bf24      	itt	cs
 8000d26:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d2a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d2e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d32:	bf24      	itt	cs
 8000d34:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d38:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d3c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d40:	bf24      	itt	cs
 8000d42:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d46:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d4a:	011b      	lsls	r3, r3, #4
 8000d4c:	bf18      	it	ne
 8000d4e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d52:	d1e0      	bne.n	8000d16 <__aeabi_fdiv+0x46>
 8000d54:	2afd      	cmp	r2, #253	@ 0xfd
 8000d56:	f63f af50 	bhi.w	8000bfa <__aeabi_fmul+0x92>
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d60:	bf08      	it	eq
 8000d62:	f020 0001 	biceq.w	r0, r0, #1
 8000d66:	4770      	bx	lr
 8000d68:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d6c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d70:	327f      	adds	r2, #127	@ 0x7f
 8000d72:	bfc2      	ittt	gt
 8000d74:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d78:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d7c:	4770      	bxgt	lr
 8000d7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d82:	f04f 0300 	mov.w	r3, #0
 8000d86:	3a01      	subs	r2, #1
 8000d88:	e737      	b.n	8000bfa <__aeabi_fmul+0x92>
 8000d8a:	f092 0f00 	teq	r2, #0
 8000d8e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d92:	bf02      	ittt	eq
 8000d94:	0040      	lsleq	r0, r0, #1
 8000d96:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d9a:	3a01      	subeq	r2, #1
 8000d9c:	d0f9      	beq.n	8000d92 <__aeabi_fdiv+0xc2>
 8000d9e:	ea40 000c 	orr.w	r0, r0, ip
 8000da2:	f093 0f00 	teq	r3, #0
 8000da6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000daa:	bf02      	ittt	eq
 8000dac:	0049      	lsleq	r1, r1, #1
 8000dae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000db2:	3b01      	subeq	r3, #1
 8000db4:	d0f9      	beq.n	8000daa <__aeabi_fdiv+0xda>
 8000db6:	ea41 010c 	orr.w	r1, r1, ip
 8000dba:	e795      	b.n	8000ce8 <__aeabi_fdiv+0x18>
 8000dbc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dc0:	ea92 0f0c 	teq	r2, ip
 8000dc4:	d108      	bne.n	8000dd8 <__aeabi_fdiv+0x108>
 8000dc6:	0242      	lsls	r2, r0, #9
 8000dc8:	f47f af7d 	bne.w	8000cc6 <__aeabi_fmul+0x15e>
 8000dcc:	ea93 0f0c 	teq	r3, ip
 8000dd0:	f47f af70 	bne.w	8000cb4 <__aeabi_fmul+0x14c>
 8000dd4:	4608      	mov	r0, r1
 8000dd6:	e776      	b.n	8000cc6 <__aeabi_fmul+0x15e>
 8000dd8:	ea93 0f0c 	teq	r3, ip
 8000ddc:	d104      	bne.n	8000de8 <__aeabi_fdiv+0x118>
 8000dde:	024b      	lsls	r3, r1, #9
 8000de0:	f43f af4c 	beq.w	8000c7c <__aeabi_fmul+0x114>
 8000de4:	4608      	mov	r0, r1
 8000de6:	e76e      	b.n	8000cc6 <__aeabi_fmul+0x15e>
 8000de8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dec:	bf18      	it	ne
 8000dee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000df2:	d1ca      	bne.n	8000d8a <__aeabi_fdiv+0xba>
 8000df4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000df8:	f47f af5c 	bne.w	8000cb4 <__aeabi_fmul+0x14c>
 8000dfc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e00:	f47f af3c 	bne.w	8000c7c <__aeabi_fmul+0x114>
 8000e04:	e75f      	b.n	8000cc6 <__aeabi_fmul+0x15e>
 8000e06:	bf00      	nop

08000e08 <__gesf2>:
 8000e08:	f04f 3cff 	mov.w	ip, #4294967295
 8000e0c:	e006      	b.n	8000e1c <__cmpsf2+0x4>
 8000e0e:	bf00      	nop

08000e10 <__lesf2>:
 8000e10:	f04f 0c01 	mov.w	ip, #1
 8000e14:	e002      	b.n	8000e1c <__cmpsf2+0x4>
 8000e16:	bf00      	nop

08000e18 <__cmpsf2>:
 8000e18:	f04f 0c01 	mov.w	ip, #1
 8000e1c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e20:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e2c:	bf18      	it	ne
 8000e2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e32:	d011      	beq.n	8000e58 <__cmpsf2+0x40>
 8000e34:	b001      	add	sp, #4
 8000e36:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e3a:	bf18      	it	ne
 8000e3c:	ea90 0f01 	teqne	r0, r1
 8000e40:	bf58      	it	pl
 8000e42:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e46:	bf88      	it	hi
 8000e48:	17c8      	asrhi	r0, r1, #31
 8000e4a:	bf38      	it	cc
 8000e4c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e50:	bf18      	it	ne
 8000e52:	f040 0001 	orrne.w	r0, r0, #1
 8000e56:	4770      	bx	lr
 8000e58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e5c:	d102      	bne.n	8000e64 <__cmpsf2+0x4c>
 8000e5e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e62:	d105      	bne.n	8000e70 <__cmpsf2+0x58>
 8000e64:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e68:	d1e4      	bne.n	8000e34 <__cmpsf2+0x1c>
 8000e6a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e6e:	d0e1      	beq.n	8000e34 <__cmpsf2+0x1c>
 8000e70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <__aeabi_cfrcmple>:
 8000e78:	4684      	mov	ip, r0
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	4661      	mov	r1, ip
 8000e7e:	e7ff      	b.n	8000e80 <__aeabi_cfcmpeq>

08000e80 <__aeabi_cfcmpeq>:
 8000e80:	b50f      	push	{r0, r1, r2, r3, lr}
 8000e82:	f7ff ffc9 	bl	8000e18 <__cmpsf2>
 8000e86:	2800      	cmp	r0, #0
 8000e88:	bf48      	it	mi
 8000e8a:	f110 0f00 	cmnmi.w	r0, #0
 8000e8e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e90 <__aeabi_fcmpeq>:
 8000e90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e94:	f7ff fff4 	bl	8000e80 <__aeabi_cfcmpeq>
 8000e98:	bf0c      	ite	eq
 8000e9a:	2001      	moveq	r0, #1
 8000e9c:	2000      	movne	r0, #0
 8000e9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_fcmplt>:
 8000ea4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ea8:	f7ff ffea 	bl	8000e80 <__aeabi_cfcmpeq>
 8000eac:	bf34      	ite	cc
 8000eae:	2001      	movcc	r0, #1
 8000eb0:	2000      	movcs	r0, #0
 8000eb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_fcmple>:
 8000eb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ebc:	f7ff ffe0 	bl	8000e80 <__aeabi_cfcmpeq>
 8000ec0:	bf94      	ite	ls
 8000ec2:	2001      	movls	r0, #1
 8000ec4:	2000      	movhi	r0, #0
 8000ec6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eca:	bf00      	nop

08000ecc <__aeabi_fcmpge>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff ffd2 	bl	8000e78 <__aeabi_cfrcmple>
 8000ed4:	bf94      	ite	ls
 8000ed6:	2001      	movls	r0, #1
 8000ed8:	2000      	movhi	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_fcmpgt>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff ffc8 	bl	8000e78 <__aeabi_cfrcmple>
 8000ee8:	bf34      	ite	cc
 8000eea:	2001      	movcc	r0, #1
 8000eec:	2000      	movcs	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_f2iz>:
 8000ef4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ef8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000efc:	d30f      	bcc.n	8000f1e <__aeabi_f2iz+0x2a>
 8000efe:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f02:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f06:	d90d      	bls.n	8000f24 <__aeabi_f2iz+0x30>
 8000f08:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f0c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f10:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f14:	fa23 f002 	lsr.w	r0, r3, r2
 8000f18:	bf18      	it	ne
 8000f1a:	4240      	negne	r0, r0
 8000f1c:	4770      	bx	lr
 8000f1e:	f04f 0000 	mov.w	r0, #0
 8000f22:	4770      	bx	lr
 8000f24:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f28:	d101      	bne.n	8000f2e <__aeabi_f2iz+0x3a>
 8000f2a:	0242      	lsls	r2, r0, #9
 8000f2c:	d105      	bne.n	8000f3a <__aeabi_f2iz+0x46>
 8000f2e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f32:	bf08      	it	eq
 8000f34:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f38:	4770      	bx	lr
 8000f3a:	f04f 0000 	mov.w	r0, #0
 8000f3e:	4770      	bx	lr

08000f40 <__aeabi_d2lz>:
 8000f40:	b538      	push	{r3, r4, r5, lr}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2300      	movs	r3, #0
 8000f46:	4604      	mov	r4, r0
 8000f48:	460d      	mov	r5, r1
 8000f4a:	f7ff fd37 	bl	80009bc <__aeabi_dcmplt>
 8000f4e:	b928      	cbnz	r0, 8000f5c <__aeabi_d2lz+0x1c>
 8000f50:	4620      	mov	r0, r4
 8000f52:	4629      	mov	r1, r5
 8000f54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f58:	f000 b80a 	b.w	8000f70 <__aeabi_d2ulz>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f62:	f000 f805 	bl	8000f70 <__aeabi_d2ulz>
 8000f66:	4240      	negs	r0, r0
 8000f68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f6c:	bd38      	pop	{r3, r4, r5, pc}
 8000f6e:	bf00      	nop

08000f70 <__aeabi_d2ulz>:
 8000f70:	b5d0      	push	{r4, r6, r7, lr}
 8000f72:	2200      	movs	r2, #0
 8000f74:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <__aeabi_d2ulz+0x34>)
 8000f76:	4606      	mov	r6, r0
 8000f78:	460f      	mov	r7, r1
 8000f7a:	f7ff faad 	bl	80004d8 <__aeabi_dmul>
 8000f7e:	f7ff fd83 	bl	8000a88 <__aeabi_d2uiz>
 8000f82:	4604      	mov	r4, r0
 8000f84:	f7ff fa2e 	bl	80003e4 <__aeabi_ui2d>
 8000f88:	2200      	movs	r2, #0
 8000f8a:	4b07      	ldr	r3, [pc, #28]	@ (8000fa8 <__aeabi_d2ulz+0x38>)
 8000f8c:	f7ff faa4 	bl	80004d8 <__aeabi_dmul>
 8000f90:	4602      	mov	r2, r0
 8000f92:	460b      	mov	r3, r1
 8000f94:	4630      	mov	r0, r6
 8000f96:	4639      	mov	r1, r7
 8000f98:	f7ff f8e6 	bl	8000168 <__aeabi_dsub>
 8000f9c:	f7ff fd74 	bl	8000a88 <__aeabi_d2uiz>
 8000fa0:	4621      	mov	r1, r4
 8000fa2:	bdd0      	pop	{r4, r6, r7, pc}
 8000fa4:	3df00000 	.word	0x3df00000
 8000fa8:	41f00000 	.word	0x41f00000

08000fac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <MX_DMA_Init+0x38>)
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe4 <MX_DMA_Init+0x38>)
 8000fb8:	f043 0301 	orr.w	r3, r3, #1
 8000fbc:	6153      	str	r3, [r2, #20]
 8000fbe:	4b09      	ldr	r3, [pc, #36]	@ (8000fe4 <MX_DMA_Init+0x38>)
 8000fc0:	695b      	ldr	r3, [r3, #20]
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	2010      	movs	r0, #16
 8000fd0:	f001 fdf5 	bl	8002bbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000fd4:	2010      	movs	r0, #16
 8000fd6:	f001 fe0e 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40021000 	.word	0x40021000

08000fe8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b088      	sub	sp, #32
 8000fec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fee:	f107 0310 	add.w	r3, r7, #16
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffc:	4b3a      	ldr	r3, [pc, #232]	@ (80010e8 <MX_GPIO_Init+0x100>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	4a39      	ldr	r2, [pc, #228]	@ (80010e8 <MX_GPIO_Init+0x100>)
 8001002:	f043 0310 	orr.w	r3, r3, #16
 8001006:	6193      	str	r3, [r2, #24]
 8001008:	4b37      	ldr	r3, [pc, #220]	@ (80010e8 <MX_GPIO_Init+0x100>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	f003 0310 	and.w	r3, r3, #16
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001014:	4b34      	ldr	r3, [pc, #208]	@ (80010e8 <MX_GPIO_Init+0x100>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	4a33      	ldr	r2, [pc, #204]	@ (80010e8 <MX_GPIO_Init+0x100>)
 800101a:	f043 0320 	orr.w	r3, r3, #32
 800101e:	6193      	str	r3, [r2, #24]
 8001020:	4b31      	ldr	r3, [pc, #196]	@ (80010e8 <MX_GPIO_Init+0x100>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	f003 0320 	and.w	r3, r3, #32
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102c:	4b2e      	ldr	r3, [pc, #184]	@ (80010e8 <MX_GPIO_Init+0x100>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4a2d      	ldr	r2, [pc, #180]	@ (80010e8 <MX_GPIO_Init+0x100>)
 8001032:	f043 0304 	orr.w	r3, r3, #4
 8001036:	6193      	str	r3, [r2, #24]
 8001038:	4b2b      	ldr	r3, [pc, #172]	@ (80010e8 <MX_GPIO_Init+0x100>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	607b      	str	r3, [r7, #4]
 8001042:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001044:	4b28      	ldr	r3, [pc, #160]	@ (80010e8 <MX_GPIO_Init+0x100>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a27      	ldr	r2, [pc, #156]	@ (80010e8 <MX_GPIO_Init+0x100>)
 800104a:	f043 0308 	orr.w	r3, r3, #8
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b25      	ldr	r3, [pc, #148]	@ (80010e8 <MX_GPIO_Init+0x100>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0308 	and.w	r3, r3, #8
 8001058:	603b      	str	r3, [r7, #0]
 800105a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLU_GPIO_Port, LED_BLU_Pin, GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001062:	4822      	ldr	r0, [pc, #136]	@ (80010ec <MX_GPIO_Init+0x104>)
 8001064:	f002 f9ef 	bl	8003446 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_BLU_Pin;
 8001068:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800106c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106e:	2301      	movs	r3, #1
 8001070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2302      	movs	r3, #2
 8001078:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BLU_GPIO_Port, &GPIO_InitStruct);
 800107a:	f107 0310 	add.w	r3, r7, #16
 800107e:	4619      	mov	r1, r3
 8001080:	481a      	ldr	r0, [pc, #104]	@ (80010ec <MX_GPIO_Init+0x104>)
 8001082:	f002 f845 	bl	8003110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = A_SW_Pin|B_SW_Pin|C_SW_Pin|ROT_SW_Pin;
 8001086:	2333      	movs	r3, #51	@ 0x33
 8001088:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800108a:	4b19      	ldr	r3, [pc, #100]	@ (80010f0 <MX_GPIO_Init+0x108>)
 800108c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	f107 0310 	add.w	r3, r7, #16
 8001096:	4619      	mov	r1, r3
 8001098:	4816      	ldr	r0, [pc, #88]	@ (80010f4 <MX_GPIO_Init+0x10c>)
 800109a:	f002 f839 	bl	8003110 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	2006      	movs	r0, #6
 80010a4:	f001 fd8b 	bl	8002bbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80010a8:	2006      	movs	r0, #6
 80010aa:	f001 fda4 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	2007      	movs	r0, #7
 80010b4:	f001 fd83 	bl	8002bbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80010b8:	2007      	movs	r0, #7
 80010ba:	f001 fd9c 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80010be:	2200      	movs	r2, #0
 80010c0:	2100      	movs	r1, #0
 80010c2:	200a      	movs	r0, #10
 80010c4:	f001 fd7b 	bl	8002bbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80010c8:	200a      	movs	r0, #10
 80010ca:	f001 fd94 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	2017      	movs	r0, #23
 80010d4:	f001 fd73 	bl	8002bbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80010d8:	2017      	movs	r0, #23
 80010da:	f001 fd8c 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

}
 80010de:	bf00      	nop
 80010e0:	3720      	adds	r7, #32
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40011000 	.word	0x40011000
 80010f0:	10210000 	.word	0x10210000
 80010f4:	40010800 	.word	0x40010800

080010f8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010fc:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <MX_I2C1_Init+0x50>)
 80010fe:	4a13      	ldr	r2, [pc, #76]	@ (800114c <MX_I2C1_Init+0x54>)
 8001100:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001102:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <MX_I2C1_Init+0x50>)
 8001104:	4a12      	ldr	r2, [pc, #72]	@ (8001150 <MX_I2C1_Init+0x58>)
 8001106:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001108:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <MX_I2C1_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800110e:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <MX_I2C1_Init+0x50>)
 8001110:	2200      	movs	r2, #0
 8001112:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001114:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <MX_I2C1_Init+0x50>)
 8001116:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800111a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800111c:	4b0a      	ldr	r3, [pc, #40]	@ (8001148 <MX_I2C1_Init+0x50>)
 800111e:	2200      	movs	r2, #0
 8001120:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001122:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <MX_I2C1_Init+0x50>)
 8001124:	2200      	movs	r2, #0
 8001126:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001128:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <MX_I2C1_Init+0x50>)
 800112a:	2200      	movs	r2, #0
 800112c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800112e:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <MX_I2C1_Init+0x50>)
 8001130:	2200      	movs	r2, #0
 8001132:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001134:	4804      	ldr	r0, [pc, #16]	@ (8001148 <MX_I2C1_Init+0x50>)
 8001136:	f002 f9cf 	bl	80034d8 <HAL_I2C_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001140:	f000 fefc 	bl	8001f3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000204 	.word	0x20000204
 800114c:	40005400 	.word	0x40005400
 8001150:	00061a80 	.word	0x00061a80

08001154 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0310 	add.w	r3, r7, #16
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a2c      	ldr	r2, [pc, #176]	@ (8001220 <HAL_I2C_MspInit+0xcc>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d151      	bne.n	8001218 <HAL_I2C_MspInit+0xc4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001174:	4b2b      	ldr	r3, [pc, #172]	@ (8001224 <HAL_I2C_MspInit+0xd0>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	4a2a      	ldr	r2, [pc, #168]	@ (8001224 <HAL_I2C_MspInit+0xd0>)
 800117a:	f043 0308 	orr.w	r3, r3, #8
 800117e:	6193      	str	r3, [r2, #24]
 8001180:	4b28      	ldr	r3, [pc, #160]	@ (8001224 <HAL_I2C_MspInit+0xd0>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	f003 0308 	and.w	r3, r3, #8
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800118c:	23c0      	movs	r3, #192	@ 0xc0
 800118e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001190:	2312      	movs	r3, #18
 8001192:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001194:	2303      	movs	r3, #3
 8001196:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001198:	f107 0310 	add.w	r3, r7, #16
 800119c:	4619      	mov	r1, r3
 800119e:	4822      	ldr	r0, [pc, #136]	@ (8001228 <HAL_I2C_MspInit+0xd4>)
 80011a0:	f001 ffb6 	bl	8003110 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001224 <HAL_I2C_MspInit+0xd0>)
 80011a6:	69db      	ldr	r3, [r3, #28]
 80011a8:	4a1e      	ldr	r2, [pc, #120]	@ (8001224 <HAL_I2C_MspInit+0xd0>)
 80011aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011ae:	61d3      	str	r3, [r2, #28]
 80011b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001224 <HAL_I2C_MspInit+0xd0>)
 80011b2:	69db      	ldr	r3, [r3, #28]
 80011b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011be:	4a1c      	ldr	r2, [pc, #112]	@ (8001230 <HAL_I2C_MspInit+0xdc>)
 80011c0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011c4:	2210      	movs	r2, #16
 80011c6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c8:	4b18      	ldr	r3, [pc, #96]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011ce:	4b17      	ldr	r3, [pc, #92]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011d0:	2280      	movs	r2, #128	@ 0x80
 80011d2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011d4:	4b15      	ldr	r3, [pc, #84]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011da:	4b14      	ldr	r3, [pc, #80]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011dc:	2200      	movs	r2, #0
 80011de:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80011e0:	4b12      	ldr	r3, [pc, #72]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80011ec:	480f      	ldr	r0, [pc, #60]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 80011ee:	f001 fd1d 	bl	8002c2c <HAL_DMA_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 80011f8:	f000 fea0 	bl	8001f3c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4a0b      	ldr	r2, [pc, #44]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 8001200:	635a      	str	r2, [r3, #52]	@ 0x34
 8001202:	4a0a      	ldr	r2, [pc, #40]	@ (800122c <HAL_I2C_MspInit+0xd8>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	2100      	movs	r1, #0
 800120c:	201f      	movs	r0, #31
 800120e:	f001 fcd6 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001212:	201f      	movs	r0, #31
 8001214:	f001 fcef 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40005400 	.word	0x40005400
 8001224:	40021000 	.word	0x40021000
 8001228:	40010c00 	.word	0x40010c00
 800122c:	20000258 	.word	0x20000258
 8001230:	4002006c 	.word	0x4002006c

08001234 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800123c:	1d39      	adds	r1, r7, #4
 800123e:	f04f 33ff 	mov.w	r3, #4294967295
 8001242:	2201      	movs	r2, #1
 8001244:	4803      	ldr	r0, [pc, #12]	@ (8001254 <__io_putchar+0x20>)
 8001246:	f005 faa1 	bl	800678c <HAL_UART_Transmit>
  return ch;
 800124a:	687b      	ldr	r3, [r7, #4]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	2000072c 	.word	0x2000072c

08001258 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800125c:	f001 fb52 	bl	8002904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001260:	f000 f866 	bl	8001330 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001264:	f7ff fec0 	bl	8000fe8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001268:	f7ff fea0 	bl	8000fac <MX_DMA_Init>
  MX_TIM3_Init();
 800126c:	f001 fa16 	bl	800269c <MX_TIM3_Init>
  MX_I2C1_Init();
 8001270:	f7ff ff42 	bl	80010f8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001274:	f001 faac 	bl	80027d0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8001278:	213c      	movs	r1, #60	@ 0x3c
 800127a:	4821      	ldr	r0, [pc, #132]	@ (8001300 <main+0xa8>)
 800127c:	f004 ff66 	bl	800614c <HAL_TIM_Encoder_Start_IT>
  ssd1306_Init();
 8001280:	f000 feac 	bl	8001fdc <ssd1306_Init>
  update_display(); // Ensure the initial display is updated
 8001284:	f000 f9a2 	bl	80015cc <update_display>

  HAL_Delay(100);
 8001288:	2064      	movs	r0, #100	@ 0x64
 800128a:	f001 fb9d 	bl	80029c8 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tick = HAL_GetTick();
 800128e:	f001 fb91 	bl	80029b4 <HAL_GetTick>
 8001292:	4603      	mov	r3, r0
 8001294:	4a1b      	ldr	r2, [pc, #108]	@ (8001304 <main+0xac>)
 8001296:	6013      	str	r3, [r2, #0]

	  HAL_GPIO_TogglePin(LED_BLU_GPIO_Port, LED_BLU_Pin);
 8001298:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800129c:	481a      	ldr	r0, [pc, #104]	@ (8001308 <main+0xb0>)
 800129e:	f002 f8ea 	bl	8003476 <HAL_GPIO_TogglePin>
//	  HAL_Delay(100);
	  if(HAL_GPIO_ReadPin(ROT_SW_GPIO_Port, ROT_SW_Pin) == 0){
 80012a2:	2120      	movs	r1, #32
 80012a4:	4819      	ldr	r0, [pc, #100]	@ (800130c <main+0xb4>)
 80012a6:	f002 f8b7 	bl	8003418 <HAL_GPIO_ReadPin>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d105      	bne.n	80012bc <main+0x64>
		  HAL_GPIO_WritePin(LED_BLU_GPIO_Port, LED_BLU_Pin, 1);
 80012b0:	2201      	movs	r2, #1
 80012b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012b6:	4814      	ldr	r0, [pc, #80]	@ (8001308 <main+0xb0>)
 80012b8:	f002 f8c5 	bl	8003446 <HAL_GPIO_WritePin>
	  }

//      printf("Hello World\n\r\v");

      update_encoder_state();
 80012bc:	f000 fbf6 	bl	8001aac <update_encoder_state>
      handle_button_press();
 80012c0:	f000 fde6 	bl	8001e90 <handle_button_press>
      update_display();
 80012c4:	f000 f982 	bl	80015cc <update_display>
      printf("current_state %d\n\r", current_state);
 80012c8:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <main+0xb8>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	4619      	mov	r1, r3
 80012ce:	4811      	ldr	r0, [pc, #68]	@ (8001314 <main+0xbc>)
 80012d0:	f006 fb0a 	bl	80078e8 <iprintf>
      printf("digit_position %d\n\r", digit_position);
 80012d4:	4b10      	ldr	r3, [pc, #64]	@ (8001318 <main+0xc0>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	4810      	ldr	r0, [pc, #64]	@ (800131c <main+0xc4>)
 80012dc:	f006 fb04 	bl	80078e8 <iprintf>
      printf("cursor_position %d\n\r", cursor_position);
 80012e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <main+0xc8>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4619      	mov	r1, r3
 80012e6:	480f      	ldr	r0, [pc, #60]	@ (8001324 <main+0xcc>)
 80012e8:	f006 fafe 	bl	80078e8 <iprintf>
      printf("mode_index %d\n\r\v", mode_index);
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <main+0xd0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4619      	mov	r1, r3
 80012f2:	480e      	ldr	r0, [pc, #56]	@ (800132c <main+0xd4>)
 80012f4:	f006 faf8 	bl	80078e8 <iprintf>

	  HAL_Delay(0); // Adjust the delay as needed
 80012f8:	2000      	movs	r0, #0
 80012fa:	f001 fb65 	bl	80029c8 <HAL_Delay>
	  tick = HAL_GetTick();
 80012fe:	e7c6      	b.n	800128e <main+0x36>
 8001300:	200006e4 	.word	0x200006e4
 8001304:	2000029c 	.word	0x2000029c
 8001308:	40011000 	.word	0x40011000
 800130c:	40010800 	.word	0x40010800
 8001310:	200002a8 	.word	0x200002a8
 8001314:	0800b180 	.word	0x0800b180
 8001318:	200002c4 	.word	0x200002c4
 800131c:	0800b194 	.word	0x0800b194
 8001320:	200002ac 	.word	0x200002ac
 8001324:	0800b1a8 	.word	0x0800b1a8
 8001328:	20000000 	.word	0x20000000
 800132c:	0800b1c0 	.word	0x0800b1c0

08001330 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b090      	sub	sp, #64	@ 0x40
 8001334:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001336:	f107 0318 	add.w	r3, r7, #24
 800133a:	2228      	movs	r2, #40	@ 0x28
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f006 fb61 	bl	8007a06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001352:	2301      	movs	r3, #1
 8001354:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001356:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800135a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800135c:	2300      	movs	r3, #0
 800135e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001360:	2301      	movs	r3, #1
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001364:	2302      	movs	r3, #2
 8001366:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001368:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800136c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800136e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001372:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001374:	f107 0318 	add.w	r3, r7, #24
 8001378:	4618      	mov	r0, r3
 800137a:	f004 fa35 	bl	80057e8 <HAL_RCC_OscConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001384:	f000 fdda 	bl	8001f3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001388:	230f      	movs	r3, #15
 800138a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800138c:	2302      	movs	r3, #2
 800138e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001390:	2300      	movs	r3, #0
 8001392:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001394:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001398:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	2102      	movs	r1, #2
 80013a2:	4618      	mov	r0, r3
 80013a4:	f004 fca2 	bl	8005cec <HAL_RCC_ClockConfig>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013ae:	f000 fdc5 	bl	8001f3c <Error_Handler>
  }
}
 80013b2:	bf00      	nop
 80013b4:	3740      	adds	r7, #64	@ 0x40
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	rotary_out = __HAL_TIM_GET_COUNTER(htim);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ca:	4a06      	ldr	r2, [pc, #24]	@ (80013e4 <HAL_TIM_IC_CaptureCallback+0x28>)
 80013cc:	6013      	str	r3, [r2, #0]
	rot_cnt = rotary_out / 4;
 80013ce:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <HAL_TIM_IC_CaptureCallback+0x28>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	089b      	lsrs	r3, r3, #2
 80013d4:	4a04      	ldr	r2, [pc, #16]	@ (80013e8 <HAL_TIM_IC_CaptureCallback+0x2c>)
 80013d6:	6013      	str	r3, [r2, #0]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	200002a0 	.word	0x200002a0
 80013e8:	200002a4 	.word	0x200002a4

080013ec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 80013f6:	88fb      	ldrh	r3, [r7, #6]
 80013f8:	3b01      	subs	r3, #1
 80013fa:	2b1f      	cmp	r3, #31
 80013fc:	d864      	bhi.n	80014c8 <HAL_GPIO_EXTI_Callback+0xdc>
 80013fe:	a201      	add	r2, pc, #4	@ (adr r2, 8001404 <HAL_GPIO_EXTI_Callback+0x18>)
 8001400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001404:	0800148d 	.word	0x0800148d
 8001408:	080014a1 	.word	0x080014a1
 800140c:	080014c9 	.word	0x080014c9
 8001410:	080014c9 	.word	0x080014c9
 8001414:	080014c9 	.word	0x080014c9
 8001418:	080014c9 	.word	0x080014c9
 800141c:	080014c9 	.word	0x080014c9
 8001420:	080014c9 	.word	0x080014c9
 8001424:	080014c9 	.word	0x080014c9
 8001428:	080014c9 	.word	0x080014c9
 800142c:	080014c9 	.word	0x080014c9
 8001430:	080014c9 	.word	0x080014c9
 8001434:	080014c9 	.word	0x080014c9
 8001438:	080014c9 	.word	0x080014c9
 800143c:	080014c9 	.word	0x080014c9
 8001440:	080014b5 	.word	0x080014b5
 8001444:	080014c9 	.word	0x080014c9
 8001448:	080014c9 	.word	0x080014c9
 800144c:	080014c9 	.word	0x080014c9
 8001450:	080014c9 	.word	0x080014c9
 8001454:	080014c9 	.word	0x080014c9
 8001458:	080014c9 	.word	0x080014c9
 800145c:	080014c9 	.word	0x080014c9
 8001460:	080014c9 	.word	0x080014c9
 8001464:	080014c9 	.word	0x080014c9
 8001468:	080014c9 	.word	0x080014c9
 800146c:	080014c9 	.word	0x080014c9
 8001470:	080014c9 	.word	0x080014c9
 8001474:	080014c9 	.word	0x080014c9
 8001478:	080014c9 	.word	0x080014c9
 800147c:	080014c9 	.word	0x080014c9
 8001480:	08001485 	.word	0x08001485
	case ROT_SW_Pin:
		rot_sw_state = true;
 8001484:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001486:	2201      	movs	r2, #1
 8001488:	701a      	strb	r2, [r3, #0]
		break;
 800148a:	e01e      	b.n	80014ca <HAL_GPIO_EXTI_Callback+0xde>
	case A_SW_Pin:
		a_sw_state = true;
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <HAL_GPIO_EXTI_Callback+0xec>)
 800148e:	2201      	movs	r2, #1
 8001490:	701a      	strb	r2, [r3, #0]
		current_a_cnt++;
 8001492:	4b12      	ldr	r3, [pc, #72]	@ (80014dc <HAL_GPIO_EXTI_Callback+0xf0>)
 8001494:	881b      	ldrh	r3, [r3, #0]
 8001496:	3301      	adds	r3, #1
 8001498:	b29a      	uxth	r2, r3
 800149a:	4b10      	ldr	r3, [pc, #64]	@ (80014dc <HAL_GPIO_EXTI_Callback+0xf0>)
 800149c:	801a      	strh	r2, [r3, #0]
		break;
 800149e:	e014      	b.n	80014ca <HAL_GPIO_EXTI_Callback+0xde>
	case B_SW_Pin:
		b_sw_state = true;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <HAL_GPIO_EXTI_Callback+0xf4>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	701a      	strb	r2, [r3, #0]
		current_b_cnt++;
 80014a6:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	3301      	adds	r3, #1
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	4b0d      	ldr	r3, [pc, #52]	@ (80014e4 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014b0:	801a      	strh	r2, [r3, #0]
		break;
 80014b2:	e00a      	b.n	80014ca <HAL_GPIO_EXTI_Callback+0xde>
	case C_SW_Pin:
		c_sw_state = true;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <HAL_GPIO_EXTI_Callback+0xfc>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	701a      	strb	r2, [r3, #0]
		current_c_cnt++;
 80014ba:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <HAL_GPIO_EXTI_Callback+0x100>)
 80014bc:	881b      	ldrh	r3, [r3, #0]
 80014be:	3301      	adds	r3, #1
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	4b0a      	ldr	r3, [pc, #40]	@ (80014ec <HAL_GPIO_EXTI_Callback+0x100>)
 80014c4:	801a      	strh	r2, [r3, #0]
		break;
 80014c6:	e000      	b.n	80014ca <HAL_GPIO_EXTI_Callback+0xde>
	default:
//		a_sw_state = b_sw_state = c_sw_state = false;
		break;
 80014c8:	bf00      	nop
	}
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	200002ce 	.word	0x200002ce
 80014d8:	200002cf 	.word	0x200002cf
 80014dc:	200002c8 	.word	0x200002c8
 80014e0:	200002d0 	.word	0x200002d0
 80014e4:	200002ca 	.word	0x200002ca
 80014e8:	200002d1 	.word	0x200002d1
 80014ec:	200002cc 	.word	0x200002cc

080014f0 <myOLED_char>:

void myOLED_char(uint16_t cursorX, uint16_t cursorY, char* data){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	603a      	str	r2, [r7, #0]
 80014fa:	80fb      	strh	r3, [r7, #6]
 80014fc:	460b      	mov	r3, r1
 80014fe:	80bb      	strh	r3, [r7, #4]

	ssd1306_SetCursor(cursorX, cursorY);
 8001500:	88fb      	ldrh	r3, [r7, #6]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	88ba      	ldrh	r2, [r7, #4]
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	4611      	mov	r1, r2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 ff1a 	bl	8002344 <ssd1306_SetCursor>
	ssd1306_WriteString(data, Font_7x10, White);
 8001510:	4a04      	ldr	r2, [pc, #16]	@ (8001524 <myOLED_char+0x34>)
 8001512:	2301      	movs	r3, #1
 8001514:	ca06      	ldmia	r2, {r1, r2}
 8001516:	6838      	ldr	r0, [r7, #0]
 8001518:	f000 feee 	bl	80022f8 <ssd1306_WriteString>
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	2000000c 	.word	0x2000000c

08001528 <myOLED_float>:

void myOLED_float(uint16_t cursorX, uint16_t cursorY, float data){
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	603a      	str	r2, [r7, #0]
 8001532:	80fb      	strh	r3, [r7, #6]
 8001534:	460b      	mov	r3, r1
 8001536:	80bb      	strh	r3, [r7, #4]
	char str_data[10];

	sprintf(str_data, "%.3f", data);
 8001538:	6838      	ldr	r0, [r7, #0]
 800153a:	f7fe ff75 	bl	8000428 <__aeabi_f2d>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	f107 000c 	add.w	r0, r7, #12
 8001546:	490b      	ldr	r1, [pc, #44]	@ (8001574 <myOLED_float+0x4c>)
 8001548:	f006 f9e0 	bl	800790c <siprintf>
	ssd1306_SetCursor(cursorX, cursorY);
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	b2db      	uxtb	r3, r3
 8001550:	88ba      	ldrh	r2, [r7, #4]
 8001552:	b2d2      	uxtb	r2, r2
 8001554:	4611      	mov	r1, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f000 fef4 	bl	8002344 <ssd1306_SetCursor>
	ssd1306_WriteString(str_data, Font_7x10, White);
 800155c:	4a06      	ldr	r2, [pc, #24]	@ (8001578 <myOLED_float+0x50>)
 800155e:	f107 000c 	add.w	r0, r7, #12
 8001562:	2301      	movs	r3, #1
 8001564:	ca06      	ldmia	r2, {r1, r2}
 8001566:	f000 fec7 	bl	80022f8 <ssd1306_WriteString>
}
 800156a:	bf00      	nop
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	0800b1d4 	.word	0x0800b1d4
 8001578:	2000000c 	.word	0x2000000c

0800157c <myOLED_int>:

void myOLED_int(uint16_t cursorX, uint16_t cursorY, uint16_t data){
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	80fb      	strh	r3, [r7, #6]
 8001586:	460b      	mov	r3, r1
 8001588:	80bb      	strh	r3, [r7, #4]
 800158a:	4613      	mov	r3, r2
 800158c:	807b      	strh	r3, [r7, #2]
	char str_data[10];

	sprintf(str_data, "%u", data);
 800158e:	887a      	ldrh	r2, [r7, #2]
 8001590:	f107 030c 	add.w	r3, r7, #12
 8001594:	490b      	ldr	r1, [pc, #44]	@ (80015c4 <myOLED_int+0x48>)
 8001596:	4618      	mov	r0, r3
 8001598:	f006 f9b8 	bl	800790c <siprintf>
	ssd1306_SetCursor(cursorX, cursorY);
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	88ba      	ldrh	r2, [r7, #4]
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	4611      	mov	r1, r2
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 fecc 	bl	8002344 <ssd1306_SetCursor>
	ssd1306_WriteString(str_data, Font_7x10, White);
 80015ac:	4a06      	ldr	r2, [pc, #24]	@ (80015c8 <myOLED_int+0x4c>)
 80015ae:	f107 000c 	add.w	r0, r7, #12
 80015b2:	2301      	movs	r3, #1
 80015b4:	ca06      	ldmia	r2, {r1, r2}
 80015b6:	f000 fe9f 	bl	80022f8 <ssd1306_WriteString>
}
 80015ba:	bf00      	nop
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	0800b1dc 	.word	0x0800b1dc
 80015c8:	2000000c 	.word	0x2000000c

080015cc <update_display>:
	ssd1306_SetCursor(cursorX, cursorY);
	ssd1306_WriteString(str_data, Font_7x10, White);
}

// Update Display
void update_display() {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
    static MenuState last_state = HOME_SCREEN;
    static bool first_update = true;
    bool force_update = (current_state != last_state) || first_update;
 80015d2:	4b3b      	ldr	r3, [pc, #236]	@ (80016c0 <update_display+0xf4>)
 80015d4:	781a      	ldrb	r2, [r3, #0]
 80015d6:	4b3b      	ldr	r3, [pc, #236]	@ (80016c4 <update_display+0xf8>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d103      	bne.n	80015e6 <update_display+0x1a>
 80015de:	4b3a      	ldr	r3, [pc, #232]	@ (80016c8 <update_display+0xfc>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <update_display+0x1e>
 80015e6:	2301      	movs	r3, #1
 80015e8:	e000      	b.n	80015ec <update_display+0x20>
 80015ea:	2300      	movs	r3, #0
 80015ec:	71fb      	strb	r3, [r7, #7]
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	71fb      	strb	r3, [r7, #7]

    if (force_update) {
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00a      	beq.n	8001612 <update_display+0x46>
        last_state = current_state;
 80015fc:	4b30      	ldr	r3, [pc, #192]	@ (80016c0 <update_display+0xf4>)
 80015fe:	781a      	ldrb	r2, [r3, #0]
 8001600:	4b30      	ldr	r3, [pc, #192]	@ (80016c4 <update_display+0xf8>)
 8001602:	701a      	strb	r2, [r3, #0]
        last_cursor_position = -1; // Force full update on state change
 8001604:	4b31      	ldr	r3, [pc, #196]	@ (80016cc <update_display+0x100>)
 8001606:	f04f 32ff 	mov.w	r2, #4294967295
 800160a:	601a      	str	r2, [r3, #0]
        first_update = false;
 800160c:	4b2e      	ldr	r3, [pc, #184]	@ (80016c8 <update_display+0xfc>)
 800160e:	2200      	movs	r2, #0
 8001610:	701a      	strb	r2, [r3, #0]
    }

    // Handle cursor position updates separately
    bool cursor_changed = (cursor_position != last_cursor_position);
 8001612:	4b2f      	ldr	r3, [pc, #188]	@ (80016d0 <update_display+0x104>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	4b2d      	ldr	r3, [pc, #180]	@ (80016cc <update_display+0x100>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	429a      	cmp	r2, r3
 800161c:	bf14      	ite	ne
 800161e:	2301      	movne	r3, #1
 8001620:	2300      	moveq	r3, #0
 8001622:	71bb      	strb	r3, [r7, #6]

    switch (current_state) {
 8001624:	4b26      	ldr	r3, [pc, #152]	@ (80016c0 <update_display+0xf4>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b03      	cmp	r3, #3
 800162a:	d83f      	bhi.n	80016ac <update_display+0xe0>
 800162c:	a201      	add	r2, pc, #4	@ (adr r2, 8001634 <update_display+0x68>)
 800162e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001632:	bf00      	nop
 8001634:	08001645 	.word	0x08001645
 8001638:	08001665 	.word	0x08001665
 800163c:	08001685 	.word	0x08001685
 8001640:	080016a5 	.word	0x080016a5
        case HOME_SCREEN:
            display_home_screen(force_update || cursor_changed);
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d102      	bne.n	8001650 <update_display+0x84>
 800164a:	79bb      	ldrb	r3, [r7, #6]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <update_display+0x88>
 8001650:	2301      	movs	r3, #1
 8001652:	e000      	b.n	8001656 <update_display+0x8a>
 8001654:	2300      	movs	r3, #0
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	4618      	mov	r0, r3
 800165e:	f000 f839 	bl	80016d4 <display_home_screen>
            break;
 8001662:	e024      	b.n	80016ae <update_display+0xe2>
        case MODE_SELECTION:
            display_mode_selection(force_update || cursor_changed);
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d102      	bne.n	8001670 <update_display+0xa4>
 800166a:	79bb      	ldrb	r3, [r7, #6]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <update_display+0xa8>
 8001670:	2301      	movs	r3, #1
 8001672:	e000      	b.n	8001676 <update_display+0xaa>
 8001674:	2300      	movs	r3, #0
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
 800167c:	4618      	mov	r0, r3
 800167e:	f000 f8e1 	bl	8001844 <display_mode_selection>
            break;
 8001682:	e014      	b.n	80016ae <update_display+0xe2>
        case PARAMETER_SETTING:
            display_parameter_setting(force_update || cursor_changed);
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d102      	bne.n	8001690 <update_display+0xc4>
 800168a:	79bb      	ldrb	r3, [r7, #6]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <update_display+0xc8>
 8001690:	2301      	movs	r3, #1
 8001692:	e000      	b.n	8001696 <update_display+0xca>
 8001694:	2300      	movs	r3, #0
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	b2db      	uxtb	r3, r3
 800169c:	4618      	mov	r0, r3
 800169e:	f000 f939 	bl	8001914 <display_parameter_setting>
            break;
 80016a2:	e004      	b.n	80016ae <update_display+0xe2>
        case RETURN_TO_HOME:
            current_state = HOME_SCREEN;
 80016a4:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <update_display+0xf4>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
            break;
 80016aa:	e000      	b.n	80016ae <update_display+0xe2>
        default:
        	break;
 80016ac:	bf00      	nop
    }

    last_cursor_position = cursor_position;
 80016ae:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <update_display+0x104>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a06      	ldr	r2, [pc, #24]	@ (80016cc <update_display+0x100>)
 80016b4:	6013      	str	r3, [r2, #0]
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200002a8 	.word	0x200002a8
 80016c4:	200002d3 	.word	0x200002d3
 80016c8:	20000008 	.word	0x20000008
 80016cc:	20000004 	.word	0x20000004
 80016d0:	200002ac 	.word	0x200002ac

080016d4 <display_home_screen>:

// Display Home Screen
void display_home_screen(bool force_update) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]
    if (force_update) {
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d03c      	beq.n	800175e <display_home_screen+0x8a>
        ssd1306_Fill(Black);			// Clear the display before printing
 80016e4:	2000      	movs	r0, #0
 80016e6:	f000 fce3 	bl	80020b0 <ssd1306_Fill>
        myOLED_char(0, 0, "VOLT:   ");
 80016ea:	4a43      	ldr	r2, [pc, #268]	@ (80017f8 <display_home_screen+0x124>)
 80016ec:	2100      	movs	r1, #0
 80016ee:	2000      	movs	r0, #0
 80016f0:	f7ff fefe 	bl	80014f0 <myOLED_char>
        myOLED_float(40, 0, volt);
 80016f4:	4b41      	ldr	r3, [pc, #260]	@ (80017fc <display_home_screen+0x128>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	461a      	mov	r2, r3
 80016fa:	2100      	movs	r1, #0
 80016fc:	2028      	movs	r0, #40	@ 0x28
 80016fe:	f7ff ff13 	bl	8001528 <myOLED_float>
        myOLED_char(0, 10, "CURR:   ");
 8001702:	4a3f      	ldr	r2, [pc, #252]	@ (8001800 <display_home_screen+0x12c>)
 8001704:	210a      	movs	r1, #10
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff fef2 	bl	80014f0 <myOLED_char>
        myOLED_float(40, 10, curr);
 800170c:	4b3d      	ldr	r3, [pc, #244]	@ (8001804 <display_home_screen+0x130>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	461a      	mov	r2, r3
 8001712:	210a      	movs	r1, #10
 8001714:	2028      	movs	r0, #40	@ 0x28
 8001716:	f7ff ff07 	bl	8001528 <myOLED_float>
        myOLED_char(0, 20, "CHG :    ");
 800171a:	4a3b      	ldr	r2, [pc, #236]	@ (8001808 <display_home_screen+0x134>)
 800171c:	2114      	movs	r1, #20
 800171e:	2000      	movs	r0, #0
 8001720:	f7ff fee6 	bl	80014f0 <myOLED_char>
        myOLED_float(40, 20, chg);
 8001724:	4b39      	ldr	r3, [pc, #228]	@ (800180c <display_home_screen+0x138>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	2114      	movs	r1, #20
 800172c:	2028      	movs	r0, #40	@ 0x28
 800172e:	f7ff fefb 	bl	8001528 <myOLED_float>
        myOLED_char(0, 30, "TEMP:");
 8001732:	4a37      	ldr	r2, [pc, #220]	@ (8001810 <display_home_screen+0x13c>)
 8001734:	211e      	movs	r1, #30
 8001736:	2000      	movs	r0, #0
 8001738:	f7ff feda 	bl	80014f0 <myOLED_char>
        myOLED_float(40, 30, temp);
 800173c:	4b35      	ldr	r3, [pc, #212]	@ (8001814 <display_home_screen+0x140>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	211e      	movs	r1, #30
 8001744:	2028      	movs	r0, #40	@ 0x28
 8001746:	f7ff feef 	bl	8001528 <myOLED_float>
//        myOLED_char(0, 40, "                  ");
        myOLED_char(15, 50, "SET    ");
 800174a:	4a33      	ldr	r2, [pc, #204]	@ (8001818 <display_home_screen+0x144>)
 800174c:	2132      	movs	r1, #50	@ 0x32
 800174e:	200f      	movs	r0, #15
 8001750:	f7ff fece 	bl	80014f0 <myOLED_char>
        myOLED_char(70, 50, "TURN ON");
 8001754:	4a31      	ldr	r2, [pc, #196]	@ (800181c <display_home_screen+0x148>)
 8001756:	2132      	movs	r1, #50	@ 0x32
 8001758:	2046      	movs	r0, #70	@ 0x46
 800175a:	f7ff fec9 	bl	80014f0 <myOLED_char>
    }

    // Update cursor only
    if (cursor_position == 0) {
 800175e:	4b30      	ldr	r3, [pc, #192]	@ (8001820 <display_home_screen+0x14c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10a      	bne.n	800177c <display_home_screen+0xa8>
        myOLED_char(0, 50, "->");
 8001766:	4a2f      	ldr	r2, [pc, #188]	@ (8001824 <display_home_screen+0x150>)
 8001768:	2132      	movs	r1, #50	@ 0x32
 800176a:	2000      	movs	r0, #0
 800176c:	f7ff fec0 	bl	80014f0 <myOLED_char>
        myOLED_char(55, 50, "  "); // Clear other arrow
 8001770:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <display_home_screen+0x154>)
 8001772:	2132      	movs	r1, #50	@ 0x32
 8001774:	2037      	movs	r0, #55	@ 0x37
 8001776:	f7ff febb 	bl	80014f0 <myOLED_char>
 800177a:	e009      	b.n	8001790 <display_home_screen+0xbc>
    } else {
        myOLED_char(0, 50, "  "); // Clear other arrow
 800177c:	4a2a      	ldr	r2, [pc, #168]	@ (8001828 <display_home_screen+0x154>)
 800177e:	2132      	movs	r1, #50	@ 0x32
 8001780:	2000      	movs	r0, #0
 8001782:	f7ff feb5 	bl	80014f0 <myOLED_char>
        myOLED_char(55, 50, "->");
 8001786:	4a27      	ldr	r2, [pc, #156]	@ (8001824 <display_home_screen+0x150>)
 8001788:	2132      	movs	r1, #50	@ 0x32
 800178a:	2037      	movs	r0, #55	@ 0x37
 800178c:	f7ff feb0 	bl	80014f0 <myOLED_char>
    }

    // Display the param value and mode
    if(current_state == 0){
 8001790:	4b26      	ldr	r3, [pc, #152]	@ (800182c <display_home_screen+0x158>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d128      	bne.n	80017ea <display_home_screen+0x116>
    	switch (mode_index){
 8001798:	4b25      	ldr	r3, [pc, #148]	@ (8001830 <display_home_screen+0x15c>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b03      	cmp	r3, #3
 800179e:	d823      	bhi.n	80017e8 <display_home_screen+0x114>
 80017a0:	a201      	add	r2, pc, #4	@ (adr r2, 80017a8 <display_home_screen+0xd4>)
 80017a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a6:	bf00      	nop
 80017a8:	080017b9 	.word	0x080017b9
 80017ac:	080017c5 	.word	0x080017c5
 80017b0:	080017d1 	.word	0x080017d1
 80017b4:	080017dd 	.word	0x080017dd
    	case 0:
    		myOLED_char(90, 0, "CC");
 80017b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001834 <display_home_screen+0x160>)
 80017ba:	2100      	movs	r1, #0
 80017bc:	205a      	movs	r0, #90	@ 0x5a
 80017be:	f7ff fe97 	bl	80014f0 <myOLED_char>

    		break;
 80017c2:	e012      	b.n	80017ea <display_home_screen+0x116>

    	case 1:
			myOLED_char(90, 0, "CV");
 80017c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001838 <display_home_screen+0x164>)
 80017c6:	2100      	movs	r1, #0
 80017c8:	205a      	movs	r0, #90	@ 0x5a
 80017ca:	f7ff fe91 	bl	80014f0 <myOLED_char>

    		break;
 80017ce:	e00c      	b.n	80017ea <display_home_screen+0x116>

    	case 2:
			myOLED_char(90, 0, "CP");
 80017d0:	4a1a      	ldr	r2, [pc, #104]	@ (800183c <display_home_screen+0x168>)
 80017d2:	2100      	movs	r1, #0
 80017d4:	205a      	movs	r0, #90	@ 0x5a
 80017d6:	f7ff fe8b 	bl	80014f0 <myOLED_char>

    		break;
 80017da:	e006      	b.n	80017ea <display_home_screen+0x116>

    	case 3:
			myOLED_char(90, 0, "CR");
 80017dc:	4a18      	ldr	r2, [pc, #96]	@ (8001840 <display_home_screen+0x16c>)
 80017de:	2100      	movs	r1, #0
 80017e0:	205a      	movs	r0, #90	@ 0x5a
 80017e2:	f7ff fe85 	bl	80014f0 <myOLED_char>

    		break;
 80017e6:	e000      	b.n	80017ea <display_home_screen+0x116>

    	default:
    		break;
 80017e8:	bf00      	nop

    	}
    }
    ssd1306_UpdateScreen();
 80017ea:	f000 fc83 	bl	80020f4 <ssd1306_UpdateScreen>
}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	0800b1e4 	.word	0x0800b1e4
 80017fc:	200002b0 	.word	0x200002b0
 8001800:	0800b1f0 	.word	0x0800b1f0
 8001804:	200002b4 	.word	0x200002b4
 8001808:	0800b1fc 	.word	0x0800b1fc
 800180c:	200002b8 	.word	0x200002b8
 8001810:	0800b208 	.word	0x0800b208
 8001814:	200002bc 	.word	0x200002bc
 8001818:	0800b210 	.word	0x0800b210
 800181c:	0800b218 	.word	0x0800b218
 8001820:	200002ac 	.word	0x200002ac
 8001824:	0800b220 	.word	0x0800b220
 8001828:	0800b224 	.word	0x0800b224
 800182c:	200002a8 	.word	0x200002a8
 8001830:	20000000 	.word	0x20000000
 8001834:	0800b228 	.word	0x0800b228
 8001838:	0800b22c 	.word	0x0800b22c
 800183c:	0800b230 	.word	0x0800b230
 8001840:	0800b234 	.word	0x0800b234

08001844 <display_mode_selection>:

// Display Mode Selection Screen
void display_mode_selection(bool force_update) {
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b089      	sub	sp, #36	@ 0x24
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
    const char* modes[] = {"CC", "CV", "CP", "CR"};
 800184e:	4b2c      	ldr	r3, [pc, #176]	@ (8001900 <display_mode_selection+0xbc>)
 8001850:	f107 0408 	add.w	r4, r7, #8
 8001854:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001856:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (force_update) {
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d01c      	beq.n	800189a <display_mode_selection+0x56>
        ssd1306_Fill(Black); // Clear the screen
 8001860:	2000      	movs	r0, #0
 8001862:	f000 fc25 	bl	80020b0 <ssd1306_Fill>
        for (int i = 0; i < 4; i++) {
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
 800186a:	e013      	b.n	8001894 <display_mode_selection+0x50>
            myOLED_char(15, i * 10, (char*)modes[i]); // Print modes in column
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	b29b      	uxth	r3, r3
 8001870:	461a      	mov	r2, r3
 8001872:	0092      	lsls	r2, r2, #2
 8001874:	4413      	add	r3, r2
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	b299      	uxth	r1, r3
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	3320      	adds	r3, #32
 8001880:	443b      	add	r3, r7
 8001882:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8001886:	461a      	mov	r2, r3
 8001888:	200f      	movs	r0, #15
 800188a:	f7ff fe31 	bl	80014f0 <myOLED_char>
        for (int i = 0; i < 4; i++) {
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	3301      	adds	r3, #1
 8001892:	61fb      	str	r3, [r7, #28]
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	2b03      	cmp	r3, #3
 8001898:	dde8      	ble.n	800186c <display_mode_selection+0x28>
        }
    }

    // Update cursor only
    for (int i = 0; i < 4; i++) {
 800189a:	2300      	movs	r3, #0
 800189c:	61bb      	str	r3, [r7, #24]
 800189e:	e020      	b.n	80018e2 <display_mode_selection+0x9e>
        if (i == cursor_position) {
 80018a0:	4b18      	ldr	r3, [pc, #96]	@ (8001904 <display_mode_selection+0xc0>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d10c      	bne.n	80018c4 <display_mode_selection+0x80>
            myOLED_char(0, i* 10, "->");
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	461a      	mov	r2, r3
 80018b0:	0092      	lsls	r2, r2, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	4a13      	ldr	r2, [pc, #76]	@ (8001908 <display_mode_selection+0xc4>)
 80018ba:	4619      	mov	r1, r3
 80018bc:	2000      	movs	r0, #0
 80018be:	f7ff fe17 	bl	80014f0 <myOLED_char>
 80018c2:	e00b      	b.n	80018dc <display_mode_selection+0x98>
        } else {
            myOLED_char(0, i* 10, "  ");
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	461a      	mov	r2, r3
 80018ca:	0092      	lsls	r2, r2, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	4a0e      	ldr	r2, [pc, #56]	@ (800190c <display_mode_selection+0xc8>)
 80018d4:	4619      	mov	r1, r3
 80018d6:	2000      	movs	r0, #0
 80018d8:	f7ff fe0a 	bl	80014f0 <myOLED_char>
    for (int i = 0; i < 4; i++) {
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	3301      	adds	r3, #1
 80018e0:	61bb      	str	r3, [r7, #24]
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	2b03      	cmp	r3, #3
 80018e6:	dddb      	ble.n	80018a0 <display_mode_selection+0x5c>
        }
    }

    myOLED_char(5, 50, "<SELECT THE MODE>");
 80018e8:	4a09      	ldr	r2, [pc, #36]	@ (8001910 <display_mode_selection+0xcc>)
 80018ea:	2132      	movs	r1, #50	@ 0x32
 80018ec:	2005      	movs	r0, #5
 80018ee:	f7ff fdff 	bl	80014f0 <myOLED_char>
    ssd1306_UpdateScreen();
 80018f2:	f000 fbff 	bl	80020f4 <ssd1306_UpdateScreen>
}
 80018f6:	bf00      	nop
 80018f8:	3724      	adds	r7, #36	@ 0x24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd90      	pop	{r4, r7, pc}
 80018fe:	bf00      	nop
 8001900:	0800b24c 	.word	0x0800b24c
 8001904:	200002ac 	.word	0x200002ac
 8001908:	0800b220 	.word	0x0800b220
 800190c:	0800b224 	.word	0x0800b224
 8001910:	0800b238 	.word	0x0800b238

08001914 <display_parameter_setting>:


void display_parameter_setting(bool force_update) {
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
    if (force_update) {
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d04c      	beq.n	80019be <display_parameter_setting+0xaa>
        // Redraw entire screen if forced
        ssd1306_Fill(Black);
 8001924:	2000      	movs	r0, #0
 8001926:	f000 fbc3 	bl	80020b0 <ssd1306_Fill>
        myOLED_char(0, 0, "Set Value:");
 800192a:	4a4c      	ldr	r2, [pc, #304]	@ (8001a5c <display_parameter_setting+0x148>)
 800192c:	2100      	movs	r1, #0
 800192e:	2000      	movs	r0, #0
 8001930:	f7ff fdde 	bl	80014f0 <myOLED_char>
        myOLED_char(20, 40, "RETURN");
 8001934:	4a4a      	ldr	r2, [pc, #296]	@ (8001a60 <display_parameter_setting+0x14c>)
 8001936:	2128      	movs	r1, #40	@ 0x28
 8001938:	2014      	movs	r0, #20
 800193a:	f7ff fdd9 	bl	80014f0 <myOLED_char>

        // Check the state and print the mode in parameter setting screen
        // Also check the MIN and MAX value of each mode to set limits on the value.
        if(current_state == 2){
 800193e:	4b49      	ldr	r3, [pc, #292]	@ (8001a64 <display_parameter_setting+0x150>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b02      	cmp	r3, #2
 8001944:	d13b      	bne.n	80019be <display_parameter_setting+0xaa>
        	switch(mode_index) {
 8001946:	4b48      	ldr	r3, [pc, #288]	@ (8001a68 <display_parameter_setting+0x154>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b03      	cmp	r3, #3
 800194c:	d836      	bhi.n	80019bc <display_parameter_setting+0xa8>
 800194e:	a201      	add	r2, pc, #4	@ (adr r2, 8001954 <display_parameter_setting+0x40>)
 8001950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001954:	08001965 	.word	0x08001965
 8001958:	0800197b 	.word	0x0800197b
 800195c:	08001991 	.word	0x08001991
 8001960:	080019a7 	.word	0x080019a7
        		case 0:
                	myOLED_char(70, 0, "CC");
 8001964:	4a41      	ldr	r2, [pc, #260]	@ (8001a6c <display_parameter_setting+0x158>)
 8001966:	2100      	movs	r1, #0
 8001968:	2046      	movs	r0, #70	@ 0x46
 800196a:	f7ff fdc1 	bl	80014f0 <myOLED_char>
                	myOLED_char(70, 20, "Amp");
 800196e:	4a40      	ldr	r2, [pc, #256]	@ (8001a70 <display_parameter_setting+0x15c>)
 8001970:	2114      	movs	r1, #20
 8001972:	2046      	movs	r0, #70	@ 0x46
 8001974:	f7ff fdbc 	bl	80014f0 <myOLED_char>
//                	if(param_value >= MAX_CC_VALUE){
//                		param_value = MAX_CC_VALUE;
//                	}else if(param_value <= MIN_CC_VALUE){
//                		param_value = MIN_CC_VALUE;
//                	}
                	break;
 8001978:	e021      	b.n	80019be <display_parameter_setting+0xaa>
        		case 1:
        			myOLED_char(70, 0, "CV");
 800197a:	4a3e      	ldr	r2, [pc, #248]	@ (8001a74 <display_parameter_setting+0x160>)
 800197c:	2100      	movs	r1, #0
 800197e:	2046      	movs	r0, #70	@ 0x46
 8001980:	f7ff fdb6 	bl	80014f0 <myOLED_char>
        			myOLED_char(70, 20, "Volt");
 8001984:	4a3c      	ldr	r2, [pc, #240]	@ (8001a78 <display_parameter_setting+0x164>)
 8001986:	2114      	movs	r1, #20
 8001988:	2046      	movs	r0, #70	@ 0x46
 800198a:	f7ff fdb1 	bl	80014f0 <myOLED_char>
//        			if(param_value >= MAX_CV_VALUE){
//						param_value = MAX_CV_VALUE;
//					}else if(param_value <= MIN_CV_VALUE){
//						param_value = MIN_CV_VALUE;
//					}
        			break;
 800198e:	e016      	b.n	80019be <display_parameter_setting+0xaa>
        		case 2:
        			myOLED_char(70, 0, "CP");
 8001990:	4a3a      	ldr	r2, [pc, #232]	@ (8001a7c <display_parameter_setting+0x168>)
 8001992:	2100      	movs	r1, #0
 8001994:	2046      	movs	r0, #70	@ 0x46
 8001996:	f7ff fdab 	bl	80014f0 <myOLED_char>
        			myOLED_char(70, 20, "Watt");
 800199a:	4a39      	ldr	r2, [pc, #228]	@ (8001a80 <display_parameter_setting+0x16c>)
 800199c:	2114      	movs	r1, #20
 800199e:	2046      	movs	r0, #70	@ 0x46
 80019a0:	f7ff fda6 	bl	80014f0 <myOLED_char>
//        			if(param_value >= MAX_CP_VALUE){
//						param_value = MAX_CP_VALUE;
//					}else if(param_value <= MIN_CP_VALUE){
//						param_value = MIN_CP_VALUE;
//					}
        			break;
 80019a4:	e00b      	b.n	80019be <display_parameter_setting+0xaa>
        		case 3:
        			myOLED_char(70, 0, "CR");
 80019a6:	4a37      	ldr	r2, [pc, #220]	@ (8001a84 <display_parameter_setting+0x170>)
 80019a8:	2100      	movs	r1, #0
 80019aa:	2046      	movs	r0, #70	@ 0x46
 80019ac:	f7ff fda0 	bl	80014f0 <myOLED_char>
        			myOLED_char(70, 20, "Ohm");
 80019b0:	4a35      	ldr	r2, [pc, #212]	@ (8001a88 <display_parameter_setting+0x174>)
 80019b2:	2114      	movs	r1, #20
 80019b4:	2046      	movs	r0, #70	@ 0x46
 80019b6:	f7ff fd9b 	bl	80014f0 <myOLED_char>
//        			if(param_value >= MAX_CR_VALUE){
//						param_value = MAX_CR_VALUE;
//					}else if(param_value <= MIN_CR_VALUE){
//						param_value = MIN_CR_VALUE;
//					}
                	break;
 80019ba:	e000      	b.n	80019be <display_parameter_setting+0xaa>
        		default:
        			break;
 80019bc:	bf00      	nop
        	}
        }
    }

    printf("mode_index %d\n\v\r", mode_index);
 80019be:	4b2a      	ldr	r3, [pc, #168]	@ (8001a68 <display_parameter_setting+0x154>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4619      	mov	r1, r3
 80019c4:	4831      	ldr	r0, [pc, #196]	@ (8001a8c <display_parameter_setting+0x178>)
 80019c6:	f005 ff8f 	bl	80078e8 <iprintf>

    // Always update the current digit and value
    if(param_value >= 10.000){
 80019ca:	4b31      	ldr	r3, [pc, #196]	@ (8001a90 <display_parameter_setting+0x17c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4931      	ldr	r1, [pc, #196]	@ (8001a94 <display_parameter_setting+0x180>)
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fa7b 	bl	8000ecc <__aeabi_fcmpge>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d007      	beq.n	80019ec <display_parameter_setting+0xd8>
    	myOLED_float(0, 20, param_value);
 80019dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001a90 <display_parameter_setting+0x17c>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	461a      	mov	r2, r3
 80019e2:	2114      	movs	r1, #20
 80019e4:	2000      	movs	r0, #0
 80019e6:	f7ff fd9f 	bl	8001528 <myOLED_float>
 80019ea:	e00b      	b.n	8001a04 <display_parameter_setting+0xf0>
    }else{
    	myOLED_float(7, 20, param_value);
 80019ec:	4b28      	ldr	r3, [pc, #160]	@ (8001a90 <display_parameter_setting+0x17c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	2114      	movs	r1, #20
 80019f4:	2007      	movs	r0, #7
 80019f6:	f7ff fd97 	bl	8001528 <myOLED_float>
    	myOLED_int(0, 20, 0);				// Print "0" at fist location
 80019fa:	2200      	movs	r2, #0
 80019fc:	2114      	movs	r1, #20
 80019fe:	2000      	movs	r0, #0
 8001a00:	f7ff fdbc 	bl	800157c <myOLED_int>
    }

    // Clear previous cursor position by redrawing the entire line
    ssd1306_SetCursor(0, 30);
 8001a04:	211e      	movs	r1, #30
 8001a06:	2000      	movs	r0, #0
 8001a08:	f000 fc9c 	bl	8002344 <ssd1306_SetCursor>
    ssd1306_WriteString("        ", Font_7x10, White);  // Assuming 7 characters wide space to clear
 8001a0c:	4a22      	ldr	r2, [pc, #136]	@ (8001a98 <display_parameter_setting+0x184>)
 8001a0e:	2301      	movs	r3, #1
 8001a10:	ca06      	ldmia	r2, {r1, r2}
 8001a12:	4822      	ldr	r0, [pc, #136]	@ (8001a9c <display_parameter_setting+0x188>)
 8001a14:	f000 fc70 	bl	80022f8 <ssd1306_WriteString>

    // Draw cursor under the digit
    int cursor_x = digit_position * 7;  // Assuming 7 pixels width per character
 8001a18:	4b21      	ldr	r3, [pc, #132]	@ (8001aa0 <display_parameter_setting+0x18c>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	1a9b      	subs	r3, r3, r2
 8001a22:	60fb      	str	r3, [r7, #12]
//    int cursot_y = 50;
    if(digit_position == MAX_DIGITS){
 8001a24:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa0 <display_parameter_setting+0x18c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2b06      	cmp	r3, #6
 8001a2a:	d105      	bne.n	8001a38 <display_parameter_setting+0x124>
    	myOLED_char(40, 50, "^");  // Draw the cursor under "RETURN" text
 8001a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001aa4 <display_parameter_setting+0x190>)
 8001a2e:	2132      	movs	r1, #50	@ 0x32
 8001a30:	2028      	movs	r0, #40	@ 0x28
 8001a32:	f7ff fd5d 	bl	80014f0 <myOLED_char>
 8001a36:	e00b      	b.n	8001a50 <display_parameter_setting+0x13c>
    }else{
    	myOLED_char(cursor_x, 30, "^");  	// Draw the cursor
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	4a19      	ldr	r2, [pc, #100]	@ (8001aa4 <display_parameter_setting+0x190>)
 8001a3e:	211e      	movs	r1, #30
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fd55 	bl	80014f0 <myOLED_char>
    	myOLED_char(40, 50, " ");			// Clears the cursor under "RETURN" label
 8001a46:	4a18      	ldr	r2, [pc, #96]	@ (8001aa8 <display_parameter_setting+0x194>)
 8001a48:	2132      	movs	r1, #50	@ 0x32
 8001a4a:	2028      	movs	r0, #40	@ 0x28
 8001a4c:	f7ff fd50 	bl	80014f0 <myOLED_char>
    }

    // Refresh the display after updating
    ssd1306_UpdateScreen();
 8001a50:	f000 fb50 	bl	80020f4 <ssd1306_UpdateScreen>
}
 8001a54:	bf00      	nop
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	0800b25c 	.word	0x0800b25c
 8001a60:	0800b268 	.word	0x0800b268
 8001a64:	200002a8 	.word	0x200002a8
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	0800b228 	.word	0x0800b228
 8001a70:	0800b270 	.word	0x0800b270
 8001a74:	0800b22c 	.word	0x0800b22c
 8001a78:	0800b274 	.word	0x0800b274
 8001a7c:	0800b230 	.word	0x0800b230
 8001a80:	0800b27c 	.word	0x0800b27c
 8001a84:	0800b234 	.word	0x0800b234
 8001a88:	0800b284 	.word	0x0800b284
 8001a8c:	0800b288 	.word	0x0800b288
 8001a90:	200002c0 	.word	0x200002c0
 8001a94:	41200000 	.word	0x41200000
 8001a98:	2000000c 	.word	0x2000000c
 8001a9c:	0800b29c 	.word	0x0800b29c
 8001aa0:	200002c4 	.word	0x200002c4
 8001aa4:	0800b2a8 	.word	0x0800b2a8
 8001aa8:	0800b2ac 	.word	0x0800b2ac

08001aac <update_encoder_state>:



// Update Encoder State
void update_encoder_state() {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
    int new_rot_pos = rot_cnt;
 8001ab2:	4b3a      	ldr	r3, [pc, #232]	@ (8001b9c <update_encoder_state+0xf0>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	607b      	str	r3, [r7, #4]
    static int old_rot_pos = 0;

    if (new_rot_pos > old_rot_pos) {
 8001ab8:	4b39      	ldr	r3, [pc, #228]	@ (8001ba0 <update_encoder_state+0xf4>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	dd17      	ble.n	8001af2 <update_encoder_state+0x46>
        if (current_state == PARAMETER_SETTING) {
 8001ac2:	4b38      	ldr	r3, [pc, #224]	@ (8001ba4 <update_encoder_state+0xf8>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d10d      	bne.n	8001ae6 <update_encoder_state+0x3a>
            if (adjusting_digit) {
 8001aca:	4b37      	ldr	r3, [pc, #220]	@ (8001ba8 <update_encoder_state+0xfc>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d003      	beq.n	8001ada <update_encoder_state+0x2e>
                update_parameter_value(1); // Increment digit
 8001ad2:	2001      	movs	r0, #1
 8001ad4:	f000 f86e 	bl	8001bb4 <update_parameter_value>
 8001ad8:	e028      	b.n	8001b2c <update_encoder_state+0x80>
            } else {
                digit_position++;
 8001ada:	4b34      	ldr	r3, [pc, #208]	@ (8001bac <update_encoder_state+0x100>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	4a32      	ldr	r2, [pc, #200]	@ (8001bac <update_encoder_state+0x100>)
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	e022      	b.n	8001b2c <update_encoder_state+0x80>
            }
        } else {
            cursor_position++;
 8001ae6:	4b32      	ldr	r3, [pc, #200]	@ (8001bb0 <update_encoder_state+0x104>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	3301      	adds	r3, #1
 8001aec:	4a30      	ldr	r2, [pc, #192]	@ (8001bb0 <update_encoder_state+0x104>)
 8001aee:	6013      	str	r3, [r2, #0]
 8001af0:	e01c      	b.n	8001b2c <update_encoder_state+0x80>
        }
    } else if (new_rot_pos < old_rot_pos) {
 8001af2:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba0 <update_encoder_state+0xf4>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	da17      	bge.n	8001b2c <update_encoder_state+0x80>
        if (current_state == PARAMETER_SETTING) {
 8001afc:	4b29      	ldr	r3, [pc, #164]	@ (8001ba4 <update_encoder_state+0xf8>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d10e      	bne.n	8001b22 <update_encoder_state+0x76>
            if (adjusting_digit) {
 8001b04:	4b28      	ldr	r3, [pc, #160]	@ (8001ba8 <update_encoder_state+0xfc>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d004      	beq.n	8001b16 <update_encoder_state+0x6a>
                update_parameter_value(-1); // Decrement digit
 8001b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b10:	f000 f850 	bl	8001bb4 <update_parameter_value>
 8001b14:	e00a      	b.n	8001b2c <update_encoder_state+0x80>
            } else {
                digit_position--;
 8001b16:	4b25      	ldr	r3, [pc, #148]	@ (8001bac <update_encoder_state+0x100>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	4a23      	ldr	r2, [pc, #140]	@ (8001bac <update_encoder_state+0x100>)
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	e004      	b.n	8001b2c <update_encoder_state+0x80>
            }
        } else {
            cursor_position--;
 8001b22:	4b23      	ldr	r3, [pc, #140]	@ (8001bb0 <update_encoder_state+0x104>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	4a21      	ldr	r2, [pc, #132]	@ (8001bb0 <update_encoder_state+0x104>)
 8001b2a:	6013      	str	r3, [r2, #0]
        }
    }
    old_rot_pos = new_rot_pos;
 8001b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ba0 <update_encoder_state+0xf4>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6013      	str	r3, [r2, #0]
    put_parameter_limit();		// put limit on parameter values based on mode
 8001b32:	f000 f8fd 	bl	8001d30 <put_parameter_limit>
    // putting limits
    if (cursor_position < 0) cursor_position = 0;
 8001b36:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb0 <update_encoder_state+0x104>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	da02      	bge.n	8001b44 <update_encoder_state+0x98>
 8001b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb0 <update_encoder_state+0x104>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
    if (current_state == HOME_SCREEN && cursor_position > 1) cursor_position = 1;
 8001b44:	4b17      	ldr	r3, [pc, #92]	@ (8001ba4 <update_encoder_state+0xf8>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d106      	bne.n	8001b5a <update_encoder_state+0xae>
 8001b4c:	4b18      	ldr	r3, [pc, #96]	@ (8001bb0 <update_encoder_state+0x104>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	dd02      	ble.n	8001b5a <update_encoder_state+0xae>
 8001b54:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <update_encoder_state+0x104>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	601a      	str	r2, [r3, #0]
    if (current_state == MODE_SELECTION && cursor_position > 3) cursor_position = 3;
 8001b5a:	4b12      	ldr	r3, [pc, #72]	@ (8001ba4 <update_encoder_state+0xf8>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d106      	bne.n	8001b70 <update_encoder_state+0xc4>
 8001b62:	4b13      	ldr	r3, [pc, #76]	@ (8001bb0 <update_encoder_state+0x104>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	dd02      	ble.n	8001b70 <update_encoder_state+0xc4>
 8001b6a:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <update_encoder_state+0x104>)
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	601a      	str	r2, [r3, #0]
    if (current_state == PARAMETER_SETTING && digit_position > MAX_DIGITS) digit_position = MAX_DIGITS;
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <update_encoder_state+0xf8>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d106      	bne.n	8001b86 <update_encoder_state+0xda>
 8001b78:	4b0c      	ldr	r3, [pc, #48]	@ (8001bac <update_encoder_state+0x100>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b06      	cmp	r3, #6
 8001b7e:	dd02      	ble.n	8001b86 <update_encoder_state+0xda>
 8001b80:	4b0a      	ldr	r3, [pc, #40]	@ (8001bac <update_encoder_state+0x100>)
 8001b82:	2206      	movs	r2, #6
 8001b84:	601a      	str	r2, [r3, #0]
    if (digit_position < 0) digit_position = 0;
 8001b86:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <update_encoder_state+0x100>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	da02      	bge.n	8001b94 <update_encoder_state+0xe8>
 8001b8e:	4b07      	ldr	r3, [pc, #28]	@ (8001bac <update_encoder_state+0x100>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	200002a4 	.word	0x200002a4
 8001ba0:	200002d4 	.word	0x200002d4
 8001ba4:	200002a8 	.word	0x200002a8
 8001ba8:	200002d2 	.word	0x200002d2
 8001bac:	200002c4 	.word	0x200002c4
 8001bb0:	200002ac 	.word	0x200002ac

08001bb4 <update_parameter_value>:


void update_parameter_value(int direction) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
    // Convert the whole value to an integer, treating it as 00.000 (in this case, a 5-digit number)
    int full_value = (int)(param_value * 1000);
 8001bbc:	4b55      	ldr	r3, [pc, #340]	@ (8001d14 <update_parameter_value+0x160>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4955      	ldr	r1, [pc, #340]	@ (8001d18 <update_parameter_value+0x164>)
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe ffd0 	bl	8000b68 <__aeabi_fmul>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff f992 	bl	8000ef4 <__aeabi_f2iz>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	617b      	str	r3, [r7, #20]

    // Determine the position and multiplier
    int multiplier = 1;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	613b      	str	r3, [r7, #16]

    switch (digit_position) {
 8001bd8:	4b50      	ldr	r3, [pc, #320]	@ (8001d1c <update_parameter_value+0x168>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b05      	cmp	r3, #5
 8001bde:	d820      	bhi.n	8001c22 <update_parameter_value+0x6e>
 8001be0:	a201      	add	r2, pc, #4	@ (adr r2, 8001be8 <update_parameter_value+0x34>)
 8001be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be6:	bf00      	nop
 8001be8:	08001c01 	.word	0x08001c01
 8001bec:	08001c09 	.word	0x08001c09
 8001bf0:	08001d0b 	.word	0x08001d0b
 8001bf4:	08001c11 	.word	0x08001c11
 8001bf8:	08001c17 	.word	0x08001c17
 8001bfc:	08001c1d 	.word	0x08001c1d
        case 0:
            multiplier = 10000;  // Corresponds to the tens digit of the integer part
 8001c00:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001c04:	613b      	str	r3, [r7, #16]
            break;
 8001c06:	e00c      	b.n	8001c22 <update_parameter_value+0x6e>
        case 1:
            multiplier = 1000;   // Corresponds to the units digit of the integer part
 8001c08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c0c:	613b      	str	r3, [r7, #16]
            break;
 8001c0e:	e008      	b.n	8001c22 <update_parameter_value+0x6e>
        case 2:
            // Do nothing as this is the decimal point
            return;
        case 3:
            multiplier = 100;    // Corresponds to the first digit after the decimal point
 8001c10:	2364      	movs	r3, #100	@ 0x64
 8001c12:	613b      	str	r3, [r7, #16]
            break;
 8001c14:	e005      	b.n	8001c22 <update_parameter_value+0x6e>
        case 4:
            multiplier = 10;     // Corresponds to the second digit after the decimal point
 8001c16:	230a      	movs	r3, #10
 8001c18:	613b      	str	r3, [r7, #16]
            break;
 8001c1a:	e002      	b.n	8001c22 <update_parameter_value+0x6e>
        case 5:
            multiplier = 1;      // Corresponds to the third digit after the decimal point
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	613b      	str	r3, [r7, #16]
            break;
 8001c20:	bf00      	nop
    }

    // Store the original integer part before updating
    int original_integer_part = full_value / 1000;
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	4a3e      	ldr	r2, [pc, #248]	@ (8001d20 <update_parameter_value+0x16c>)
 8001c26:	fb82 1203 	smull	r1, r2, r2, r3
 8001c2a:	1192      	asrs	r2, r2, #6
 8001c2c:	17db      	asrs	r3, r3, #31
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	60bb      	str	r3, [r7, #8]

    // Update the selected digit
    full_value += direction * multiplier;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	fb02 f303 	mul.w	r3, r2, r3
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	617b      	str	r3, [r7, #20]

    // Wrap the relevant digit only
    if (digit_position <= 1) {  // If modifying the integer part
 8001c40:	4b36      	ldr	r3, [pc, #216]	@ (8001d1c <update_parameter_value+0x168>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	dc12      	bgt.n	8001c6e <update_parameter_value+0xba>
        if (full_value < 0) {
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	da05      	bge.n	8001c5a <update_parameter_value+0xa6>
            full_value += 100000;  // Wrap within the range of 00.000 to 99.999
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	f503 33c3 	add.w	r3, r3, #99840	@ 0x18600
 8001c54:	33a0      	adds	r3, #160	@ 0xa0
 8001c56:	617b      	str	r3, [r7, #20]
 8001c58:	e02e      	b.n	8001cb8 <update_parameter_value+0x104>
        } else if (full_value >= 100000) {
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	4a31      	ldr	r2, [pc, #196]	@ (8001d24 <update_parameter_value+0x170>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	dd2a      	ble.n	8001cb8 <update_parameter_value+0x104>
            full_value -= 100000;
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	f5a3 33c3 	sub.w	r3, r3, #99840	@ 0x18600
 8001c68:	3ba0      	subs	r3, #160	@ 0xa0
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	e024      	b.n	8001cb8 <update_parameter_value+0x104>
        }
    } else {  // If modifying the fractional part
        int fractional_int = full_value % 1000;
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	4a2b      	ldr	r2, [pc, #172]	@ (8001d20 <update_parameter_value+0x16c>)
 8001c72:	fb82 1203 	smull	r1, r2, r2, r3
 8001c76:	1191      	asrs	r1, r2, #6
 8001c78:	17da      	asrs	r2, r3, #31
 8001c7a:	1a8a      	subs	r2, r1, r2
 8001c7c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c80:	fb01 f202 	mul.w	r2, r1, r2
 8001c84:	1a9b      	subs	r3, r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]
        if (fractional_int < 0) {
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	da04      	bge.n	8001c98 <update_parameter_value+0xe4>
            fractional_int += 1000;  // Wrap within the range of 000 to 999
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	e007      	b.n	8001ca8 <update_parameter_value+0xf4>
        } else if (fractional_int >= 1000) {
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c9e:	db03      	blt.n	8001ca8 <update_parameter_value+0xf4>
            fractional_int -= 1000;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8001ca6:	60fb      	str	r3, [r7, #12]
        }
        full_value = (original_integer_part * 1000) + fractional_int;
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001cae:	fb02 f303 	mul.w	r3, r2, r3
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	617b      	str	r3, [r7, #20]
    }

    // Convert back to floating-point value
    param_value = full_value / 1000.0;
 8001cb8:	6978      	ldr	r0, [r7, #20]
 8001cba:	f7fe fba3 	bl	8000404 <__aeabi_i2d>
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <update_parameter_value+0x174>)
 8001cc4:	f7fe fd32 	bl	800072c <__aeabi_ddiv>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4610      	mov	r0, r2
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f7fe fefa 	bl	8000ac8 <__aeabi_d2f>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4a0f      	ldr	r2, [pc, #60]	@ (8001d14 <update_parameter_value+0x160>)
 8001cd8:	6013      	str	r3, [r2, #0]

    // Debug: Print the updated param_value
    printf("Updated param_value: %05d.%03d\n\r", full_value / 1000, full_value % 1000);
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	4a10      	ldr	r2, [pc, #64]	@ (8001d20 <update_parameter_value+0x16c>)
 8001cde:	fb82 1203 	smull	r1, r2, r2, r3
 8001ce2:	1192      	asrs	r2, r2, #6
 8001ce4:	17db      	asrs	r3, r3, #31
 8001ce6:	1ad0      	subs	r0, r2, r3
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	4a0d      	ldr	r2, [pc, #52]	@ (8001d20 <update_parameter_value+0x16c>)
 8001cec:	fb82 1203 	smull	r1, r2, r2, r3
 8001cf0:	1191      	asrs	r1, r2, #6
 8001cf2:	17da      	asrs	r2, r3, #31
 8001cf4:	1a8a      	subs	r2, r1, r2
 8001cf6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cfa:	fb01 f202 	mul.w	r2, r1, r2
 8001cfe:	1a9a      	subs	r2, r3, r2
 8001d00:	4601      	mov	r1, r0
 8001d02:	480a      	ldr	r0, [pc, #40]	@ (8001d2c <update_parameter_value+0x178>)
 8001d04:	f005 fdf0 	bl	80078e8 <iprintf>
 8001d08:	e000      	b.n	8001d0c <update_parameter_value+0x158>
            return;
 8001d0a:	bf00      	nop
}
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	200002c0 	.word	0x200002c0
 8001d18:	447a0000 	.word	0x447a0000
 8001d1c:	200002c4 	.word	0x200002c4
 8001d20:	10624dd3 	.word	0x10624dd3
 8001d24:	0001869f 	.word	0x0001869f
 8001d28:	408f4000 	.word	0x408f4000
 8001d2c:	0800b2b0 	.word	0x0800b2b0

08001d30 <put_parameter_limit>:


void put_parameter_limit(){
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
	// check the MIN and MAX value of each mode to set limits on the value.
	if(current_state == 2){
 8001d34:	4b4c      	ldr	r3, [pc, #304]	@ (8001e68 <put_parameter_limit+0x138>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	f040 8088 	bne.w	8001e4e <put_parameter_limit+0x11e>
		switch(mode_index) {
 8001d3e:	4b4b      	ldr	r3, [pc, #300]	@ (8001e6c <put_parameter_limit+0x13c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	f200 8082 	bhi.w	8001e4c <put_parameter_limit+0x11c>
 8001d48:	a201      	add	r2, pc, #4	@ (adr r2, 8001d50 <put_parameter_limit+0x20>)
 8001d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d4e:	bf00      	nop
 8001d50:	08001d61 	.word	0x08001d61
 8001d54:	08001d9f 	.word	0x08001d9f
 8001d58:	08001dd5 	.word	0x08001dd5
 8001d5c:	08001e0f 	.word	0x08001e0f
			case 0:
				if(param_value >= MAX_CC_VALUE){
 8001d60:	4b43      	ldr	r3, [pc, #268]	@ (8001e70 <put_parameter_limit+0x140>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4943      	ldr	r1, [pc, #268]	@ (8001e74 <put_parameter_limit+0x144>)
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff f8b0 	bl	8000ecc <__aeabi_fcmpge>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <put_parameter_limit+0x4a>
					param_value = MAX_CC_VALUE;
 8001d72:	4b3f      	ldr	r3, [pc, #252]	@ (8001e70 <put_parameter_limit+0x140>)
 8001d74:	4a3f      	ldr	r2, [pc, #252]	@ (8001e74 <put_parameter_limit+0x144>)
 8001d76:	601a      	str	r2, [r3, #0]
				}else if(param_value <= MIN_CC_VALUE){
					param_value = MIN_CC_VALUE;
				}
				break;
 8001d78:	e069      	b.n	8001e4e <put_parameter_limit+0x11e>
				}else if(param_value <= MIN_CC_VALUE){
 8001d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e70 <put_parameter_limit+0x140>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7fe fb52 	bl	8000428 <__aeabi_f2d>
 8001d84:	a334      	add	r3, pc, #208	@ (adr r3, 8001e58 <put_parameter_limit+0x128>)
 8001d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8a:	f7fe fe21 	bl	80009d0 <__aeabi_dcmple>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d100      	bne.n	8001d96 <put_parameter_limit+0x66>
				break;
 8001d94:	e05b      	b.n	8001e4e <put_parameter_limit+0x11e>
					param_value = MIN_CC_VALUE;
 8001d96:	4b36      	ldr	r3, [pc, #216]	@ (8001e70 <put_parameter_limit+0x140>)
 8001d98:	4a37      	ldr	r2, [pc, #220]	@ (8001e78 <put_parameter_limit+0x148>)
 8001d9a:	601a      	str	r2, [r3, #0]
				break;
 8001d9c:	e057      	b.n	8001e4e <put_parameter_limit+0x11e>
			case 1:
				if(param_value >= MAX_CV_VALUE){
 8001d9e:	4b34      	ldr	r3, [pc, #208]	@ (8001e70 <put_parameter_limit+0x140>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4936      	ldr	r1, [pc, #216]	@ (8001e7c <put_parameter_limit+0x14c>)
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff f891 	bl	8000ecc <__aeabi_fcmpge>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <put_parameter_limit+0x88>
					param_value = MAX_CV_VALUE;
 8001db0:	4b2f      	ldr	r3, [pc, #188]	@ (8001e70 <put_parameter_limit+0x140>)
 8001db2:	4a32      	ldr	r2, [pc, #200]	@ (8001e7c <put_parameter_limit+0x14c>)
 8001db4:	601a      	str	r2, [r3, #0]
				}else if(param_value <= MIN_CV_VALUE){
					param_value = MIN_CV_VALUE;
				}
				break;
 8001db6:	e04a      	b.n	8001e4e <put_parameter_limit+0x11e>
				}else if(param_value <= MIN_CV_VALUE){
 8001db8:	4b2d      	ldr	r3, [pc, #180]	@ (8001e70 <put_parameter_limit+0x140>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4930      	ldr	r1, [pc, #192]	@ (8001e80 <put_parameter_limit+0x150>)
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff f87a 	bl	8000eb8 <__aeabi_fcmple>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d100      	bne.n	8001dcc <put_parameter_limit+0x9c>
				break;
 8001dca:	e040      	b.n	8001e4e <put_parameter_limit+0x11e>
					param_value = MIN_CV_VALUE;
 8001dcc:	4b28      	ldr	r3, [pc, #160]	@ (8001e70 <put_parameter_limit+0x140>)
 8001dce:	4a2c      	ldr	r2, [pc, #176]	@ (8001e80 <put_parameter_limit+0x150>)
 8001dd0:	601a      	str	r2, [r3, #0]
				break;
 8001dd2:	e03c      	b.n	8001e4e <put_parameter_limit+0x11e>
			case 2:
				if(param_value >= MAX_CP_VALUE){
 8001dd4:	4b26      	ldr	r3, [pc, #152]	@ (8001e70 <put_parameter_limit+0x140>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	492a      	ldr	r1, [pc, #168]	@ (8001e84 <put_parameter_limit+0x154>)
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff f876 	bl	8000ecc <__aeabi_fcmpge>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <put_parameter_limit+0xbe>
					param_value = MAX_CP_VALUE;
 8001de6:	4b22      	ldr	r3, [pc, #136]	@ (8001e70 <put_parameter_limit+0x140>)
 8001de8:	4a26      	ldr	r2, [pc, #152]	@ (8001e84 <put_parameter_limit+0x154>)
 8001dea:	601a      	str	r2, [r3, #0]
				}else if(param_value <= MIN_CP_VALUE){
					param_value = MIN_CP_VALUE;
				}
				break;
 8001dec:	e02f      	b.n	8001e4e <put_parameter_limit+0x11e>
				}else if(param_value <= MIN_CP_VALUE){
 8001dee:	4b20      	ldr	r3, [pc, #128]	@ (8001e70 <put_parameter_limit+0x140>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff f85e 	bl	8000eb8 <__aeabi_fcmple>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d100      	bne.n	8001e04 <put_parameter_limit+0xd4>
				break;
 8001e02:	e024      	b.n	8001e4e <put_parameter_limit+0x11e>
					param_value = MIN_CP_VALUE;
 8001e04:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <put_parameter_limit+0x140>)
 8001e06:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001e0a:	601a      	str	r2, [r3, #0]
				break;
 8001e0c:	e01f      	b.n	8001e4e <put_parameter_limit+0x11e>
			case 3:
				if(param_value >= MAX_CR_VALUE){
 8001e0e:	4b18      	ldr	r3, [pc, #96]	@ (8001e70 <put_parameter_limit+0x140>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	491d      	ldr	r1, [pc, #116]	@ (8001e88 <put_parameter_limit+0x158>)
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff f859 	bl	8000ecc <__aeabi_fcmpge>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <put_parameter_limit+0xf8>
					param_value = MAX_CR_VALUE;
 8001e20:	4b13      	ldr	r3, [pc, #76]	@ (8001e70 <put_parameter_limit+0x140>)
 8001e22:	4a19      	ldr	r2, [pc, #100]	@ (8001e88 <put_parameter_limit+0x158>)
 8001e24:	601a      	str	r2, [r3, #0]
				}else if(param_value <= MIN_CR_VALUE){
					param_value = MIN_CR_VALUE;
				}
				break;
 8001e26:	e012      	b.n	8001e4e <put_parameter_limit+0x11e>
				}else if(param_value <= MIN_CR_VALUE){
 8001e28:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <put_parameter_limit+0x140>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7fe fafb 	bl	8000428 <__aeabi_f2d>
 8001e32:	a30b      	add	r3, pc, #44	@ (adr r3, 8001e60 <put_parameter_limit+0x130>)
 8001e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e38:	f7fe fdca 	bl	80009d0 <__aeabi_dcmple>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d100      	bne.n	8001e44 <put_parameter_limit+0x114>
				break;
 8001e42:	e004      	b.n	8001e4e <put_parameter_limit+0x11e>
					param_value = MIN_CR_VALUE;
 8001e44:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <put_parameter_limit+0x140>)
 8001e46:	4a11      	ldr	r2, [pc, #68]	@ (8001e8c <put_parameter_limit+0x15c>)
 8001e48:	601a      	str	r2, [r3, #0]
				break;
 8001e4a:	e000      	b.n	8001e4e <put_parameter_limit+0x11e>
			default:
				break;
 8001e4c:	bf00      	nop
		}
	}
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	f3af 8000 	nop.w
 8001e58:	d2f1a9fc 	.word	0xd2f1a9fc
 8001e5c:	3f50624d 	.word	0x3f50624d
 8001e60:	9999999a 	.word	0x9999999a
 8001e64:	3fb99999 	.word	0x3fb99999
 8001e68:	200002a8 	.word	0x200002a8
 8001e6c:	20000000 	.word	0x20000000
 8001e70:	200002c0 	.word	0x200002c0
 8001e74:	40a00000 	.word	0x40a00000
 8001e78:	3a83126f 	.word	0x3a83126f
 8001e7c:	41f00000 	.word	0x41f00000
 8001e80:	40400000 	.word	0x40400000
 8001e84:	43160000 	.word	0x43160000
 8001e88:	41200000 	.word	0x41200000
 8001e8c:	3dcccccd 	.word	0x3dcccccd

08001e90 <handle_button_press>:




void handle_button_press() {
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
    if (rot_sw_state) {
 8001e94:	4b23      	ldr	r3, [pc, #140]	@ (8001f24 <handle_button_press+0x94>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d03e      	beq.n	8001f1a <handle_button_press+0x8a>
    	switch (current_state) {
 8001e9c:	4b22      	ldr	r3, [pc, #136]	@ (8001f28 <handle_button_press+0x98>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d01c      	beq.n	8001ede <handle_button_press+0x4e>
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	dc30      	bgt.n	8001f0a <handle_button_press+0x7a>
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <handle_button_press+0x22>
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d008      	beq.n	8001ec2 <handle_button_press+0x32>
					current_state = RETURN_TO_HOME;
					digit_position = 0;
				}
				break;
			default:
				break;
 8001eb0:	e02b      	b.n	8001f0a <handle_button_press+0x7a>
				if (cursor_position == 0) {
 8001eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f2c <handle_button_press+0x9c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d129      	bne.n	8001f0e <handle_button_press+0x7e>
					current_state = MODE_SELECTION;
 8001eba:	4b1b      	ldr	r3, [pc, #108]	@ (8001f28 <handle_button_press+0x98>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	701a      	strb	r2, [r3, #0]
				break;
 8001ec0:	e025      	b.n	8001f0e <handle_button_press+0x7e>
				current_state = PARAMETER_SETTING;
 8001ec2:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <handle_button_press+0x98>)
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	701a      	strb	r2, [r3, #0]
				mode_index = cursor_position;
 8001ec8:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <handle_button_press+0x9c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a18      	ldr	r2, [pc, #96]	@ (8001f30 <handle_button_press+0xa0>)
 8001ece:	6013      	str	r3, [r2, #0]
				cursor_position = 0;
 8001ed0:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <handle_button_press+0x9c>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
				adjusting_digit = false;
 8001ed6:	4b17      	ldr	r3, [pc, #92]	@ (8001f34 <handle_button_press+0xa4>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	701a      	strb	r2, [r3, #0]
				break;
 8001edc:	e01a      	b.n	8001f14 <handle_button_press+0x84>
				if (adjusting_digit) {
 8001ede:	4b15      	ldr	r3, [pc, #84]	@ (8001f34 <handle_button_press+0xa4>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <handle_button_press+0x5e>
					adjusting_digit = false; // Stop adjusting the digit
 8001ee6:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <handle_button_press+0xa4>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	e002      	b.n	8001ef4 <handle_button_press+0x64>
					adjusting_digit = true; // Start adjusting the digit
 8001eee:	4b11      	ldr	r3, [pc, #68]	@ (8001f34 <handle_button_press+0xa4>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
				if (digit_position == MAX_DIGITS) {
 8001ef4:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <handle_button_press+0xa8>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2b06      	cmp	r3, #6
 8001efa:	d10a      	bne.n	8001f12 <handle_button_press+0x82>
					current_state = RETURN_TO_HOME;
 8001efc:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <handle_button_press+0x98>)
 8001efe:	2203      	movs	r2, #3
 8001f00:	701a      	strb	r2, [r3, #0]
					digit_position = 0;
 8001f02:	4b0d      	ldr	r3, [pc, #52]	@ (8001f38 <handle_button_press+0xa8>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
				break;
 8001f08:	e003      	b.n	8001f12 <handle_button_press+0x82>
				break;
 8001f0a:	bf00      	nop
 8001f0c:	e002      	b.n	8001f14 <handle_button_press+0x84>
				break;
 8001f0e:	bf00      	nop
 8001f10:	e000      	b.n	8001f14 <handle_button_press+0x84>
				break;
 8001f12:	bf00      	nop
        }
        rot_sw_state = false; // Reset button state
 8001f14:	4b03      	ldr	r3, [pc, #12]	@ (8001f24 <handle_button_press+0x94>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	701a      	strb	r2, [r3, #0]
    }
}
 8001f1a:	bf00      	nop
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	200002ce 	.word	0x200002ce
 8001f28:	200002a8 	.word	0x200002a8
 8001f2c:	200002ac 	.word	0x200002ac
 8001f30:	20000000 	.word	0x20000000
 8001f34:	200002d2 	.word	0x200002d2
 8001f38:	200002c4 	.word	0x200002c4

08001f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f40:	b672      	cpsid	i
}
 8001f42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f44:	bf00      	nop
 8001f46:	e7fd      	b.n	8001f44 <Error_Handler+0x8>

08001f48 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <ssd1306_WriteCommand>:
/*
 * DMA settings
 * ADD I2Cx_TX in normal mode. Byte | Byte
 * In NVIC Settings, Enable "I2Cx event interrupt"
 */
void ssd1306_WriteCommand(uint8_t byte) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af02      	add	r7, sp, #8
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
#ifdef USE_DMA
	while(HAL_I2C_GetState(&SSD1306_I2C_PORT) != HAL_I2C_STATE_READY);
 8001f5e:	bf00      	nop
 8001f60:	4809      	ldr	r0, [pc, #36]	@ (8001f88 <ssd1306_WriteCommand+0x34>)
 8001f62:	f001 ff0f 	bl	8003d84 <HAL_I2C_GetState>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b20      	cmp	r3, #32
 8001f6a:	d1f9      	bne.n	8001f60 <ssd1306_WriteCommand+0xc>
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	9301      	str	r3, [sp, #4]
 8001f70:	1dfb      	adds	r3, r7, #7
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	2301      	movs	r3, #1
 8001f76:	2200      	movs	r2, #0
 8001f78:	2178      	movs	r1, #120	@ 0x78
 8001f7a:	4803      	ldr	r0, [pc, #12]	@ (8001f88 <ssd1306_WriteCommand+0x34>)
 8001f7c:	f001 fc04 	bl	8003788 <HAL_I2C_Mem_Write_DMA>
#else
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
#endif
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000204 	.word	0x20000204

08001f8c <ssd1306_WriteData>:


void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af02      	add	r7, sp, #8
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
#ifdef USE_DMA
	while(HAL_I2C_GetState(&SSD1306_I2C_PORT) != HAL_I2C_STATE_READY);
 8001f96:	bf00      	nop
 8001f98:	480a      	ldr	r0, [pc, #40]	@ (8001fc4 <ssd1306_WriteData+0x38>)
 8001f9a:	f001 fef3 	bl	8003d84 <HAL_I2C_GetState>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b20      	cmp	r3, #32
 8001fa2:	d1f9      	bne.n	8001f98 <ssd1306_WriteData+0xc>
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	9301      	str	r3, [sp, #4]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	2301      	movs	r3, #1
 8001fb0:	2240      	movs	r2, #64	@ 0x40
 8001fb2:	2178      	movs	r1, #120	@ 0x78
 8001fb4:	4803      	ldr	r0, [pc, #12]	@ (8001fc4 <ssd1306_WriteData+0x38>)
 8001fb6:	f001 fbe7 	bl	8003788 <HAL_I2C_Mem_Write_DMA>
#else
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
#endif
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000204 	.word	0x20000204

08001fc8 <HAL_I2C_MemTxCpltCallback>:


#ifdef USE_DMA
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == SSD1306_I2C_PORT.Instance)
	{
		//TODO:
	}
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
	...

08001fdc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001fe0:	f7ff ffb2 	bl	8001f48 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001fe4:	2064      	movs	r0, #100	@ 0x64
 8001fe6:	f000 fcef 	bl	80029c8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001fea:	2000      	movs	r0, #0
 8001fec:	f000 f9d6 	bl	800239c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001ff0:	2020      	movs	r0, #32
 8001ff2:	f7ff ffaf 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001ff6:	2000      	movs	r0, #0
 8001ff8:	f7ff ffac 	bl	8001f54 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001ffc:	20b0      	movs	r0, #176	@ 0xb0
 8001ffe:	f7ff ffa9 	bl	8001f54 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002002:	20c8      	movs	r0, #200	@ 0xc8
 8002004:	f7ff ffa6 	bl	8001f54 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002008:	2000      	movs	r0, #0
 800200a:	f7ff ffa3 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800200e:	2010      	movs	r0, #16
 8002010:	f7ff ffa0 	bl	8001f54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002014:	2040      	movs	r0, #64	@ 0x40
 8002016:	f7ff ff9d 	bl	8001f54 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800201a:	20ff      	movs	r0, #255	@ 0xff
 800201c:	f000 f9aa 	bl	8002374 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002020:	20a1      	movs	r0, #161	@ 0xa1
 8002022:	f7ff ff97 	bl	8001f54 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002026:	20a6      	movs	r0, #166	@ 0xa6
 8002028:	f7ff ff94 	bl	8001f54 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800202c:	20a8      	movs	r0, #168	@ 0xa8
 800202e:	f7ff ff91 	bl	8001f54 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002032:	203f      	movs	r0, #63	@ 0x3f
 8002034:	f7ff ff8e 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002038:	20a4      	movs	r0, #164	@ 0xa4
 800203a:	f7ff ff8b 	bl	8001f54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800203e:	20d3      	movs	r0, #211	@ 0xd3
 8002040:	f7ff ff88 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002044:	2000      	movs	r0, #0
 8002046:	f7ff ff85 	bl	8001f54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800204a:	20d5      	movs	r0, #213	@ 0xd5
 800204c:	f7ff ff82 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002050:	20f0      	movs	r0, #240	@ 0xf0
 8002052:	f7ff ff7f 	bl	8001f54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002056:	20d9      	movs	r0, #217	@ 0xd9
 8002058:	f7ff ff7c 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800205c:	2022      	movs	r0, #34	@ 0x22
 800205e:	f7ff ff79 	bl	8001f54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002062:	20da      	movs	r0, #218	@ 0xda
 8002064:	f7ff ff76 	bl	8001f54 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002068:	2012      	movs	r0, #18
 800206a:	f7ff ff73 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800206e:	20db      	movs	r0, #219	@ 0xdb
 8002070:	f7ff ff70 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002074:	2020      	movs	r0, #32
 8002076:	f7ff ff6d 	bl	8001f54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800207a:	208d      	movs	r0, #141	@ 0x8d
 800207c:	f7ff ff6a 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002080:	2014      	movs	r0, #20
 8002082:	f7ff ff67 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002086:	2001      	movs	r0, #1
 8002088:	f000 f988 	bl	800239c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800208c:	2000      	movs	r0, #0
 800208e:	f000 f80f 	bl	80020b0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002092:	f000 f82f 	bl	80020f4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002096:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <ssd1306_Init+0xd0>)
 8002098:	2200      	movs	r2, #0
 800209a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800209c:	4b03      	ldr	r3, [pc, #12]	@ (80020ac <ssd1306_Init+0xd0>)
 800209e:	2200      	movs	r2, #0
 80020a0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80020a2:	4b02      	ldr	r3, [pc, #8]	@ (80020ac <ssd1306_Init+0xd0>)
 80020a4:	2201      	movs	r2, #1
 80020a6:	711a      	strb	r2, [r3, #4]
}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200006d8 	.word	0x200006d8

080020b0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	e00d      	b.n	80020dc <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <ssd1306_Fill+0x1a>
 80020c6:	2100      	movs	r1, #0
 80020c8:	e000      	b.n	80020cc <ssd1306_Fill+0x1c>
 80020ca:	21ff      	movs	r1, #255	@ 0xff
 80020cc:	4a08      	ldr	r2, [pc, #32]	@ (80020f0 <ssd1306_Fill+0x40>)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	4413      	add	r3, r2
 80020d2:	460a      	mov	r2, r1
 80020d4:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	3301      	adds	r3, #1
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020e2:	d3ed      	bcc.n	80020c0 <ssd1306_Fill+0x10>
    }
}
 80020e4:	bf00      	nop
 80020e6:	bf00      	nop
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr
 80020f0:	200002d8 	.word	0x200002d8

080020f4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80020fa:	2300      	movs	r3, #0
 80020fc:	71fb      	strb	r3, [r7, #7]
 80020fe:	e016      	b.n	800212e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	3b50      	subs	r3, #80	@ 0x50
 8002104:	b2db      	uxtb	r3, r3
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ff24 	bl	8001f54 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800210c:	2001      	movs	r0, #1
 800210e:	f7ff ff21 	bl	8001f54 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002112:	2010      	movs	r0, #16
 8002114:	f7ff ff1e 	bl	8001f54 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	01db      	lsls	r3, r3, #7
 800211c:	4a08      	ldr	r2, [pc, #32]	@ (8002140 <ssd1306_UpdateScreen+0x4c>)
 800211e:	4413      	add	r3, r2
 8002120:	2180      	movs	r1, #128	@ 0x80
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff32 	bl	8001f8c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	3301      	adds	r3, #1
 800212c:	71fb      	strb	r3, [r7, #7]
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	2b07      	cmp	r3, #7
 8002132:	d9e5      	bls.n	8002100 <ssd1306_UpdateScreen+0xc>
    }
}
 8002134:	bf00      	nop
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	200002d8 	.word	0x200002d8

08002144 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]
 800214e:	460b      	mov	r3, r1
 8002150:	71bb      	strb	r3, [r7, #6]
 8002152:	4613      	mov	r3, r2
 8002154:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	2b00      	cmp	r3, #0
 800215c:	db3d      	blt.n	80021da <ssd1306_DrawPixel+0x96>
 800215e:	79bb      	ldrb	r3, [r7, #6]
 8002160:	2b3f      	cmp	r3, #63	@ 0x3f
 8002162:	d83a      	bhi.n	80021da <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002164:	797b      	ldrb	r3, [r7, #5]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d11a      	bne.n	80021a0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800216a:	79fa      	ldrb	r2, [r7, #7]
 800216c:	79bb      	ldrb	r3, [r7, #6]
 800216e:	08db      	lsrs	r3, r3, #3
 8002170:	b2d8      	uxtb	r0, r3
 8002172:	4603      	mov	r3, r0
 8002174:	01db      	lsls	r3, r3, #7
 8002176:	4413      	add	r3, r2
 8002178:	4a1a      	ldr	r2, [pc, #104]	@ (80021e4 <ssd1306_DrawPixel+0xa0>)
 800217a:	5cd3      	ldrb	r3, [r2, r3]
 800217c:	b25a      	sxtb	r2, r3
 800217e:	79bb      	ldrb	r3, [r7, #6]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	2101      	movs	r1, #1
 8002186:	fa01 f303 	lsl.w	r3, r1, r3
 800218a:	b25b      	sxtb	r3, r3
 800218c:	4313      	orrs	r3, r2
 800218e:	b259      	sxtb	r1, r3
 8002190:	79fa      	ldrb	r2, [r7, #7]
 8002192:	4603      	mov	r3, r0
 8002194:	01db      	lsls	r3, r3, #7
 8002196:	4413      	add	r3, r2
 8002198:	b2c9      	uxtb	r1, r1
 800219a:	4a12      	ldr	r2, [pc, #72]	@ (80021e4 <ssd1306_DrawPixel+0xa0>)
 800219c:	54d1      	strb	r1, [r2, r3]
 800219e:	e01d      	b.n	80021dc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80021a0:	79fa      	ldrb	r2, [r7, #7]
 80021a2:	79bb      	ldrb	r3, [r7, #6]
 80021a4:	08db      	lsrs	r3, r3, #3
 80021a6:	b2d8      	uxtb	r0, r3
 80021a8:	4603      	mov	r3, r0
 80021aa:	01db      	lsls	r3, r3, #7
 80021ac:	4413      	add	r3, r2
 80021ae:	4a0d      	ldr	r2, [pc, #52]	@ (80021e4 <ssd1306_DrawPixel+0xa0>)
 80021b0:	5cd3      	ldrb	r3, [r2, r3]
 80021b2:	b25a      	sxtb	r2, r3
 80021b4:	79bb      	ldrb	r3, [r7, #6]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	2101      	movs	r1, #1
 80021bc:	fa01 f303 	lsl.w	r3, r1, r3
 80021c0:	b25b      	sxtb	r3, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	b25b      	sxtb	r3, r3
 80021c6:	4013      	ands	r3, r2
 80021c8:	b259      	sxtb	r1, r3
 80021ca:	79fa      	ldrb	r2, [r7, #7]
 80021cc:	4603      	mov	r3, r0
 80021ce:	01db      	lsls	r3, r3, #7
 80021d0:	4413      	add	r3, r2
 80021d2:	b2c9      	uxtb	r1, r1
 80021d4:	4a03      	ldr	r2, [pc, #12]	@ (80021e4 <ssd1306_DrawPixel+0xa0>)
 80021d6:	54d1      	strb	r1, [r2, r3]
 80021d8:	e000      	b.n	80021dc <ssd1306_DrawPixel+0x98>
        return;
 80021da:	bf00      	nop
    }
}
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	200002d8 	.word	0x200002d8

080021e8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80021e8:	b590      	push	{r4, r7, lr}
 80021ea:	b089      	sub	sp, #36	@ 0x24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4604      	mov	r4, r0
 80021f0:	1d38      	adds	r0, r7, #4
 80021f2:	e880 0006 	stmia.w	r0, {r1, r2}
 80021f6:	461a      	mov	r2, r3
 80021f8:	4623      	mov	r3, r4
 80021fa:	73fb      	strb	r3, [r7, #15]
 80021fc:	4613      	mov	r3, r2
 80021fe:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	2b1f      	cmp	r3, #31
 8002204:	d902      	bls.n	800220c <ssd1306_WriteChar+0x24>
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	2b7e      	cmp	r3, #126	@ 0x7e
 800220a:	d901      	bls.n	8002210 <ssd1306_WriteChar+0x28>
        return 0;
 800220c:	2300      	movs	r3, #0
 800220e:	e06c      	b.n	80022ea <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002210:	4b38      	ldr	r3, [pc, #224]	@ (80022f4 <ssd1306_WriteChar+0x10c>)
 8002212:	881b      	ldrh	r3, [r3, #0]
 8002214:	461a      	mov	r2, r3
 8002216:	793b      	ldrb	r3, [r7, #4]
 8002218:	4413      	add	r3, r2
 800221a:	2b80      	cmp	r3, #128	@ 0x80
 800221c:	dc06      	bgt.n	800222c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800221e:	4b35      	ldr	r3, [pc, #212]	@ (80022f4 <ssd1306_WriteChar+0x10c>)
 8002220:	885b      	ldrh	r3, [r3, #2]
 8002222:	461a      	mov	r2, r3
 8002224:	797b      	ldrb	r3, [r7, #5]
 8002226:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002228:	2b40      	cmp	r3, #64	@ 0x40
 800222a:	dd01      	ble.n	8002230 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800222c:	2300      	movs	r3, #0
 800222e:	e05c      	b.n	80022ea <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002230:	2300      	movs	r3, #0
 8002232:	61fb      	str	r3, [r7, #28]
 8002234:	e04c      	b.n	80022d0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002236:	68ba      	ldr	r2, [r7, #8]
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	3b20      	subs	r3, #32
 800223c:	7979      	ldrb	r1, [r7, #5]
 800223e:	fb01 f303 	mul.w	r3, r1, r3
 8002242:	4619      	mov	r1, r3
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	440b      	add	r3, r1
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	4413      	add	r3, r2
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002250:	2300      	movs	r3, #0
 8002252:	61bb      	str	r3, [r7, #24]
 8002254:	e034      	b.n	80022c0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d012      	beq.n	800228c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002266:	4b23      	ldr	r3, [pc, #140]	@ (80022f4 <ssd1306_WriteChar+0x10c>)
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	b2da      	uxtb	r2, r3
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	b2db      	uxtb	r3, r3
 8002270:	4413      	add	r3, r2
 8002272:	b2d8      	uxtb	r0, r3
 8002274:	4b1f      	ldr	r3, [pc, #124]	@ (80022f4 <ssd1306_WriteChar+0x10c>)
 8002276:	885b      	ldrh	r3, [r3, #2]
 8002278:	b2da      	uxtb	r2, r3
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	4413      	add	r3, r2
 8002280:	b2db      	uxtb	r3, r3
 8002282:	7bba      	ldrb	r2, [r7, #14]
 8002284:	4619      	mov	r1, r3
 8002286:	f7ff ff5d 	bl	8002144 <ssd1306_DrawPixel>
 800228a:	e016      	b.n	80022ba <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800228c:	4b19      	ldr	r3, [pc, #100]	@ (80022f4 <ssd1306_WriteChar+0x10c>)
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	b2da      	uxtb	r2, r3
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	4413      	add	r3, r2
 8002298:	b2d8      	uxtb	r0, r3
 800229a:	4b16      	ldr	r3, [pc, #88]	@ (80022f4 <ssd1306_WriteChar+0x10c>)
 800229c:	885b      	ldrh	r3, [r3, #2]
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	b2d9      	uxtb	r1, r3
 80022a8:	7bbb      	ldrb	r3, [r7, #14]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	bf0c      	ite	eq
 80022ae:	2301      	moveq	r3, #1
 80022b0:	2300      	movne	r3, #0
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	461a      	mov	r2, r3
 80022b6:	f7ff ff45 	bl	8002144 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	3301      	adds	r3, #1
 80022be:	61bb      	str	r3, [r7, #24]
 80022c0:	793b      	ldrb	r3, [r7, #4]
 80022c2:	461a      	mov	r2, r3
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d3c5      	bcc.n	8002256 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	3301      	adds	r3, #1
 80022ce:	61fb      	str	r3, [r7, #28]
 80022d0:	797b      	ldrb	r3, [r7, #5]
 80022d2:	461a      	mov	r2, r3
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d3ad      	bcc.n	8002236 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80022da:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <ssd1306_WriteChar+0x10c>)
 80022dc:	881b      	ldrh	r3, [r3, #0]
 80022de:	793a      	ldrb	r2, [r7, #4]
 80022e0:	4413      	add	r3, r2
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	4b03      	ldr	r3, [pc, #12]	@ (80022f4 <ssd1306_WriteChar+0x10c>)
 80022e6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3724      	adds	r7, #36	@ 0x24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd90      	pop	{r4, r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200006d8 	.word	0x200006d8

080022f8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	1d38      	adds	r0, r7, #4
 8002302:	e880 0006 	stmia.w	r0, {r1, r2}
 8002306:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002308:	e012      	b.n	8002330 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	7818      	ldrb	r0, [r3, #0]
 800230e:	78fb      	ldrb	r3, [r7, #3]
 8002310:	1d3a      	adds	r2, r7, #4
 8002312:	ca06      	ldmia	r2, {r1, r2}
 8002314:	f7ff ff68 	bl	80021e8 <ssd1306_WriteChar>
 8002318:	4603      	mov	r3, r0
 800231a:	461a      	mov	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	429a      	cmp	r2, r3
 8002322:	d002      	beq.n	800232a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	e008      	b.n	800233c <ssd1306_WriteString+0x44>
        }
        str++;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	3301      	adds	r3, #1
 800232e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1e8      	bne.n	800230a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	781b      	ldrb	r3, [r3, #0]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	460a      	mov	r2, r1
 800234e:	71fb      	strb	r3, [r7, #7]
 8002350:	4613      	mov	r3, r2
 8002352:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	b29a      	uxth	r2, r3
 8002358:	4b05      	ldr	r3, [pc, #20]	@ (8002370 <ssd1306_SetCursor+0x2c>)
 800235a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800235c:	79bb      	ldrb	r3, [r7, #6]
 800235e:	b29a      	uxth	r2, r3
 8002360:	4b03      	ldr	r3, [pc, #12]	@ (8002370 <ssd1306_SetCursor+0x2c>)
 8002362:	805a      	strh	r2, [r3, #2]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	200006d8 	.word	0x200006d8

08002374 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800237e:	2381      	movs	r3, #129	@ 0x81
 8002380:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002382:	7bfb      	ldrb	r3, [r7, #15]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fde5 	bl	8001f54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff fde1 	bl	8001f54 <ssd1306_WriteCommand>
}
 8002392:	bf00      	nop
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80023ac:	23af      	movs	r3, #175	@ 0xaf
 80023ae:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80023b0:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <ssd1306_SetDisplayOn+0x38>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	715a      	strb	r2, [r3, #5]
 80023b6:	e004      	b.n	80023c2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80023b8:	23ae      	movs	r3, #174	@ 0xae
 80023ba:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80023bc:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <ssd1306_SetDisplayOn+0x38>)
 80023be:	2200      	movs	r2, #0
 80023c0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80023c2:	7bfb      	ldrb	r3, [r7, #15]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff fdc5 	bl	8001f54 <ssd1306_WriteCommand>
}
 80023ca:	bf00      	nop
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200006d8 	.word	0x200006d8

080023d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023de:	4b15      	ldr	r3, [pc, #84]	@ (8002434 <HAL_MspInit+0x5c>)
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	4a14      	ldr	r2, [pc, #80]	@ (8002434 <HAL_MspInit+0x5c>)
 80023e4:	f043 0301 	orr.w	r3, r3, #1
 80023e8:	6193      	str	r3, [r2, #24]
 80023ea:	4b12      	ldr	r3, [pc, #72]	@ (8002434 <HAL_MspInit+0x5c>)
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	60bb      	str	r3, [r7, #8]
 80023f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002434 <HAL_MspInit+0x5c>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002434 <HAL_MspInit+0x5c>)
 80023fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002400:	61d3      	str	r3, [r2, #28]
 8002402:	4b0c      	ldr	r3, [pc, #48]	@ (8002434 <HAL_MspInit+0x5c>)
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240a:	607b      	str	r3, [r7, #4]
 800240c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800240e:	4b0a      	ldr	r3, [pc, #40]	@ (8002438 <HAL_MspInit+0x60>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	4a04      	ldr	r2, [pc, #16]	@ (8002438 <HAL_MspInit+0x60>)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800242a:	bf00      	nop
 800242c:	3714      	adds	r7, #20
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr
 8002434:	40021000 	.word	0x40021000
 8002438:	40010000 	.word	0x40010000

0800243c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002440:	bf00      	nop
 8002442:	e7fd      	b.n	8002440 <NMI_Handler+0x4>

08002444 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <HardFault_Handler+0x4>

0800244c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002450:	bf00      	nop
 8002452:	e7fd      	b.n	8002450 <MemManage_Handler+0x4>

08002454 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <BusFault_Handler+0x4>

0800245c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <UsageFault_Handler+0x4>

08002464 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr

08002470 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr

0800247c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800248c:	f000 fa80 	bl	8002990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}

08002494 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(A_SW_Pin);
 8002498:	2001      	movs	r0, #1
 800249a:	f001 f805 	bl	80034a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B_SW_Pin);
 80024a6:	2002      	movs	r0, #2
 80024a8:	f000 fffe 	bl	80034a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C_SW_Pin);
 80024b4:	2010      	movs	r0, #16
 80024b6:	f000 fff7 	bl	80034a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
	...

080024c0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80024c4:	4802      	ldr	r0, [pc, #8]	@ (80024d0 <DMA1_Channel6_IRQHandler+0x10>)
 80024c6:	f000 fce3 	bl	8002e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000258 	.word	0x20000258

080024d4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROT_SW_Pin);
 80024d8:	2020      	movs	r0, #32
 80024da:	f000 ffe5 	bl	80034a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
	...

080024e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024e8:	4802      	ldr	r0, [pc, #8]	@ (80024f4 <TIM3_IRQHandler+0x10>)
 80024ea:	f003 fedd 	bl	80062a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	200006e4 	.word	0x200006e4

080024f8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80024fc:	4802      	ldr	r0, [pc, #8]	@ (8002508 <I2C1_EV_IRQHandler+0x10>)
 80024fe:	f001 fa99 	bl	8003a34 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	20000204 	.word	0x20000204

0800250c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return 1;
 8002510:	2301      	movs	r3, #1
}
 8002512:	4618      	mov	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr

0800251a <_kill>:

int _kill(int pid, int sig)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b082      	sub	sp, #8
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
 8002522:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002524:	f005 fac2 	bl	8007aac <__errno>
 8002528:	4603      	mov	r3, r0
 800252a:	2216      	movs	r2, #22
 800252c:	601a      	str	r2, [r3, #0]
  return -1;
 800252e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <_exit>:

void _exit (int status)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002542:	f04f 31ff 	mov.w	r1, #4294967295
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7ff ffe7 	bl	800251a <_kill>
  while (1) {}    /* Make sure we hang here */
 800254c:	bf00      	nop
 800254e:	e7fd      	b.n	800254c <_exit+0x12>

08002550 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	e00a      	b.n	8002578 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002562:	f3af 8000 	nop.w
 8002566:	4601      	mov	r1, r0
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	1c5a      	adds	r2, r3, #1
 800256c:	60ba      	str	r2, [r7, #8]
 800256e:	b2ca      	uxtb	r2, r1
 8002570:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	3301      	adds	r3, #1
 8002576:	617b      	str	r3, [r7, #20]
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	429a      	cmp	r2, r3
 800257e:	dbf0      	blt.n	8002562 <_read+0x12>
  }

  return len;
 8002580:	687b      	ldr	r3, [r7, #4]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3718      	adds	r7, #24
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b086      	sub	sp, #24
 800258e:	af00      	add	r7, sp, #0
 8002590:	60f8      	str	r0, [r7, #12]
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002596:	2300      	movs	r3, #0
 8002598:	617b      	str	r3, [r7, #20]
 800259a:	e009      	b.n	80025b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	1c5a      	adds	r2, r3, #1
 80025a0:	60ba      	str	r2, [r7, #8]
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7fe fe45 	bl	8001234 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	3301      	adds	r3, #1
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	dbf1      	blt.n	800259c <_write+0x12>
  }
  return len;
 80025b8:	687b      	ldr	r3, [r7, #4]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3718      	adds	r7, #24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <_close>:

int _close(int file)
{
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025e8:	605a      	str	r2, [r3, #4]
  return 0;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bc80      	pop	{r7}
 80025f4:	4770      	bx	lr

080025f6 <_isatty>:

int _isatty(int file)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b083      	sub	sp, #12
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025fe:	2301      	movs	r3, #1
}
 8002600:	4618      	mov	r0, r3
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr

0800260a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800260a:	b480      	push	{r7}
 800260c:	b085      	sub	sp, #20
 800260e:	af00      	add	r7, sp, #0
 8002610:	60f8      	str	r0, [r7, #12]
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr
	...

08002624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800262c:	4a14      	ldr	r2, [pc, #80]	@ (8002680 <_sbrk+0x5c>)
 800262e:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <_sbrk+0x60>)
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002638:	4b13      	ldr	r3, [pc, #76]	@ (8002688 <_sbrk+0x64>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d102      	bne.n	8002646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002640:	4b11      	ldr	r3, [pc, #68]	@ (8002688 <_sbrk+0x64>)
 8002642:	4a12      	ldr	r2, [pc, #72]	@ (800268c <_sbrk+0x68>)
 8002644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002646:	4b10      	ldr	r3, [pc, #64]	@ (8002688 <_sbrk+0x64>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	429a      	cmp	r2, r3
 8002652:	d207      	bcs.n	8002664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002654:	f005 fa2a 	bl	8007aac <__errno>
 8002658:	4603      	mov	r3, r0
 800265a:	220c      	movs	r2, #12
 800265c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800265e:	f04f 33ff 	mov.w	r3, #4294967295
 8002662:	e009      	b.n	8002678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002664:	4b08      	ldr	r3, [pc, #32]	@ (8002688 <_sbrk+0x64>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800266a:	4b07      	ldr	r3, [pc, #28]	@ (8002688 <_sbrk+0x64>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4413      	add	r3, r2
 8002672:	4a05      	ldr	r2, [pc, #20]	@ (8002688 <_sbrk+0x64>)
 8002674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002676:	68fb      	ldr	r3, [r7, #12]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	20005000 	.word	0x20005000
 8002684:	00000400 	.word	0x00000400
 8002688:	200006e0 	.word	0x200006e0
 800268c:	200008c8 	.word	0x200008c8

08002690 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr

0800269c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08c      	sub	sp, #48	@ 0x30
 80026a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026a2:	f107 030c 	add.w	r3, r7, #12
 80026a6:	2224      	movs	r2, #36	@ 0x24
 80026a8:	2100      	movs	r1, #0
 80026aa:	4618      	mov	r0, r3
 80026ac:	f005 f9ab 	bl	8007a06 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b0:	1d3b      	adds	r3, r7, #4
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026b8:	4b20      	ldr	r3, [pc, #128]	@ (800273c <MX_TIM3_Init+0xa0>)
 80026ba:	4a21      	ldr	r2, [pc, #132]	@ (8002740 <MX_TIM3_Init+0xa4>)
 80026bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80026be:	4b1f      	ldr	r3, [pc, #124]	@ (800273c <MX_TIM3_Init+0xa0>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c4:	4b1d      	ldr	r3, [pc, #116]	@ (800273c <MX_TIM3_Init+0xa0>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80026ca:	4b1c      	ldr	r3, [pc, #112]	@ (800273c <MX_TIM3_Init+0xa0>)
 80026cc:	2263      	movs	r2, #99	@ 0x63
 80026ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026d0:	4b1a      	ldr	r3, [pc, #104]	@ (800273c <MX_TIM3_Init+0xa0>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d6:	4b19      	ldr	r3, [pc, #100]	@ (800273c <MX_TIM3_Init+0xa0>)
 80026d8:	2200      	movs	r2, #0
 80026da:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80026dc:	2303      	movs	r3, #3
 80026de:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026e0:	2300      	movs	r3, #0
 80026e2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026e4:	2301      	movs	r3, #1
 80026e6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80026e8:	2300      	movs	r3, #0
 80026ea:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80026ec:	230a      	movs	r3, #10
 80026ee:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80026f0:	2300      	movs	r3, #0
 80026f2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80026f4:	2301      	movs	r3, #1
 80026f6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80026f8:	2300      	movs	r3, #0
 80026fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80026fc:	2300      	movs	r3, #0
 80026fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002700:	f107 030c 	add.w	r3, r7, #12
 8002704:	4619      	mov	r1, r3
 8002706:	480d      	ldr	r0, [pc, #52]	@ (800273c <MX_TIM3_Init+0xa0>)
 8002708:	f003 fc7e 	bl	8006008 <HAL_TIM_Encoder_Init>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8002712:	f7ff fc13 	bl	8001f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800271e:	1d3b      	adds	r3, r7, #4
 8002720:	4619      	mov	r1, r3
 8002722:	4806      	ldr	r0, [pc, #24]	@ (800273c <MX_TIM3_Init+0xa0>)
 8002724:	f003 ff72 	bl	800660c <HAL_TIMEx_MasterConfigSynchronization>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800272e:	f7ff fc05 	bl	8001f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002732:	bf00      	nop
 8002734:	3730      	adds	r7, #48	@ 0x30
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	200006e4 	.word	0x200006e4
 8002740:	40000400 	.word	0x40000400

08002744 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800274c:	f107 0310 	add.w	r3, r7, #16
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a19      	ldr	r2, [pc, #100]	@ (80027c4 <HAL_TIM_Encoder_MspInit+0x80>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d12b      	bne.n	80027bc <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002764:	4b18      	ldr	r3, [pc, #96]	@ (80027c8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	4a17      	ldr	r2, [pc, #92]	@ (80027c8 <HAL_TIM_Encoder_MspInit+0x84>)
 800276a:	f043 0302 	orr.w	r3, r3, #2
 800276e:	61d3      	str	r3, [r2, #28]
 8002770:	4b15      	ldr	r3, [pc, #84]	@ (80027c8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002772:	69db      	ldr	r3, [r3, #28]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277c:	4b12      	ldr	r3, [pc, #72]	@ (80027c8 <HAL_TIM_Encoder_MspInit+0x84>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	4a11      	ldr	r2, [pc, #68]	@ (80027c8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002782:	f043 0304 	orr.w	r3, r3, #4
 8002786:	6193      	str	r3, [r2, #24]
 8002788:	4b0f      	ldr	r3, [pc, #60]	@ (80027c8 <HAL_TIM_Encoder_MspInit+0x84>)
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ROT_A_Pin|ROT_B_Pin;
 8002794:	23c0      	movs	r3, #192	@ 0xc0
 8002796:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279c:	2300      	movs	r3, #0
 800279e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027a0:	f107 0310 	add.w	r3, r7, #16
 80027a4:	4619      	mov	r1, r3
 80027a6:	4809      	ldr	r0, [pc, #36]	@ (80027cc <HAL_TIM_Encoder_MspInit+0x88>)
 80027a8:	f000 fcb2 	bl	8003110 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027ac:	2200      	movs	r2, #0
 80027ae:	2100      	movs	r1, #0
 80027b0:	201d      	movs	r0, #29
 80027b2:	f000 fa04 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80027b6:	201d      	movs	r0, #29
 80027b8:	f000 fa1d 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80027bc:	bf00      	nop
 80027be:	3720      	adds	r7, #32
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40000400 	.word	0x40000400
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40010800 	.word	0x40010800

080027d0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027d4:	4b11      	ldr	r3, [pc, #68]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 80027d6:	4a12      	ldr	r2, [pc, #72]	@ (8002820 <MX_USART2_UART_Init+0x50>)
 80027d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80027da:	4b10      	ldr	r3, [pc, #64]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 80027dc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80027e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027e2:	4b0e      	ldr	r3, [pc, #56]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027e8:	4b0c      	ldr	r3, [pc, #48]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027ee:	4b0b      	ldr	r3, [pc, #44]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027f4:	4b09      	ldr	r3, [pc, #36]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 80027f6:	220c      	movs	r2, #12
 80027f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027fa:	4b08      	ldr	r3, [pc, #32]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002800:	4b06      	ldr	r3, [pc, #24]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 8002802:	2200      	movs	r2, #0
 8002804:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002806:	4805      	ldr	r0, [pc, #20]	@ (800281c <MX_USART2_UART_Init+0x4c>)
 8002808:	f003 ff70 	bl	80066ec <HAL_UART_Init>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002812:	f7ff fb93 	bl	8001f3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	2000072c 	.word	0x2000072c
 8002820:	40004400 	.word	0x40004400

08002824 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 0310 	add.w	r3, r7, #16
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a1b      	ldr	r2, [pc, #108]	@ (80028ac <HAL_UART_MspInit+0x88>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d12f      	bne.n	80028a4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002844:	4b1a      	ldr	r3, [pc, #104]	@ (80028b0 <HAL_UART_MspInit+0x8c>)
 8002846:	69db      	ldr	r3, [r3, #28]
 8002848:	4a19      	ldr	r2, [pc, #100]	@ (80028b0 <HAL_UART_MspInit+0x8c>)
 800284a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800284e:	61d3      	str	r3, [r2, #28]
 8002850:	4b17      	ldr	r3, [pc, #92]	@ (80028b0 <HAL_UART_MspInit+0x8c>)
 8002852:	69db      	ldr	r3, [r3, #28]
 8002854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800285c:	4b14      	ldr	r3, [pc, #80]	@ (80028b0 <HAL_UART_MspInit+0x8c>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	4a13      	ldr	r2, [pc, #76]	@ (80028b0 <HAL_UART_MspInit+0x8c>)
 8002862:	f043 0304 	orr.w	r3, r3, #4
 8002866:	6193      	str	r3, [r2, #24]
 8002868:	4b11      	ldr	r3, [pc, #68]	@ (80028b0 <HAL_UART_MspInit+0x8c>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002874:	2304      	movs	r3, #4
 8002876:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800287c:	2303      	movs	r3, #3
 800287e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002880:	f107 0310 	add.w	r3, r7, #16
 8002884:	4619      	mov	r1, r3
 8002886:	480b      	ldr	r0, [pc, #44]	@ (80028b4 <HAL_UART_MspInit+0x90>)
 8002888:	f000 fc42 	bl	8003110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800288c:	2308      	movs	r3, #8
 800288e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002894:	2300      	movs	r3, #0
 8002896:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002898:	f107 0310 	add.w	r3, r7, #16
 800289c:	4619      	mov	r1, r3
 800289e:	4805      	ldr	r0, [pc, #20]	@ (80028b4 <HAL_UART_MspInit+0x90>)
 80028a0:	f000 fc36 	bl	8003110 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80028a4:	bf00      	nop
 80028a6:	3720      	adds	r7, #32
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40004400 	.word	0x40004400
 80028b0:	40021000 	.word	0x40021000
 80028b4:	40010800 	.word	0x40010800

080028b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028b8:	f7ff feea 	bl	8002690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028bc:	480b      	ldr	r0, [pc, #44]	@ (80028ec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80028be:	490c      	ldr	r1, [pc, #48]	@ (80028f0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80028c0:	4a0c      	ldr	r2, [pc, #48]	@ (80028f4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80028c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028c4:	e002      	b.n	80028cc <LoopCopyDataInit>

080028c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028ca:	3304      	adds	r3, #4

080028cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d0:	d3f9      	bcc.n	80028c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028d2:	4a09      	ldr	r2, [pc, #36]	@ (80028f8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80028d4:	4c09      	ldr	r4, [pc, #36]	@ (80028fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028d8:	e001      	b.n	80028de <LoopFillZerobss>

080028da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028dc:	3204      	adds	r2, #4

080028de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e0:	d3fb      	bcc.n	80028da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028e2:	f005 f8e9 	bl	8007ab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028e6:	f7fe fcb7 	bl	8001258 <main>
  bx lr
 80028ea:	4770      	bx	lr
  ldr r0, =_sdata
 80028ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028f0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80028f4:	0800bea8 	.word	0x0800bea8
  ldr r2, =_sbss
 80028f8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80028fc:	200008c4 	.word	0x200008c4

08002900 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002900:	e7fe      	b.n	8002900 <ADC1_2_IRQHandler>
	...

08002904 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002908:	4b08      	ldr	r3, [pc, #32]	@ (800292c <HAL_Init+0x28>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a07      	ldr	r2, [pc, #28]	@ (800292c <HAL_Init+0x28>)
 800290e:	f043 0310 	orr.w	r3, r3, #16
 8002912:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002914:	2003      	movs	r0, #3
 8002916:	f000 f947 	bl	8002ba8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800291a:	200f      	movs	r0, #15
 800291c:	f000 f808 	bl	8002930 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002920:	f7ff fd5a 	bl	80023d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40022000 	.word	0x40022000

08002930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002938:	4b12      	ldr	r3, [pc, #72]	@ (8002984 <HAL_InitTick+0x54>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4b12      	ldr	r3, [pc, #72]	@ (8002988 <HAL_InitTick+0x58>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	4619      	mov	r1, r3
 8002942:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002946:	fbb3 f3f1 	udiv	r3, r3, r1
 800294a:	fbb2 f3f3 	udiv	r3, r2, r3
 800294e:	4618      	mov	r0, r3
 8002950:	f000 f95f 	bl	8002c12 <HAL_SYSTICK_Config>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e00e      	b.n	800297c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2b0f      	cmp	r3, #15
 8002962:	d80a      	bhi.n	800297a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002964:	2200      	movs	r2, #0
 8002966:	6879      	ldr	r1, [r7, #4]
 8002968:	f04f 30ff 	mov.w	r0, #4294967295
 800296c:	f000 f927 	bl	8002bbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002970:	4a06      	ldr	r2, [pc, #24]	@ (800298c <HAL_InitTick+0x5c>)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	e000      	b.n	800297c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
}
 800297c:	4618      	mov	r0, r3
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	20000014 	.word	0x20000014
 8002988:	2000001c 	.word	0x2000001c
 800298c:	20000018 	.word	0x20000018

08002990 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002994:	4b05      	ldr	r3, [pc, #20]	@ (80029ac <HAL_IncTick+0x1c>)
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	461a      	mov	r2, r3
 800299a:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <HAL_IncTick+0x20>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4413      	add	r3, r2
 80029a0:	4a03      	ldr	r2, [pc, #12]	@ (80029b0 <HAL_IncTick+0x20>)
 80029a2:	6013      	str	r3, [r2, #0]
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr
 80029ac:	2000001c 	.word	0x2000001c
 80029b0:	20000774 	.word	0x20000774

080029b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return uwTick;
 80029b8:	4b02      	ldr	r3, [pc, #8]	@ (80029c4 <HAL_GetTick+0x10>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	20000774 	.word	0x20000774

080029c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029d0:	f7ff fff0 	bl	80029b4 <HAL_GetTick>
 80029d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e0:	d005      	beq.n	80029ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029e2:	4b0a      	ldr	r3, [pc, #40]	@ (8002a0c <HAL_Delay+0x44>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4413      	add	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029ee:	bf00      	nop
 80029f0:	f7ff ffe0 	bl	80029b4 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d8f7      	bhi.n	80029f0 <HAL_Delay+0x28>
  {
  }
}
 8002a00:	bf00      	nop
 8002a02:	bf00      	nop
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	2000001c 	.word	0x2000001c

08002a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a20:	4b0c      	ldr	r3, [pc, #48]	@ (8002a54 <__NVIC_SetPriorityGrouping+0x44>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a42:	4a04      	ldr	r2, [pc, #16]	@ (8002a54 <__NVIC_SetPriorityGrouping+0x44>)
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	60d3      	str	r3, [r2, #12]
}
 8002a48:	bf00      	nop
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	e000ed00 	.word	0xe000ed00

08002a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a5c:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <__NVIC_GetPriorityGrouping+0x18>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	0a1b      	lsrs	r3, r3, #8
 8002a62:	f003 0307 	and.w	r3, r3, #7
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	e000ed00 	.word	0xe000ed00

08002a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	db0b      	blt.n	8002a9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	f003 021f 	and.w	r2, r3, #31
 8002a8c:	4906      	ldr	r1, [pc, #24]	@ (8002aa8 <__NVIC_EnableIRQ+0x34>)
 8002a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a92:	095b      	lsrs	r3, r3, #5
 8002a94:	2001      	movs	r0, #1
 8002a96:	fa00 f202 	lsl.w	r2, r0, r2
 8002a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bc80      	pop	{r7}
 8002aa6:	4770      	bx	lr
 8002aa8:	e000e100 	.word	0xe000e100

08002aac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	6039      	str	r1, [r7, #0]
 8002ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	db0a      	blt.n	8002ad6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	490c      	ldr	r1, [pc, #48]	@ (8002af8 <__NVIC_SetPriority+0x4c>)
 8002ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aca:	0112      	lsls	r2, r2, #4
 8002acc:	b2d2      	uxtb	r2, r2
 8002ace:	440b      	add	r3, r1
 8002ad0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ad4:	e00a      	b.n	8002aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	b2da      	uxtb	r2, r3
 8002ada:	4908      	ldr	r1, [pc, #32]	@ (8002afc <__NVIC_SetPriority+0x50>)
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	f003 030f 	and.w	r3, r3, #15
 8002ae2:	3b04      	subs	r3, #4
 8002ae4:	0112      	lsls	r2, r2, #4
 8002ae6:	b2d2      	uxtb	r2, r2
 8002ae8:	440b      	add	r3, r1
 8002aea:	761a      	strb	r2, [r3, #24]
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	e000e100 	.word	0xe000e100
 8002afc:	e000ed00 	.word	0xe000ed00

08002b00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b089      	sub	sp, #36	@ 0x24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	f1c3 0307 	rsb	r3, r3, #7
 8002b1a:	2b04      	cmp	r3, #4
 8002b1c:	bf28      	it	cs
 8002b1e:	2304      	movcs	r3, #4
 8002b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	3304      	adds	r3, #4
 8002b26:	2b06      	cmp	r3, #6
 8002b28:	d902      	bls.n	8002b30 <NVIC_EncodePriority+0x30>
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	3b03      	subs	r3, #3
 8002b2e:	e000      	b.n	8002b32 <NVIC_EncodePriority+0x32>
 8002b30:	2300      	movs	r3, #0
 8002b32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b34:	f04f 32ff 	mov.w	r2, #4294967295
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3e:	43da      	mvns	r2, r3
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	401a      	ands	r2, r3
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b48:	f04f 31ff 	mov.w	r1, #4294967295
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b52:	43d9      	mvns	r1, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b58:	4313      	orrs	r3, r2
         );
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3724      	adds	r7, #36	@ 0x24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr

08002b64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b74:	d301      	bcc.n	8002b7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b76:	2301      	movs	r3, #1
 8002b78:	e00f      	b.n	8002b9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b82:	210f      	movs	r1, #15
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	f7ff ff90 	bl	8002aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b92:	4b04      	ldr	r3, [pc, #16]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b94:	2207      	movs	r2, #7
 8002b96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	e000e010 	.word	0xe000e010

08002ba8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f7ff ff2d 	bl	8002a10 <__NVIC_SetPriorityGrouping>
}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b086      	sub	sp, #24
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	60b9      	str	r1, [r7, #8]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bd0:	f7ff ff42 	bl	8002a58 <__NVIC_GetPriorityGrouping>
 8002bd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	68b9      	ldr	r1, [r7, #8]
 8002bda:	6978      	ldr	r0, [r7, #20]
 8002bdc:	f7ff ff90 	bl	8002b00 <NVIC_EncodePriority>
 8002be0:	4602      	mov	r2, r0
 8002be2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002be6:	4611      	mov	r1, r2
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff ff5f 	bl	8002aac <__NVIC_SetPriority>
}
 8002bee:	bf00      	nop
 8002bf0:	3718      	adds	r7, #24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b082      	sub	sp, #8
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff ff35 	bl	8002a74 <__NVIC_EnableIRQ>
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b082      	sub	sp, #8
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff ffa2 	bl	8002b64 <SysTick_Config>
 8002c20:	4603      	mov	r3, r0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e043      	b.n	8002cca <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	461a      	mov	r2, r3
 8002c48:	4b22      	ldr	r3, [pc, #136]	@ (8002cd4 <HAL_DMA_Init+0xa8>)
 8002c4a:	4413      	add	r3, r2
 8002c4c:	4a22      	ldr	r2, [pc, #136]	@ (8002cd8 <HAL_DMA_Init+0xac>)
 8002c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c52:	091b      	lsrs	r3, r3, #4
 8002c54:	009a      	lsls	r2, r3, #2
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a1f      	ldr	r2, [pc, #124]	@ (8002cdc <HAL_DMA_Init+0xb0>)
 8002c5e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2202      	movs	r2, #2
 8002c64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c76:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002c7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002c84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3714      	adds	r7, #20
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr
 8002cd4:	bffdfff8 	.word	0xbffdfff8
 8002cd8:	cccccccd 	.word	0xcccccccd
 8002cdc:	40020000 	.word	0x40020000

08002ce0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
 8002cec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d101      	bne.n	8002d00 <HAL_DMA_Start_IT+0x20>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	e04b      	b.n	8002d98 <HAL_DMA_Start_IT+0xb8>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d13a      	bne.n	8002d8a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2202      	movs	r2, #2
 8002d18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0201 	bic.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	68b9      	ldr	r1, [r7, #8]
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	f000 f9bc 	bl	80030b6 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d008      	beq.n	8002d58 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f042 020e 	orr.w	r2, r2, #14
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	e00f      	b.n	8002d78 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 0204 	bic.w	r2, r2, #4
 8002d66:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 020a 	orr.w	r2, r2, #10
 8002d76:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0201 	orr.w	r2, r2, #1
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	e005      	b.n	8002d96 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d92:	2302      	movs	r3, #2
 8002d94:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002da8:	2300      	movs	r3, #0
 8002daa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d005      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2204      	movs	r2, #4
 8002dbc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	73fb      	strb	r3, [r7, #15]
 8002dc2:	e051      	b.n	8002e68 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 020e 	bic.w	r2, r2, #14
 8002dd2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 0201 	bic.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a22      	ldr	r2, [pc, #136]	@ (8002e74 <HAL_DMA_Abort_IT+0xd4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d029      	beq.n	8002e42 <HAL_DMA_Abort_IT+0xa2>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a21      	ldr	r2, [pc, #132]	@ (8002e78 <HAL_DMA_Abort_IT+0xd8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d022      	beq.n	8002e3e <HAL_DMA_Abort_IT+0x9e>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a1f      	ldr	r2, [pc, #124]	@ (8002e7c <HAL_DMA_Abort_IT+0xdc>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d01a      	beq.n	8002e38 <HAL_DMA_Abort_IT+0x98>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a1e      	ldr	r2, [pc, #120]	@ (8002e80 <HAL_DMA_Abort_IT+0xe0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d012      	beq.n	8002e32 <HAL_DMA_Abort_IT+0x92>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a1c      	ldr	r2, [pc, #112]	@ (8002e84 <HAL_DMA_Abort_IT+0xe4>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d00a      	beq.n	8002e2c <HAL_DMA_Abort_IT+0x8c>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8002e88 <HAL_DMA_Abort_IT+0xe8>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d102      	bne.n	8002e26 <HAL_DMA_Abort_IT+0x86>
 8002e20:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002e24:	e00e      	b.n	8002e44 <HAL_DMA_Abort_IT+0xa4>
 8002e26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e2a:	e00b      	b.n	8002e44 <HAL_DMA_Abort_IT+0xa4>
 8002e2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e30:	e008      	b.n	8002e44 <HAL_DMA_Abort_IT+0xa4>
 8002e32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e36:	e005      	b.n	8002e44 <HAL_DMA_Abort_IT+0xa4>
 8002e38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e3c:	e002      	b.n	8002e44 <HAL_DMA_Abort_IT+0xa4>
 8002e3e:	2310      	movs	r3, #16
 8002e40:	e000      	b.n	8002e44 <HAL_DMA_Abort_IT+0xa4>
 8002e42:	2301      	movs	r3, #1
 8002e44:	4a11      	ldr	r2, [pc, #68]	@ (8002e8c <HAL_DMA_Abort_IT+0xec>)
 8002e46:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	4798      	blx	r3
    } 
  }
  return status;
 8002e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40020008 	.word	0x40020008
 8002e78:	4002001c 	.word	0x4002001c
 8002e7c:	40020030 	.word	0x40020030
 8002e80:	40020044 	.word	0x40020044
 8002e84:	40020058 	.word	0x40020058
 8002e88:	4002006c 	.word	0x4002006c
 8002e8c:	40020000 	.word	0x40020000

08002e90 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eac:	2204      	movs	r2, #4
 8002eae:	409a      	lsls	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d04f      	beq.n	8002f58 <HAL_DMA_IRQHandler+0xc8>
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d04a      	beq.n	8002f58 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0320 	and.w	r3, r3, #32
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d107      	bne.n	8002ee0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f022 0204 	bic.w	r2, r2, #4
 8002ede:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a66      	ldr	r2, [pc, #408]	@ (8003080 <HAL_DMA_IRQHandler+0x1f0>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d029      	beq.n	8002f3e <HAL_DMA_IRQHandler+0xae>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a65      	ldr	r2, [pc, #404]	@ (8003084 <HAL_DMA_IRQHandler+0x1f4>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d022      	beq.n	8002f3a <HAL_DMA_IRQHandler+0xaa>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a63      	ldr	r2, [pc, #396]	@ (8003088 <HAL_DMA_IRQHandler+0x1f8>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d01a      	beq.n	8002f34 <HAL_DMA_IRQHandler+0xa4>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a62      	ldr	r2, [pc, #392]	@ (800308c <HAL_DMA_IRQHandler+0x1fc>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d012      	beq.n	8002f2e <HAL_DMA_IRQHandler+0x9e>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a60      	ldr	r2, [pc, #384]	@ (8003090 <HAL_DMA_IRQHandler+0x200>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d00a      	beq.n	8002f28 <HAL_DMA_IRQHandler+0x98>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a5f      	ldr	r2, [pc, #380]	@ (8003094 <HAL_DMA_IRQHandler+0x204>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d102      	bne.n	8002f22 <HAL_DMA_IRQHandler+0x92>
 8002f1c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002f20:	e00e      	b.n	8002f40 <HAL_DMA_IRQHandler+0xb0>
 8002f22:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002f26:	e00b      	b.n	8002f40 <HAL_DMA_IRQHandler+0xb0>
 8002f28:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002f2c:	e008      	b.n	8002f40 <HAL_DMA_IRQHandler+0xb0>
 8002f2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f32:	e005      	b.n	8002f40 <HAL_DMA_IRQHandler+0xb0>
 8002f34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f38:	e002      	b.n	8002f40 <HAL_DMA_IRQHandler+0xb0>
 8002f3a:	2340      	movs	r3, #64	@ 0x40
 8002f3c:	e000      	b.n	8002f40 <HAL_DMA_IRQHandler+0xb0>
 8002f3e:	2304      	movs	r3, #4
 8002f40:	4a55      	ldr	r2, [pc, #340]	@ (8003098 <HAL_DMA_IRQHandler+0x208>)
 8002f42:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 8094 	beq.w	8003076 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002f56:	e08e      	b.n	8003076 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d056      	beq.n	8003016 <HAL_DMA_IRQHandler+0x186>
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d051      	beq.n	8003016 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0320 	and.w	r3, r3, #32
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10b      	bne.n	8002f98 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 020a 	bic.w	r2, r2, #10
 8002f8e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a38      	ldr	r2, [pc, #224]	@ (8003080 <HAL_DMA_IRQHandler+0x1f0>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d029      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x166>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a37      	ldr	r2, [pc, #220]	@ (8003084 <HAL_DMA_IRQHandler+0x1f4>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d022      	beq.n	8002ff2 <HAL_DMA_IRQHandler+0x162>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a35      	ldr	r2, [pc, #212]	@ (8003088 <HAL_DMA_IRQHandler+0x1f8>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d01a      	beq.n	8002fec <HAL_DMA_IRQHandler+0x15c>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a34      	ldr	r2, [pc, #208]	@ (800308c <HAL_DMA_IRQHandler+0x1fc>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d012      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0x156>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a32      	ldr	r2, [pc, #200]	@ (8003090 <HAL_DMA_IRQHandler+0x200>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d00a      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x150>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a31      	ldr	r2, [pc, #196]	@ (8003094 <HAL_DMA_IRQHandler+0x204>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d102      	bne.n	8002fda <HAL_DMA_IRQHandler+0x14a>
 8002fd4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002fd8:	e00e      	b.n	8002ff8 <HAL_DMA_IRQHandler+0x168>
 8002fda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fde:	e00b      	b.n	8002ff8 <HAL_DMA_IRQHandler+0x168>
 8002fe0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fe4:	e008      	b.n	8002ff8 <HAL_DMA_IRQHandler+0x168>
 8002fe6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fea:	e005      	b.n	8002ff8 <HAL_DMA_IRQHandler+0x168>
 8002fec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ff0:	e002      	b.n	8002ff8 <HAL_DMA_IRQHandler+0x168>
 8002ff2:	2320      	movs	r3, #32
 8002ff4:	e000      	b.n	8002ff8 <HAL_DMA_IRQHandler+0x168>
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	4a27      	ldr	r2, [pc, #156]	@ (8003098 <HAL_DMA_IRQHandler+0x208>)
 8002ffa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003008:	2b00      	cmp	r3, #0
 800300a:	d034      	beq.n	8003076 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003014:	e02f      	b.n	8003076 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	2208      	movs	r2, #8
 800301c:	409a      	lsls	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4013      	ands	r3, r2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d028      	beq.n	8003078 <HAL_DMA_IRQHandler+0x1e8>
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	f003 0308 	and.w	r3, r3, #8
 800302c:	2b00      	cmp	r3, #0
 800302e:	d023      	beq.n	8003078 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f022 020e 	bic.w	r2, r2, #14
 800303e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003048:	2101      	movs	r1, #1
 800304a:	fa01 f202 	lsl.w	r2, r1, r2
 800304e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306a:	2b00      	cmp	r3, #0
 800306c:	d004      	beq.n	8003078 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	4798      	blx	r3
    }
  }
  return;
 8003076:	bf00      	nop
 8003078:	bf00      	nop
}
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40020008 	.word	0x40020008
 8003084:	4002001c 	.word	0x4002001c
 8003088:	40020030 	.word	0x40020030
 800308c:	40020044 	.word	0x40020044
 8003090:	40020058 	.word	0x40020058
 8003094:	4002006c 	.word	0x4002006c
 8003098:	40020000 	.word	0x40020000

0800309c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030aa:	b2db      	uxtb	r3, r3
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr

080030b6 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030b6:	b480      	push	{r7}
 80030b8:	b085      	sub	sp, #20
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	60f8      	str	r0, [r7, #12]
 80030be:	60b9      	str	r1, [r7, #8]
 80030c0:	607a      	str	r2, [r7, #4]
 80030c2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030cc:	2101      	movs	r1, #1
 80030ce:	fa01 f202 	lsl.w	r2, r1, r2
 80030d2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	683a      	ldr	r2, [r7, #0]
 80030da:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	2b10      	cmp	r3, #16
 80030e2:	d108      	bne.n	80030f6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68ba      	ldr	r2, [r7, #8]
 80030f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80030f4:	e007      	b.n	8003106 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	60da      	str	r2, [r3, #12]
}
 8003106:	bf00      	nop
 8003108:	3714      	adds	r7, #20
 800310a:	46bd      	mov	sp, r7
 800310c:	bc80      	pop	{r7}
 800310e:	4770      	bx	lr

08003110 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003110:	b480      	push	{r7}
 8003112:	b08b      	sub	sp, #44	@ 0x2c
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800311a:	2300      	movs	r3, #0
 800311c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800311e:	2300      	movs	r3, #0
 8003120:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003122:	e169      	b.n	80033f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003124:	2201      	movs	r2, #1
 8003126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	69fa      	ldr	r2, [r7, #28]
 8003134:	4013      	ands	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	429a      	cmp	r2, r3
 800313e:	f040 8158 	bne.w	80033f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	4a9a      	ldr	r2, [pc, #616]	@ (80033b0 <HAL_GPIO_Init+0x2a0>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d05e      	beq.n	800320a <HAL_GPIO_Init+0xfa>
 800314c:	4a98      	ldr	r2, [pc, #608]	@ (80033b0 <HAL_GPIO_Init+0x2a0>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d875      	bhi.n	800323e <HAL_GPIO_Init+0x12e>
 8003152:	4a98      	ldr	r2, [pc, #608]	@ (80033b4 <HAL_GPIO_Init+0x2a4>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d058      	beq.n	800320a <HAL_GPIO_Init+0xfa>
 8003158:	4a96      	ldr	r2, [pc, #600]	@ (80033b4 <HAL_GPIO_Init+0x2a4>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d86f      	bhi.n	800323e <HAL_GPIO_Init+0x12e>
 800315e:	4a96      	ldr	r2, [pc, #600]	@ (80033b8 <HAL_GPIO_Init+0x2a8>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d052      	beq.n	800320a <HAL_GPIO_Init+0xfa>
 8003164:	4a94      	ldr	r2, [pc, #592]	@ (80033b8 <HAL_GPIO_Init+0x2a8>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d869      	bhi.n	800323e <HAL_GPIO_Init+0x12e>
 800316a:	4a94      	ldr	r2, [pc, #592]	@ (80033bc <HAL_GPIO_Init+0x2ac>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d04c      	beq.n	800320a <HAL_GPIO_Init+0xfa>
 8003170:	4a92      	ldr	r2, [pc, #584]	@ (80033bc <HAL_GPIO_Init+0x2ac>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d863      	bhi.n	800323e <HAL_GPIO_Init+0x12e>
 8003176:	4a92      	ldr	r2, [pc, #584]	@ (80033c0 <HAL_GPIO_Init+0x2b0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d046      	beq.n	800320a <HAL_GPIO_Init+0xfa>
 800317c:	4a90      	ldr	r2, [pc, #576]	@ (80033c0 <HAL_GPIO_Init+0x2b0>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d85d      	bhi.n	800323e <HAL_GPIO_Init+0x12e>
 8003182:	2b12      	cmp	r3, #18
 8003184:	d82a      	bhi.n	80031dc <HAL_GPIO_Init+0xcc>
 8003186:	2b12      	cmp	r3, #18
 8003188:	d859      	bhi.n	800323e <HAL_GPIO_Init+0x12e>
 800318a:	a201      	add	r2, pc, #4	@ (adr r2, 8003190 <HAL_GPIO_Init+0x80>)
 800318c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003190:	0800320b 	.word	0x0800320b
 8003194:	080031e5 	.word	0x080031e5
 8003198:	080031f7 	.word	0x080031f7
 800319c:	08003239 	.word	0x08003239
 80031a0:	0800323f 	.word	0x0800323f
 80031a4:	0800323f 	.word	0x0800323f
 80031a8:	0800323f 	.word	0x0800323f
 80031ac:	0800323f 	.word	0x0800323f
 80031b0:	0800323f 	.word	0x0800323f
 80031b4:	0800323f 	.word	0x0800323f
 80031b8:	0800323f 	.word	0x0800323f
 80031bc:	0800323f 	.word	0x0800323f
 80031c0:	0800323f 	.word	0x0800323f
 80031c4:	0800323f 	.word	0x0800323f
 80031c8:	0800323f 	.word	0x0800323f
 80031cc:	0800323f 	.word	0x0800323f
 80031d0:	0800323f 	.word	0x0800323f
 80031d4:	080031ed 	.word	0x080031ed
 80031d8:	08003201 	.word	0x08003201
 80031dc:	4a79      	ldr	r2, [pc, #484]	@ (80033c4 <HAL_GPIO_Init+0x2b4>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d013      	beq.n	800320a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80031e2:	e02c      	b.n	800323e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	623b      	str	r3, [r7, #32]
          break;
 80031ea:	e029      	b.n	8003240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	3304      	adds	r3, #4
 80031f2:	623b      	str	r3, [r7, #32]
          break;
 80031f4:	e024      	b.n	8003240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	3308      	adds	r3, #8
 80031fc:	623b      	str	r3, [r7, #32]
          break;
 80031fe:	e01f      	b.n	8003240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	330c      	adds	r3, #12
 8003206:	623b      	str	r3, [r7, #32]
          break;
 8003208:	e01a      	b.n	8003240 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d102      	bne.n	8003218 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003212:	2304      	movs	r3, #4
 8003214:	623b      	str	r3, [r7, #32]
          break;
 8003216:	e013      	b.n	8003240 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d105      	bne.n	800322c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003220:	2308      	movs	r3, #8
 8003222:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	69fa      	ldr	r2, [r7, #28]
 8003228:	611a      	str	r2, [r3, #16]
          break;
 800322a:	e009      	b.n	8003240 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800322c:	2308      	movs	r3, #8
 800322e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	69fa      	ldr	r2, [r7, #28]
 8003234:	615a      	str	r2, [r3, #20]
          break;
 8003236:	e003      	b.n	8003240 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003238:	2300      	movs	r3, #0
 800323a:	623b      	str	r3, [r7, #32]
          break;
 800323c:	e000      	b.n	8003240 <HAL_GPIO_Init+0x130>
          break;
 800323e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	2bff      	cmp	r3, #255	@ 0xff
 8003244:	d801      	bhi.n	800324a <HAL_GPIO_Init+0x13a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	e001      	b.n	800324e <HAL_GPIO_Init+0x13e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	3304      	adds	r3, #4
 800324e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	2bff      	cmp	r3, #255	@ 0xff
 8003254:	d802      	bhi.n	800325c <HAL_GPIO_Init+0x14c>
 8003256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	e002      	b.n	8003262 <HAL_GPIO_Init+0x152>
 800325c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325e:	3b08      	subs	r3, #8
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	210f      	movs	r1, #15
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	fa01 f303 	lsl.w	r3, r1, r3
 8003270:	43db      	mvns	r3, r3
 8003272:	401a      	ands	r2, r3
 8003274:	6a39      	ldr	r1, [r7, #32]
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	fa01 f303 	lsl.w	r3, r1, r3
 800327c:	431a      	orrs	r2, r3
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 80b1 	beq.w	80033f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003290:	4b4d      	ldr	r3, [pc, #308]	@ (80033c8 <HAL_GPIO_Init+0x2b8>)
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	4a4c      	ldr	r2, [pc, #304]	@ (80033c8 <HAL_GPIO_Init+0x2b8>)
 8003296:	f043 0301 	orr.w	r3, r3, #1
 800329a:	6193      	str	r3, [r2, #24]
 800329c:	4b4a      	ldr	r3, [pc, #296]	@ (80033c8 <HAL_GPIO_Init+0x2b8>)
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	60bb      	str	r3, [r7, #8]
 80032a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80032a8:	4a48      	ldr	r2, [pc, #288]	@ (80033cc <HAL_GPIO_Init+0x2bc>)
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	089b      	lsrs	r3, r3, #2
 80032ae:	3302      	adds	r3, #2
 80032b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80032b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b8:	f003 0303 	and.w	r3, r3, #3
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	220f      	movs	r2, #15
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	4013      	ands	r3, r2
 80032ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a40      	ldr	r2, [pc, #256]	@ (80033d0 <HAL_GPIO_Init+0x2c0>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d013      	beq.n	80032fc <HAL_GPIO_Init+0x1ec>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a3f      	ldr	r2, [pc, #252]	@ (80033d4 <HAL_GPIO_Init+0x2c4>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d00d      	beq.n	80032f8 <HAL_GPIO_Init+0x1e8>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a3e      	ldr	r2, [pc, #248]	@ (80033d8 <HAL_GPIO_Init+0x2c8>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d007      	beq.n	80032f4 <HAL_GPIO_Init+0x1e4>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a3d      	ldr	r2, [pc, #244]	@ (80033dc <HAL_GPIO_Init+0x2cc>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d101      	bne.n	80032f0 <HAL_GPIO_Init+0x1e0>
 80032ec:	2303      	movs	r3, #3
 80032ee:	e006      	b.n	80032fe <HAL_GPIO_Init+0x1ee>
 80032f0:	2304      	movs	r3, #4
 80032f2:	e004      	b.n	80032fe <HAL_GPIO_Init+0x1ee>
 80032f4:	2302      	movs	r3, #2
 80032f6:	e002      	b.n	80032fe <HAL_GPIO_Init+0x1ee>
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <HAL_GPIO_Init+0x1ee>
 80032fc:	2300      	movs	r3, #0
 80032fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003300:	f002 0203 	and.w	r2, r2, #3
 8003304:	0092      	lsls	r2, r2, #2
 8003306:	4093      	lsls	r3, r2
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800330e:	492f      	ldr	r1, [pc, #188]	@ (80033cc <HAL_GPIO_Init+0x2bc>)
 8003310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003312:	089b      	lsrs	r3, r3, #2
 8003314:	3302      	adds	r3, #2
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d006      	beq.n	8003336 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003328:	4b2d      	ldr	r3, [pc, #180]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 800332a:	689a      	ldr	r2, [r3, #8]
 800332c:	492c      	ldr	r1, [pc, #176]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	4313      	orrs	r3, r2
 8003332:	608b      	str	r3, [r1, #8]
 8003334:	e006      	b.n	8003344 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003336:	4b2a      	ldr	r3, [pc, #168]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 8003338:	689a      	ldr	r2, [r3, #8]
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	43db      	mvns	r3, r3
 800333e:	4928      	ldr	r1, [pc, #160]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 8003340:	4013      	ands	r3, r2
 8003342:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d006      	beq.n	800335e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003350:	4b23      	ldr	r3, [pc, #140]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 8003352:	68da      	ldr	r2, [r3, #12]
 8003354:	4922      	ldr	r1, [pc, #136]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	4313      	orrs	r3, r2
 800335a:	60cb      	str	r3, [r1, #12]
 800335c:	e006      	b.n	800336c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800335e:	4b20      	ldr	r3, [pc, #128]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 8003360:	68da      	ldr	r2, [r3, #12]
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	43db      	mvns	r3, r3
 8003366:	491e      	ldr	r1, [pc, #120]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 8003368:	4013      	ands	r3, r2
 800336a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d006      	beq.n	8003386 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003378:	4b19      	ldr	r3, [pc, #100]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	4918      	ldr	r1, [pc, #96]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	4313      	orrs	r3, r2
 8003382:	604b      	str	r3, [r1, #4]
 8003384:	e006      	b.n	8003394 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003386:	4b16      	ldr	r3, [pc, #88]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	43db      	mvns	r3, r3
 800338e:	4914      	ldr	r1, [pc, #80]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 8003390:	4013      	ands	r3, r2
 8003392:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d021      	beq.n	80033e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80033a0:	4b0f      	ldr	r3, [pc, #60]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	490e      	ldr	r1, [pc, #56]	@ (80033e0 <HAL_GPIO_Init+0x2d0>)
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	600b      	str	r3, [r1, #0]
 80033ac:	e021      	b.n	80033f2 <HAL_GPIO_Init+0x2e2>
 80033ae:	bf00      	nop
 80033b0:	10320000 	.word	0x10320000
 80033b4:	10310000 	.word	0x10310000
 80033b8:	10220000 	.word	0x10220000
 80033bc:	10210000 	.word	0x10210000
 80033c0:	10120000 	.word	0x10120000
 80033c4:	10110000 	.word	0x10110000
 80033c8:	40021000 	.word	0x40021000
 80033cc:	40010000 	.word	0x40010000
 80033d0:	40010800 	.word	0x40010800
 80033d4:	40010c00 	.word	0x40010c00
 80033d8:	40011000 	.word	0x40011000
 80033dc:	40011400 	.word	0x40011400
 80033e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003414 <HAL_GPIO_Init+0x304>)
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	43db      	mvns	r3, r3
 80033ec:	4909      	ldr	r1, [pc, #36]	@ (8003414 <HAL_GPIO_Init+0x304>)
 80033ee:	4013      	ands	r3, r2
 80033f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	3301      	adds	r3, #1
 80033f6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	f47f ae8e 	bne.w	8003124 <HAL_GPIO_Init+0x14>
  }
}
 8003408:	bf00      	nop
 800340a:	bf00      	nop
 800340c:	372c      	adds	r7, #44	@ 0x2c
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr
 8003414:	40010400 	.word	0x40010400

08003418 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	887b      	ldrh	r3, [r7, #2]
 800342a:	4013      	ands	r3, r2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d002      	beq.n	8003436 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003430:	2301      	movs	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
 8003434:	e001      	b.n	800343a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003436:	2300      	movs	r3, #0
 8003438:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800343a:	7bfb      	ldrb	r3, [r7, #15]
}
 800343c:	4618      	mov	r0, r3
 800343e:	3714      	adds	r7, #20
 8003440:	46bd      	mov	sp, r7
 8003442:	bc80      	pop	{r7}
 8003444:	4770      	bx	lr

08003446 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
 800344e:	460b      	mov	r3, r1
 8003450:	807b      	strh	r3, [r7, #2]
 8003452:	4613      	mov	r3, r2
 8003454:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003456:	787b      	ldrb	r3, [r7, #1]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800345c:	887a      	ldrh	r2, [r7, #2]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003462:	e003      	b.n	800346c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003464:	887b      	ldrh	r3, [r7, #2]
 8003466:	041a      	lsls	r2, r3, #16
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	611a      	str	r2, [r3, #16]
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	bc80      	pop	{r7}
 8003474:	4770      	bx	lr

08003476 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003476:	b480      	push	{r7}
 8003478:	b085      	sub	sp, #20
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
 800347e:	460b      	mov	r3, r1
 8003480:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003488:	887a      	ldrh	r2, [r7, #2]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	4013      	ands	r3, r2
 800348e:	041a      	lsls	r2, r3, #16
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	43d9      	mvns	r1, r3
 8003494:	887b      	ldrh	r3, [r7, #2]
 8003496:	400b      	ands	r3, r1
 8003498:	431a      	orrs	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	611a      	str	r2, [r3, #16]
}
 800349e:	bf00      	nop
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bc80      	pop	{r7}
 80034a6:	4770      	bx	lr

080034a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4603      	mov	r3, r0
 80034b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80034b2:	4b08      	ldr	r3, [pc, #32]	@ (80034d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034b4:	695a      	ldr	r2, [r3, #20]
 80034b6:	88fb      	ldrh	r3, [r7, #6]
 80034b8:	4013      	ands	r3, r2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d006      	beq.n	80034cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034be:	4a05      	ldr	r2, [pc, #20]	@ (80034d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034c0:	88fb      	ldrh	r3, [r7, #6]
 80034c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034c4:	88fb      	ldrh	r3, [r7, #6]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fd ff90 	bl	80013ec <HAL_GPIO_EXTI_Callback>
  }
}
 80034cc:	bf00      	nop
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40010400 	.word	0x40010400

080034d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d101      	bne.n	80034ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e12b      	b.n	8003742 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d106      	bne.n	8003504 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f7fd fe28 	bl	8001154 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2224      	movs	r2, #36	@ 0x24
 8003508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0201 	bic.w	r2, r2, #1
 800351a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800352a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800353a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800353c:	f002 fd1e 	bl	8005f7c <HAL_RCC_GetPCLK1Freq>
 8003540:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	4a81      	ldr	r2, [pc, #516]	@ (800374c <HAL_I2C_Init+0x274>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d807      	bhi.n	800355c <HAL_I2C_Init+0x84>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	4a80      	ldr	r2, [pc, #512]	@ (8003750 <HAL_I2C_Init+0x278>)
 8003550:	4293      	cmp	r3, r2
 8003552:	bf94      	ite	ls
 8003554:	2301      	movls	r3, #1
 8003556:	2300      	movhi	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	e006      	b.n	800356a <HAL_I2C_Init+0x92>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	4a7d      	ldr	r2, [pc, #500]	@ (8003754 <HAL_I2C_Init+0x27c>)
 8003560:	4293      	cmp	r3, r2
 8003562:	bf94      	ite	ls
 8003564:	2301      	movls	r3, #1
 8003566:	2300      	movhi	r3, #0
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e0e7      	b.n	8003742 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4a78      	ldr	r2, [pc, #480]	@ (8003758 <HAL_I2C_Init+0x280>)
 8003576:	fba2 2303 	umull	r2, r3, r2, r3
 800357a:	0c9b      	lsrs	r3, r3, #18
 800357c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	430a      	orrs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	4a6a      	ldr	r2, [pc, #424]	@ (800374c <HAL_I2C_Init+0x274>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d802      	bhi.n	80035ac <HAL_I2C_Init+0xd4>
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	3301      	adds	r3, #1
 80035aa:	e009      	b.n	80035c0 <HAL_I2C_Init+0xe8>
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80035b2:	fb02 f303 	mul.w	r3, r2, r3
 80035b6:	4a69      	ldr	r2, [pc, #420]	@ (800375c <HAL_I2C_Init+0x284>)
 80035b8:	fba2 2303 	umull	r2, r3, r2, r3
 80035bc:	099b      	lsrs	r3, r3, #6
 80035be:	3301      	adds	r3, #1
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	430b      	orrs	r3, r1
 80035c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80035d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	495c      	ldr	r1, [pc, #368]	@ (800374c <HAL_I2C_Init+0x274>)
 80035dc:	428b      	cmp	r3, r1
 80035de:	d819      	bhi.n	8003614 <HAL_I2C_Init+0x13c>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	1e59      	subs	r1, r3, #1
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80035ee:	1c59      	adds	r1, r3, #1
 80035f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035f4:	400b      	ands	r3, r1
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_I2C_Init+0x138>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	1e59      	subs	r1, r3, #1
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	fbb1 f3f3 	udiv	r3, r1, r3
 8003608:	3301      	adds	r3, #1
 800360a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800360e:	e051      	b.n	80036b4 <HAL_I2C_Init+0x1dc>
 8003610:	2304      	movs	r3, #4
 8003612:	e04f      	b.n	80036b4 <HAL_I2C_Init+0x1dc>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d111      	bne.n	8003640 <HAL_I2C_Init+0x168>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	1e58      	subs	r0, r3, #1
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6859      	ldr	r1, [r3, #4]
 8003624:	460b      	mov	r3, r1
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	440b      	add	r3, r1
 800362a:	fbb0 f3f3 	udiv	r3, r0, r3
 800362e:	3301      	adds	r3, #1
 8003630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003634:	2b00      	cmp	r3, #0
 8003636:	bf0c      	ite	eq
 8003638:	2301      	moveq	r3, #1
 800363a:	2300      	movne	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	e012      	b.n	8003666 <HAL_I2C_Init+0x18e>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	1e58      	subs	r0, r3, #1
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6859      	ldr	r1, [r3, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	0099      	lsls	r1, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	fbb0 f3f3 	udiv	r3, r0, r3
 8003656:	3301      	adds	r3, #1
 8003658:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800365c:	2b00      	cmp	r3, #0
 800365e:	bf0c      	ite	eq
 8003660:	2301      	moveq	r3, #1
 8003662:	2300      	movne	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <HAL_I2C_Init+0x196>
 800366a:	2301      	movs	r3, #1
 800366c:	e022      	b.n	80036b4 <HAL_I2C_Init+0x1dc>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10e      	bne.n	8003694 <HAL_I2C_Init+0x1bc>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	1e58      	subs	r0, r3, #1
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6859      	ldr	r1, [r3, #4]
 800367e:	460b      	mov	r3, r1
 8003680:	005b      	lsls	r3, r3, #1
 8003682:	440b      	add	r3, r1
 8003684:	fbb0 f3f3 	udiv	r3, r0, r3
 8003688:	3301      	adds	r3, #1
 800368a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800368e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003692:	e00f      	b.n	80036b4 <HAL_I2C_Init+0x1dc>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1e58      	subs	r0, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6859      	ldr	r1, [r3, #4]
 800369c:	460b      	mov	r3, r1
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	440b      	add	r3, r1
 80036a2:	0099      	lsls	r1, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036aa:	3301      	adds	r3, #1
 80036ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036b4:	6879      	ldr	r1, [r7, #4]
 80036b6:	6809      	ldr	r1, [r1, #0]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69da      	ldr	r2, [r3, #28]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80036e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	6911      	ldr	r1, [r2, #16]
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	68d2      	ldr	r2, [r2, #12]
 80036ee:	4311      	orrs	r1, r2
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	430b      	orrs	r3, r1
 80036f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	695a      	ldr	r2, [r3, #20]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	431a      	orrs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f042 0201 	orr.w	r2, r2, #1
 8003722:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2220      	movs	r2, #32
 800372e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	000186a0 	.word	0x000186a0
 8003750:	001e847f 	.word	0x001e847f
 8003754:	003d08ff 	.word	0x003d08ff
 8003758:	431bde83 	.word	0x431bde83
 800375c:	10624dd3 	.word	0x10624dd3

08003760 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003772:	2b80      	cmp	r3, #128	@ 0x80
 8003774:	d103      	bne.n	800377e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2200      	movs	r2, #0
 800377c:	611a      	str	r2, [r3, #16]
  }
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr

08003788 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b08a      	sub	sp, #40	@ 0x28
 800378c:	af02      	add	r7, sp, #8
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	4608      	mov	r0, r1
 8003792:	4611      	mov	r1, r2
 8003794:	461a      	mov	r2, r3
 8003796:	4603      	mov	r3, r0
 8003798:	817b      	strh	r3, [r7, #10]
 800379a:	460b      	mov	r3, r1
 800379c:	813b      	strh	r3, [r7, #8]
 800379e:	4613      	mov	r3, r2
 80037a0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037a6:	f7ff f905 	bl	80029b4 <HAL_GetTick>
 80037aa:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	2b20      	cmp	r3, #32
 80037b6:	f040 812e 	bne.w	8003a16 <HAL_I2C_Mem_Write_DMA+0x28e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80037ba:	4b99      	ldr	r3, [pc, #612]	@ (8003a20 <HAL_I2C_Mem_Write_DMA+0x298>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	08db      	lsrs	r3, r3, #3
 80037c0:	4a98      	ldr	r2, [pc, #608]	@ (8003a24 <HAL_I2C_Mem_Write_DMA+0x29c>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	0a1a      	lsrs	r2, r3, #8
 80037c8:	4613      	mov	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4413      	add	r3, r2
 80037ce:	009a      	lsls	r2, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	3b01      	subs	r3, #1
 80037d8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d112      	bne.n	8003806 <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fa:	f043 0220 	orr.w	r2, r3, #32
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003802:	2302      	movs	r3, #2
 8003804:	e108      	b.n	8003a18 <HAL_I2C_Mem_Write_DMA+0x290>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b02      	cmp	r3, #2
 8003812:	d0df      	beq.n	80037d4 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800381a:	2b01      	cmp	r3, #1
 800381c:	d101      	bne.n	8003822 <HAL_I2C_Mem_Write_DMA+0x9a>
 800381e:	2302      	movs	r3, #2
 8003820:	e0fa      	b.n	8003a18 <HAL_I2C_Mem_Write_DMA+0x290>
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b01      	cmp	r3, #1
 8003836:	d007      	beq.n	8003848 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003856:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2221      	movs	r2, #33	@ 0x21
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2240      	movs	r2, #64	@ 0x40
 8003864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003872:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003878:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387e:	b29a      	uxth	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4a68      	ldr	r2, [pc, #416]	@ (8003a28 <HAL_I2C_Mem_Write_DMA+0x2a0>)
 8003888:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800388a:	897a      	ldrh	r2, [r7, #10]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8003890:	893a      	ldrh	r2, [r7, #8]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003896:	88fa      	ldrh	r2, [r7, #6]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 80a1 	beq.w	80039ee <HAL_I2C_Mem_Write_DMA+0x266>
    {
      if (hi2c->hdmatx != NULL)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d022      	beq.n	80038fa <HAL_I2C_Mem_Write_DMA+0x172>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b8:	4a5c      	ldr	r2, [pc, #368]	@ (8003a2c <HAL_I2C_Mem_Write_DMA+0x2a4>)
 80038ba:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c0:	4a5b      	ldr	r2, [pc, #364]	@ (8003a30 <HAL_I2C_Mem_Write_DMA+0x2a8>)
 80038c2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c8:	2200      	movs	r2, #0
 80038ca:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038d0:	2200      	movs	r2, #0
 80038d2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	4619      	mov	r1, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	3310      	adds	r3, #16
 80038e4:	461a      	mov	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ea:	f7ff f9f9 	bl	8002ce0 <HAL_DMA_Start_IT>
 80038ee:	4603      	mov	r3, r0
 80038f0:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80038f2:	7efb      	ldrb	r3, [r7, #27]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d166      	bne.n	80039c6 <HAL_I2C_Mem_Write_DMA+0x23e>
 80038f8:	e013      	b.n	8003922 <HAL_I2C_Mem_Write_DMA+0x19a>
        hi2c->State     = HAL_I2C_STATE_READY;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e07a      	b.n	8003a18 <HAL_I2C_Mem_Write_DMA+0x290>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003922:	88f8      	ldrh	r0, [r7, #6]
 8003924:	893a      	ldrh	r2, [r7, #8]
 8003926:	8979      	ldrh	r1, [r7, #10]
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	9301      	str	r3, [sp, #4]
 800392c:	2323      	movs	r3, #35	@ 0x23
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	4603      	mov	r3, r0
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f001 fb32 	bl	8004f9c <I2C_RequestMemoryWrite>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d022      	beq.n	8003984 <HAL_I2C_Mem_Write_DMA+0x1fc>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff fa2c 	bl	8002da0 <HAL_DMA_Abort_IT>
 8003948:	4603      	mov	r3, r0
 800394a:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003950:	2200      	movs	r2, #0
 8003952:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003962:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0201 	bic.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e049      	b.n	8003a18 <HAL_I2C_Mem_Write_DMA+0x290>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003984:	2300      	movs	r3, #0
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	695b      	ldr	r3, [r3, #20]
 800398e:	613b      	str	r3, [r7, #16]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	613b      	str	r3, [r7, #16]
 8003998:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039b0:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685a      	ldr	r2, [r3, #4]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039c0:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 80039c2:	2300      	movs	r3, #0
 80039c4:	e028      	b.n	8003a18 <HAL_I2C_Mem_Write_DMA+0x290>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2220      	movs	r2, #32
 80039ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039da:	f043 0210 	orr.w	r2, r3, #16
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e014      	b.n	8003a18 <HAL_I2C_Mem_Write_DMA+0x290>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2220      	movs	r2, #32
 80039f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e000      	b.n	8003a18 <HAL_I2C_Mem_Write_DMA+0x290>
    }
  }
  else
  {
    return HAL_BUSY;
 8003a16:	2302      	movs	r3, #2
  }
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3720      	adds	r7, #32
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	20000014 	.word	0x20000014
 8003a24:	14f8b589 	.word	0x14f8b589
 8003a28:	ffff0000 	.word	0xffff0000
 8003a2c:	080050c9 	.word	0x080050c9
 8003a30:	08005273 	.word	0x08005273

08003a34 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b088      	sub	sp, #32
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a54:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a5c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	2b10      	cmp	r3, #16
 8003a62:	d003      	beq.n	8003a6c <HAL_I2C_EV_IRQHandler+0x38>
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
 8003a66:	2b40      	cmp	r3, #64	@ 0x40
 8003a68:	f040 80b1 	bne.w	8003bce <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d10d      	bne.n	8003aa2 <HAL_I2C_EV_IRQHandler+0x6e>
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003a8c:	d003      	beq.n	8003a96 <HAL_I2C_EV_IRQHandler+0x62>
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003a94:	d101      	bne.n	8003a9a <HAL_I2C_EV_IRQHandler+0x66>
 8003a96:	2301      	movs	r3, #1
 8003a98:	e000      	b.n	8003a9c <HAL_I2C_EV_IRQHandler+0x68>
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	f000 8114 	beq.w	8003cca <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00b      	beq.n	8003ac4 <HAL_I2C_EV_IRQHandler+0x90>
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d006      	beq.n	8003ac4 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f001 fe7c 	bl	80057b4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 fcbd 	bl	800443c <I2C_Master_SB>
 8003ac2:	e083      	b.n	8003bcc <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f003 0308 	and.w	r3, r3, #8
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d008      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0xac>
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 fd34 	bl	8004546 <I2C_Master_ADD10>
 8003ade:	e075      	b.n	8003bcc <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d008      	beq.n	8003afc <HAL_I2C_EV_IRQHandler+0xc8>
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 fd4f 	bl	8004598 <I2C_Master_ADDR>
 8003afa:	e067      	b.n	8003bcc <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	f003 0304 	and.w	r3, r3, #4
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d036      	beq.n	8003b74 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b14:	f000 80db 	beq.w	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00d      	beq.n	8003b3e <HAL_I2C_EV_IRQHandler+0x10a>
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d008      	beq.n	8003b3e <HAL_I2C_EV_IRQHandler+0x10a>
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d103      	bne.n	8003b3e <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 f931 	bl	8003d9e <I2C_MasterTransmit_TXE>
 8003b3c:	e046      	b.n	8003bcc <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	f003 0304 	and.w	r3, r3, #4
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f000 80c2 	beq.w	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 80bc 	beq.w	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003b56:	7bbb      	ldrb	r3, [r7, #14]
 8003b58:	2b21      	cmp	r3, #33	@ 0x21
 8003b5a:	d103      	bne.n	8003b64 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f9ba 	bl	8003ed6 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b62:	e0b4      	b.n	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003b64:	7bfb      	ldrb	r3, [r7, #15]
 8003b66:	2b40      	cmp	r3, #64	@ 0x40
 8003b68:	f040 80b1 	bne.w	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f000 fa28 	bl	8003fc2 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b72:	e0ac      	b.n	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b82:	f000 80a4 	beq.w	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00d      	beq.n	8003bac <HAL_I2C_EV_IRQHandler+0x178>
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d008      	beq.n	8003bac <HAL_I2C_EV_IRQHandler+0x178>
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	f003 0304 	and.w	r3, r3, #4
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d103      	bne.n	8003bac <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 faa4 	bl	80040f2 <I2C_MasterReceive_RXNE>
 8003baa:	e00f      	b.n	8003bcc <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	f003 0304 	and.w	r3, r3, #4
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f000 808b 	beq.w	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f000 8085 	beq.w	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 fb4f 	bl	8004268 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bca:	e080      	b.n	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
 8003bcc:	e07f      	b.n	8003cce <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d004      	beq.n	8003be0 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	61fb      	str	r3, [r7, #28]
 8003bde:	e007      	b.n	8003bf0 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d011      	beq.n	8003c1e <HAL_I2C_EV_IRQHandler+0x1ea>
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00c      	beq.n	8003c1e <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d003      	beq.n	8003c14 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003c14:	69b9      	ldr	r1, [r7, #24]
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 ff15 	bl	8004a46 <I2C_Slave_ADDR>
 8003c1c:	e05a      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	f003 0310 	and.w	r3, r3, #16
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d008      	beq.n	8003c3a <HAL_I2C_EV_IRQHandler+0x206>
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 ff50 	bl	8004ad8 <I2C_Slave_STOPF>
 8003c38:	e04c      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c3a:	7bbb      	ldrb	r3, [r7, #14]
 8003c3c:	2b21      	cmp	r3, #33	@ 0x21
 8003c3e:	d002      	beq.n	8003c46 <HAL_I2C_EV_IRQHandler+0x212>
 8003c40:	7bbb      	ldrb	r3, [r7, #14]
 8003c42:	2b29      	cmp	r3, #41	@ 0x29
 8003c44:	d120      	bne.n	8003c88 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00d      	beq.n	8003c6c <HAL_I2C_EV_IRQHandler+0x238>
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_I2C_EV_IRQHandler+0x238>
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f003 0304 	and.w	r3, r3, #4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d103      	bne.n	8003c6c <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f000 fe32 	bl	80048ce <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c6a:	e032      	b.n	8003cd2 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	f003 0304 	and.w	r3, r3, #4
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d02d      	beq.n	8003cd2 <HAL_I2C_EV_IRQHandler+0x29e>
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d028      	beq.n	8003cd2 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 fe61 	bl	8004948 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c86:	e024      	b.n	8003cd2 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00d      	beq.n	8003cae <HAL_I2C_EV_IRQHandler+0x27a>
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d008      	beq.n	8003cae <HAL_I2C_EV_IRQHandler+0x27a>
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f003 0304 	and.w	r3, r3, #4
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d103      	bne.n	8003cae <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 fe6e 	bl	8004988 <I2C_SlaveReceive_RXNE>
 8003cac:	e012      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	f003 0304 	and.w	r3, r3, #4
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00d      	beq.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d008      	beq.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 fe9e 	bl	8004a04 <I2C_SlaveReceive_BTF>
 8003cc8:	e004      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8003cca:	bf00      	nop
 8003ccc:	e002      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cce:	bf00      	nop
 8003cd0:	e000      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cd2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003cd4:	3720      	adds	r7, #32
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b083      	sub	sp, #12
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bc80      	pop	{r7}
 8003cea:	4770      	bx	lr

08003cec <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bc80      	pop	{r7}
 8003cfc:	4770      	bx	lr

08003cfe <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr

08003d10 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr

08003d22 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b083      	sub	sp, #12
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	70fb      	strb	r3, [r7, #3]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bc80      	pop	{r7}
 8003d3a:	4770      	bx	lr

08003d3c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b083      	sub	sp, #12
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr

08003d72 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bc80      	pop	{r7}
 8003d82:	4770      	bx	lr

08003d84 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d92:	b2db      	uxtb	r3, r3
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bc80      	pop	{r7}
 8003d9c:	4770      	bx	lr

08003d9e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dac:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003db4:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dba:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d150      	bne.n	8003e66 <I2C_MasterTransmit_TXE+0xc8>
 8003dc4:	7bfb      	ldrb	r3, [r7, #15]
 8003dc6:	2b21      	cmp	r3, #33	@ 0x21
 8003dc8:	d14d      	bne.n	8003e66 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b08      	cmp	r3, #8
 8003dce:	d01d      	beq.n	8003e0c <I2C_MasterTransmit_TXE+0x6e>
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b20      	cmp	r3, #32
 8003dd4:	d01a      	beq.n	8003e0c <I2C_MasterTransmit_TXE+0x6e>
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ddc:	d016      	beq.n	8003e0c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003dec:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2211      	movs	r2, #17
 8003df2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f7ff ff68 	bl	8003cda <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e0a:	e060      	b.n	8003ece <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	685a      	ldr	r2, [r3, #4]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e1a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e2a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2220      	movs	r2, #32
 8003e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b40      	cmp	r3, #64	@ 0x40
 8003e44:	d107      	bne.n	8003e56 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f7fe f8ba 	bl	8001fc8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e54:	e03b      	b.n	8003ece <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7ff ff3b 	bl	8003cda <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e64:	e033      	b.n	8003ece <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003e66:	7bfb      	ldrb	r3, [r7, #15]
 8003e68:	2b21      	cmp	r3, #33	@ 0x21
 8003e6a:	d005      	beq.n	8003e78 <I2C_MasterTransmit_TXE+0xda>
 8003e6c:	7bbb      	ldrb	r3, [r7, #14]
 8003e6e:	2b40      	cmp	r3, #64	@ 0x40
 8003e70:	d12d      	bne.n	8003ece <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003e72:	7bfb      	ldrb	r3, [r7, #15]
 8003e74:	2b22      	cmp	r3, #34	@ 0x22
 8003e76:	d12a      	bne.n	8003ece <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d108      	bne.n	8003e94 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e90:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003e92:	e01c      	b.n	8003ece <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b40      	cmp	r3, #64	@ 0x40
 8003e9e:	d103      	bne.n	8003ea8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f000 f88e 	bl	8003fc2 <I2C_MemoryTransmit_TXE_BTF>
}
 8003ea6:	e012      	b.n	8003ece <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	781a      	ldrb	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003ecc:	e7ff      	b.n	8003ece <I2C_MasterTransmit_TXE+0x130>
 8003ece:	bf00      	nop
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b084      	sub	sp, #16
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee2:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b21      	cmp	r3, #33	@ 0x21
 8003eee:	d164      	bne.n	8003fba <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d012      	beq.n	8003f20 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efe:	781a      	ldrb	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0a:	1c5a      	adds	r2, r3, #1
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003f1e:	e04c      	b.n	8003fba <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2b08      	cmp	r3, #8
 8003f24:	d01d      	beq.n	8003f62 <I2C_MasterTransmit_BTF+0x8c>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2b20      	cmp	r3, #32
 8003f2a:	d01a      	beq.n	8003f62 <I2C_MasterTransmit_BTF+0x8c>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f32:	d016      	beq.n	8003f62 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f42:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2211      	movs	r2, #17
 8003f48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2220      	movs	r2, #32
 8003f56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff febd 	bl	8003cda <HAL_I2C_MasterTxCpltCallback>
}
 8003f60:	e02b      	b.n	8003fba <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f70:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f80:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b40      	cmp	r3, #64	@ 0x40
 8003f9a:	d107      	bne.n	8003fac <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f7fe f80f 	bl	8001fc8 <HAL_I2C_MemTxCpltCallback>
}
 8003faa:	e006      	b.n	8003fba <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f7ff fe90 	bl	8003cda <HAL_I2C_MasterTxCpltCallback>
}
 8003fba:	bf00      	nop
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b084      	sub	sp, #16
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d11d      	bne.n	8004016 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d10b      	bne.n	8003ffa <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ff2:	1c9a      	adds	r2, r3, #2
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003ff8:	e077      	b.n	80040ea <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	121b      	asrs	r3, r3, #8
 8004002:	b2da      	uxtb	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800400e:	1c5a      	adds	r2, r3, #1
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004014:	e069      	b.n	80040ea <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800401a:	2b01      	cmp	r3, #1
 800401c:	d10b      	bne.n	8004036 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004022:	b2da      	uxtb	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800402e:	1c5a      	adds	r2, r3, #1
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004034:	e059      	b.n	80040ea <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800403a:	2b02      	cmp	r3, #2
 800403c:	d152      	bne.n	80040e4 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	2b22      	cmp	r3, #34	@ 0x22
 8004042:	d10d      	bne.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004052:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004058:	1c5a      	adds	r2, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800405e:	e044      	b.n	80040ea <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004064:	b29b      	uxth	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d015      	beq.n	8004096 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800406a:	7bfb      	ldrb	r3, [r7, #15]
 800406c:	2b21      	cmp	r3, #33	@ 0x21
 800406e:	d112      	bne.n	8004096 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	781a      	ldrb	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408a:	b29b      	uxth	r3, r3
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004094:	e029      	b.n	80040ea <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409a:	b29b      	uxth	r3, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d124      	bne.n	80040ea <I2C_MemoryTransmit_TXE_BTF+0x128>
 80040a0:	7bfb      	ldrb	r3, [r7, #15]
 80040a2:	2b21      	cmp	r3, #33	@ 0x21
 80040a4:	d121      	bne.n	80040ea <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040b4:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c4:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2220      	movs	r2, #32
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f7fd ff73 	bl	8001fc8 <HAL_I2C_MemTxCpltCallback>
}
 80040e2:	e002      	b.n	80040ea <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff fb3b 	bl	8003760 <I2C_Flush_DR>
}
 80040ea:	bf00      	nop
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b084      	sub	sp, #16
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b22      	cmp	r3, #34	@ 0x22
 8004104:	f040 80ac 	bne.w	8004260 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800410c:	b29b      	uxth	r3, r3
 800410e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2b03      	cmp	r3, #3
 8004114:	d921      	bls.n	800415a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	691a      	ldr	r2, [r3, #16]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004128:	1c5a      	adds	r2, r3, #1
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004132:	b29b      	uxth	r3, r3
 8004134:	3b01      	subs	r3, #1
 8004136:	b29a      	uxth	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004140:	b29b      	uxth	r3, r3
 8004142:	2b03      	cmp	r3, #3
 8004144:	f040 808c 	bne.w	8004260 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004156:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004158:	e082      	b.n	8004260 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415e:	2b02      	cmp	r3, #2
 8004160:	d075      	beq.n	800424e <I2C_MasterReceive_RXNE+0x15c>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d002      	beq.n	800416e <I2C_MasterReceive_RXNE+0x7c>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d16f      	bne.n	800424e <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f001 fac0 	bl	80056f4 <I2C_WaitOnSTOPRequestThroughIT>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d142      	bne.n	8004200 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004188:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685a      	ldr	r2, [r3, #4]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004198:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	b2d2      	uxtb	r2, r2
 80041a6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b40      	cmp	r3, #64	@ 0x40
 80041d2:	d10a      	bne.n	80041ea <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7ff fdb3 	bl	8003d4e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80041e8:	e03a      	b.n	8004260 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2212      	movs	r2, #18
 80041f6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f7ff fd77 	bl	8003cec <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80041fe:	e02f      	b.n	8004260 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800420e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	691a      	ldr	r2, [r3, #16]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421a:	b2d2      	uxtb	r2, r2
 800421c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004222:	1c5a      	adds	r2, r3, #1
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	3b01      	subs	r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2220      	movs	r2, #32
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7ff fd8a 	bl	8003d60 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800424c:	e008      	b.n	8004260 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800425c:	605a      	str	r2, [r3, #4]
}
 800425e:	e7ff      	b.n	8004260 <I2C_MasterReceive_RXNE+0x16e>
 8004260:	bf00      	nop
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004274:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427a:	b29b      	uxth	r3, r3
 800427c:	2b04      	cmp	r3, #4
 800427e:	d11b      	bne.n	80042b8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800428e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	691a      	ldr	r2, [r3, #16]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429a:	b2d2      	uxtb	r2, r2
 800429c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80042b6:	e0bd      	b.n	8004434 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b03      	cmp	r3, #3
 80042c0:	d129      	bne.n	8004316 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042d0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2b04      	cmp	r3, #4
 80042d6:	d00a      	beq.n	80042ee <I2C_MasterReceive_BTF+0x86>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d007      	beq.n	80042ee <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042ec:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004300:	1c5a      	adds	r2, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004314:	e08e      	b.n	8004434 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431a:	b29b      	uxth	r3, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d176      	bne.n	800440e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d002      	beq.n	800432c <I2C_MasterReceive_BTF+0xc4>
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2b10      	cmp	r3, #16
 800432a:	d108      	bne.n	800433e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800433a:	601a      	str	r2, [r3, #0]
 800433c:	e019      	b.n	8004372 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b04      	cmp	r3, #4
 8004342:	d002      	beq.n	800434a <I2C_MasterReceive_BTF+0xe2>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2b02      	cmp	r3, #2
 8004348:	d108      	bne.n	800435c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	e00a      	b.n	8004372 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b10      	cmp	r3, #16
 8004360:	d007      	beq.n	8004372 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004370:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	691a      	ldr	r2, [r3, #16]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	b2d2      	uxtb	r2, r2
 800437e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800438e:	b29b      	uxth	r3, r3
 8004390:	3b01      	subs	r3, #1
 8004392:	b29a      	uxth	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	691a      	ldr	r2, [r3, #16]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	b2d2      	uxtb	r2, r2
 80043a4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043aa:	1c5a      	adds	r2, r3, #1
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80043cc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b40      	cmp	r3, #64	@ 0x40
 80043e0:	d10a      	bne.n	80043f8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7ff fcac 	bl	8003d4e <HAL_I2C_MemRxCpltCallback>
}
 80043f6:	e01d      	b.n	8004434 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2212      	movs	r2, #18
 8004404:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f7ff fc70 	bl	8003cec <HAL_I2C_MasterRxCpltCallback>
}
 800440c:	e012      	b.n	8004434 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	691a      	ldr	r2, [r3, #16]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004418:	b2d2      	uxtb	r2, r2
 800441a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800442a:	b29b      	uxth	r3, r3
 800442c:	3b01      	subs	r3, #1
 800442e:	b29a      	uxth	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004434:	bf00      	nop
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b40      	cmp	r3, #64	@ 0x40
 800444e:	d117      	bne.n	8004480 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004454:	2b00      	cmp	r3, #0
 8004456:	d109      	bne.n	800446c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800445c:	b2db      	uxtb	r3, r3
 800445e:	461a      	mov	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004468:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800446a:	e067      	b.n	800453c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004470:	b2db      	uxtb	r3, r3
 8004472:	f043 0301 	orr.w	r3, r3, #1
 8004476:	b2da      	uxtb	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	611a      	str	r2, [r3, #16]
}
 800447e:	e05d      	b.n	800453c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004488:	d133      	bne.n	80044f2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b21      	cmp	r3, #33	@ 0x21
 8004494:	d109      	bne.n	80044aa <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449a:	b2db      	uxtb	r3, r3
 800449c:	461a      	mov	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80044a6:	611a      	str	r2, [r3, #16]
 80044a8:	e008      	b.n	80044bc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	f043 0301 	orr.w	r3, r3, #1
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d004      	beq.n	80044ce <I2C_Master_SB+0x92>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d108      	bne.n	80044e0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d032      	beq.n	800453c <I2C_Master_SB+0x100>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d02d      	beq.n	800453c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044ee:	605a      	str	r2, [r3, #4]
}
 80044f0:	e024      	b.n	800453c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10e      	bne.n	8004518 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044fe:	b29b      	uxth	r3, r3
 8004500:	11db      	asrs	r3, r3, #7
 8004502:	b2db      	uxtb	r3, r3
 8004504:	f003 0306 	and.w	r3, r3, #6
 8004508:	b2db      	uxtb	r3, r3
 800450a:	f063 030f 	orn	r3, r3, #15
 800450e:	b2da      	uxtb	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	611a      	str	r2, [r3, #16]
}
 8004516:	e011      	b.n	800453c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800451c:	2b01      	cmp	r3, #1
 800451e:	d10d      	bne.n	800453c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004524:	b29b      	uxth	r3, r3
 8004526:	11db      	asrs	r3, r3, #7
 8004528:	b2db      	uxtb	r3, r3
 800452a:	f003 0306 	and.w	r3, r3, #6
 800452e:	b2db      	uxtb	r3, r3
 8004530:	f063 030e 	orn	r3, r3, #14
 8004534:	b2da      	uxtb	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	611a      	str	r2, [r3, #16]
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	bc80      	pop	{r7}
 8004544:	4770      	bx	lr

08004546 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004546:	b480      	push	{r7}
 8004548:	b083      	sub	sp, #12
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004552:	b2da      	uxtb	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800455e:	2b00      	cmp	r3, #0
 8004560:	d004      	beq.n	800456c <I2C_Master_ADD10+0x26>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004568:	2b00      	cmp	r3, #0
 800456a:	d108      	bne.n	800457e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00c      	beq.n	800458e <I2C_Master_ADD10+0x48>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457a:	2b00      	cmp	r3, #0
 800457c:	d007      	beq.n	800458e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800458c:	605a      	str	r2, [r3, #4]
  }
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr

08004598 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004598:	b480      	push	{r7}
 800459a:	b091      	sub	sp, #68	@ 0x44
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b4:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b22      	cmp	r3, #34	@ 0x22
 80045c0:	f040 8174 	bne.w	80048ac <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d10f      	bne.n	80045ec <I2C_Master_ADDR+0x54>
 80045cc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80045d0:	2b40      	cmp	r3, #64	@ 0x40
 80045d2:	d10b      	bne.n	80045ec <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045d4:	2300      	movs	r3, #0
 80045d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	633b      	str	r3, [r7, #48]	@ 0x30
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80045e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ea:	e16b      	b.n	80048c4 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d11d      	bne.n	8004630 <I2C_Master_ADDR+0x98>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80045fc:	d118      	bne.n	8004630 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045fe:	2300      	movs	r3, #0
 8004600:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004622:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004628:	1c5a      	adds	r2, r3, #1
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	651a      	str	r2, [r3, #80]	@ 0x50
 800462e:	e149      	b.n	80048c4 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004634:	b29b      	uxth	r3, r3
 8004636:	2b00      	cmp	r3, #0
 8004638:	d113      	bne.n	8004662 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800463a:	2300      	movs	r3, #0
 800463c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	695b      	ldr	r3, [r3, #20]
 8004644:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800464e:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	e120      	b.n	80048a4 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004666:	b29b      	uxth	r3, r3
 8004668:	2b01      	cmp	r3, #1
 800466a:	f040 808a 	bne.w	8004782 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800466e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004670:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004674:	d137      	bne.n	80046e6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004684:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004690:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004694:	d113      	bne.n	80046be <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046a6:	2300      	movs	r3, #0
 80046a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	695b      	ldr	r3, [r3, #20]
 80046b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	699b      	ldr	r3, [r3, #24]
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	e0f2      	b.n	80048a4 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046be:	2300      	movs	r3, #0
 80046c0:	623b      	str	r3, [r7, #32]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	695b      	ldr	r3, [r3, #20]
 80046c8:	623b      	str	r3, [r7, #32]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	623b      	str	r3, [r7, #32]
 80046d2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046e2:	601a      	str	r2, [r3, #0]
 80046e4:	e0de      	b.n	80048a4 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80046e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e8:	2b08      	cmp	r3, #8
 80046ea:	d02e      	beq.n	800474a <I2C_Master_ADDR+0x1b2>
 80046ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ee:	2b20      	cmp	r3, #32
 80046f0:	d02b      	beq.n	800474a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80046f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046f4:	2b12      	cmp	r3, #18
 80046f6:	d102      	bne.n	80046fe <I2C_Master_ADDR+0x166>
 80046f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d125      	bne.n	800474a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80046fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004700:	2b04      	cmp	r3, #4
 8004702:	d00e      	beq.n	8004722 <I2C_Master_ADDR+0x18a>
 8004704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004706:	2b02      	cmp	r3, #2
 8004708:	d00b      	beq.n	8004722 <I2C_Master_ADDR+0x18a>
 800470a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800470c:	2b10      	cmp	r3, #16
 800470e:	d008      	beq.n	8004722 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800471e:	601a      	str	r2, [r3, #0]
 8004720:	e007      	b.n	8004732 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004730:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004732:	2300      	movs	r3, #0
 8004734:	61fb      	str	r3, [r7, #28]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	695b      	ldr	r3, [r3, #20]
 800473c:	61fb      	str	r3, [r7, #28]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	61fb      	str	r3, [r7, #28]
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	e0ac      	b.n	80048a4 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004758:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800475a:	2300      	movs	r3, #0
 800475c:	61bb      	str	r3, [r7, #24]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	61bb      	str	r3, [r7, #24]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	61bb      	str	r3, [r7, #24]
 800476e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800477e:	601a      	str	r2, [r3, #0]
 8004780:	e090      	b.n	80048a4 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004786:	b29b      	uxth	r3, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d158      	bne.n	800483e <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800478c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478e:	2b04      	cmp	r3, #4
 8004790:	d021      	beq.n	80047d6 <I2C_Master_ADDR+0x23e>
 8004792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004794:	2b02      	cmp	r3, #2
 8004796:	d01e      	beq.n	80047d6 <I2C_Master_ADDR+0x23e>
 8004798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800479a:	2b10      	cmp	r3, #16
 800479c:	d01b      	beq.n	80047d6 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047ac:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ae:	2300      	movs	r3, #0
 80047b0:	617b      	str	r3, [r7, #20]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	617b      	str	r3, [r7, #20]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	617b      	str	r3, [r7, #20]
 80047c2:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	e012      	b.n	80047fc <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047e4:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047e6:	2300      	movs	r3, #0
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	613b      	str	r3, [r7, #16]
 80047fa:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004806:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800480a:	d14b      	bne.n	80048a4 <I2C_Master_ADDR+0x30c>
 800480c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800480e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004812:	d00b      	beq.n	800482c <I2C_Master_ADDR+0x294>
 8004814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004816:	2b01      	cmp	r3, #1
 8004818:	d008      	beq.n	800482c <I2C_Master_ADDR+0x294>
 800481a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800481c:	2b08      	cmp	r3, #8
 800481e:	d005      	beq.n	800482c <I2C_Master_ADDR+0x294>
 8004820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004822:	2b10      	cmp	r3, #16
 8004824:	d002      	beq.n	800482c <I2C_Master_ADDR+0x294>
 8004826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004828:	2b20      	cmp	r3, #32
 800482a:	d13b      	bne.n	80048a4 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800483a:	605a      	str	r2, [r3, #4]
 800483c:	e032      	b.n	80048a4 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800484c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800485c:	d117      	bne.n	800488e <I2C_Master_ADDR+0x2f6>
 800485e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004860:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004864:	d00b      	beq.n	800487e <I2C_Master_ADDR+0x2e6>
 8004866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004868:	2b01      	cmp	r3, #1
 800486a:	d008      	beq.n	800487e <I2C_Master_ADDR+0x2e6>
 800486c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800486e:	2b08      	cmp	r3, #8
 8004870:	d005      	beq.n	800487e <I2C_Master_ADDR+0x2e6>
 8004872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004874:	2b10      	cmp	r3, #16
 8004876:	d002      	beq.n	800487e <I2C_Master_ADDR+0x2e6>
 8004878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800487a:	2b20      	cmp	r3, #32
 800487c:	d107      	bne.n	800488e <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800488c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800488e:	2300      	movs	r3, #0
 8004890:	60fb      	str	r3, [r7, #12]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	60fb      	str	r3, [r7, #12]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80048aa:	e00b      	b.n	80048c4 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ac:	2300      	movs	r3, #0
 80048ae:	60bb      	str	r3, [r7, #8]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	60bb      	str	r3, [r7, #8]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	60bb      	str	r3, [r7, #8]
 80048c0:	68bb      	ldr	r3, [r7, #8]
}
 80048c2:	e7ff      	b.n	80048c4 <I2C_Master_ADDR+0x32c>
 80048c4:	bf00      	nop
 80048c6:	3744      	adds	r7, #68	@ 0x44
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bc80      	pop	{r7}
 80048cc:	4770      	bx	lr

080048ce <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80048ce:	b580      	push	{r7, lr}
 80048d0:	b084      	sub	sp, #16
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048dc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d02b      	beq.n	8004940 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ec:	781a      	ldrb	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f8:	1c5a      	adds	r2, r3, #1
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004902:	b29b      	uxth	r3, r3
 8004904:	3b01      	subs	r3, #1
 8004906:	b29a      	uxth	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004910:	b29b      	uxth	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d114      	bne.n	8004940 <I2C_SlaveTransmit_TXE+0x72>
 8004916:	7bfb      	ldrb	r3, [r7, #15]
 8004918:	2b29      	cmp	r3, #41	@ 0x29
 800491a:	d111      	bne.n	8004940 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800492a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2221      	movs	r2, #33	@ 0x21
 8004930:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2228      	movs	r2, #40	@ 0x28
 8004936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7ff f9df 	bl	8003cfe <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004940:	bf00      	nop
 8004942:	3710      	adds	r7, #16
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004954:	b29b      	uxth	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d011      	beq.n	800497e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495e:	781a      	ldrb	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004974:	b29b      	uxth	r3, r3
 8004976:	3b01      	subs	r3, #1
 8004978:	b29a      	uxth	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004996:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800499c:	b29b      	uxth	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d02c      	beq.n	80049fc <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	691a      	ldr	r2, [r3, #16]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ac:	b2d2      	uxtb	r2, r2
 80049ae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b4:	1c5a      	adds	r2, r3, #1
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049be:	b29b      	uxth	r3, r3
 80049c0:	3b01      	subs	r3, #1
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d114      	bne.n	80049fc <I2C_SlaveReceive_RXNE+0x74>
 80049d2:	7bfb      	ldrb	r3, [r7, #15]
 80049d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80049d6:	d111      	bne.n	80049fc <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	685a      	ldr	r2, [r3, #4]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049e6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2222      	movs	r2, #34	@ 0x22
 80049ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2228      	movs	r2, #40	@ 0x28
 80049f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7ff f98a 	bl	8003d10 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80049fc:	bf00      	nop
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d012      	beq.n	8004a3c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a20:	b2d2      	uxtb	r2, r2
 8004a22:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bc80      	pop	{r7}
 8004a44:	4770      	bx	lr

08004a46 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b084      	sub	sp, #16
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
 8004a4e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004a50:	2300      	movs	r3, #0
 8004a52:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004a60:	2b28      	cmp	r3, #40	@ 0x28
 8004a62:	d125      	bne.n	8004ab0 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a72:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	f003 0304 	and.w	r3, r3, #4
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d103      	bne.n	8004a94 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	81bb      	strh	r3, [r7, #12]
 8004a92:	e002      	b.n	8004a9a <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004aa2:	89ba      	ldrh	r2, [r7, #12]
 8004aa4:	7bfb      	ldrb	r3, [r7, #15]
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f7ff f93a 	bl	8003d22 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004aae:	e00e      	b.n	8004ace <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60bb      	str	r3, [r7, #8]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	60bb      	str	r3, [r7, #8]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004ace:	bf00      	nop
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
	...

08004ad8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ae6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004af6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004af8:	2300      	movs	r3, #0
 8004afa:	60bb      	str	r3, [r7, #8]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	60bb      	str	r3, [r7, #8]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0201 	orr.w	r2, r2, #1
 8004b12:	601a      	str	r2, [r3, #0]
 8004b14:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b24:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b34:	d172      	bne.n	8004c1c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004b36:	7bfb      	ldrb	r3, [r7, #15]
 8004b38:	2b22      	cmp	r3, #34	@ 0x22
 8004b3a:	d002      	beq.n	8004b42 <I2C_Slave_STOPF+0x6a>
 8004b3c:	7bfb      	ldrb	r3, [r7, #15]
 8004b3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b40:	d135      	bne.n	8004bae <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d005      	beq.n	8004b66 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5e:	f043 0204 	orr.w	r2, r3, #4
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b74:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fe fa8e 	bl	800309c <HAL_DMA_GetState>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d049      	beq.n	8004c1a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8a:	4a69      	ldr	r2, [pc, #420]	@ (8004d30 <I2C_Slave_STOPF+0x258>)
 8004b8c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7fe f904 	bl	8002da0 <HAL_DMA_Abort_IT>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d03d      	beq.n	8004c1a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004ba8:	4610      	mov	r0, r2
 8004baa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004bac:	e035      	b.n	8004c1a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d005      	beq.n	8004bd2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bca:	f043 0204 	orr.w	r2, r3, #4
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004be0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7fe fa58 	bl	800309c <HAL_DMA_GetState>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d014      	beq.n	8004c1c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bf6:	4a4e      	ldr	r2, [pc, #312]	@ (8004d30 <I2C_Slave_STOPF+0x258>)
 8004bf8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7fe f8ce 	bl	8002da0 <HAL_DMA_Abort_IT>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d008      	beq.n	8004c1c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c14:	4610      	mov	r0, r2
 8004c16:	4798      	blx	r3
 8004c18:	e000      	b.n	8004c1c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c1a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d03e      	beq.n	8004ca4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b04      	cmp	r3, #4
 8004c32:	d112      	bne.n	8004c5a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	691a      	ldr	r2, [r3, #16]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3e:	b2d2      	uxtb	r2, r2
 8004c40:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c46:	1c5a      	adds	r2, r3, #1
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	695b      	ldr	r3, [r3, #20]
 8004c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c64:	2b40      	cmp	r3, #64	@ 0x40
 8004c66:	d112      	bne.n	8004c8e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	691a      	ldr	r2, [r3, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7a:	1c5a      	adds	r2, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	3b01      	subs	r3, #1
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d005      	beq.n	8004ca4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9c:	f043 0204 	orr.w	r2, r3, #4
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d003      	beq.n	8004cb4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f843 	bl	8004d38 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004cb2:	e039      	b.n	8004d28 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004cb4:	7bfb      	ldrb	r3, [r7, #15]
 8004cb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cb8:	d109      	bne.n	8004cce <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2228      	movs	r2, #40	@ 0x28
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f7ff f821 	bl	8003d10 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b28      	cmp	r3, #40	@ 0x28
 8004cd8:	d111      	bne.n	8004cfe <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a15      	ldr	r2, [pc, #84]	@ (8004d34 <I2C_Slave_STOPF+0x25c>)
 8004cde:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2220      	movs	r2, #32
 8004cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7ff f820 	bl	8003d3c <HAL_I2C_ListenCpltCallback>
}
 8004cfc:	e014      	b.n	8004d28 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d02:	2b22      	cmp	r3, #34	@ 0x22
 8004d04:	d002      	beq.n	8004d0c <I2C_Slave_STOPF+0x234>
 8004d06:	7bfb      	ldrb	r3, [r7, #15]
 8004d08:	2b22      	cmp	r3, #34	@ 0x22
 8004d0a:	d10d      	bne.n	8004d28 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7fe fff4 	bl	8003d10 <HAL_I2C_SlaveRxCpltCallback>
}
 8004d28:	bf00      	nop
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	080052e1 	.word	0x080052e1
 8004d34:	ffff0000 	.word	0xffff0000

08004d38 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d46:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d4e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004d50:	7bbb      	ldrb	r3, [r7, #14]
 8004d52:	2b10      	cmp	r3, #16
 8004d54:	d002      	beq.n	8004d5c <I2C_ITError+0x24>
 8004d56:	7bbb      	ldrb	r3, [r7, #14]
 8004d58:	2b40      	cmp	r3, #64	@ 0x40
 8004d5a:	d10a      	bne.n	8004d72 <I2C_ITError+0x3a>
 8004d5c:	7bfb      	ldrb	r3, [r7, #15]
 8004d5e:	2b22      	cmp	r3, #34	@ 0x22
 8004d60:	d107      	bne.n	8004d72 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d70:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d72:	7bfb      	ldrb	r3, [r7, #15]
 8004d74:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d78:	2b28      	cmp	r3, #40	@ 0x28
 8004d7a:	d107      	bne.n	8004d8c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2228      	movs	r2, #40	@ 0x28
 8004d86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004d8a:	e015      	b.n	8004db8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d9a:	d00a      	beq.n	8004db2 <I2C_ITError+0x7a>
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
 8004d9e:	2b60      	cmp	r3, #96	@ 0x60
 8004da0:	d007      	beq.n	8004db2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2220      	movs	r2, #32
 8004da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dc6:	d162      	bne.n	8004e8e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dd6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ddc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d020      	beq.n	8004e28 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dea:	4a6a      	ldr	r2, [pc, #424]	@ (8004f94 <I2C_ITError+0x25c>)
 8004dec:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7fd ffd4 	bl	8002da0 <HAL_DMA_Abort_IT>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 8089 	beq.w	8004f12 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0201 	bic.w	r2, r2, #1
 8004e0e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2220      	movs	r2, #32
 8004e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004e22:	4610      	mov	r0, r2
 8004e24:	4798      	blx	r3
 8004e26:	e074      	b.n	8004f12 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2c:	4a59      	ldr	r2, [pc, #356]	@ (8004f94 <I2C_ITError+0x25c>)
 8004e2e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7fd ffb3 	bl	8002da0 <HAL_DMA_Abort_IT>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d068      	beq.n	8004f12 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	695b      	ldr	r3, [r3, #20]
 8004e46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4a:	2b40      	cmp	r3, #64	@ 0x40
 8004e4c:	d10b      	bne.n	8004e66 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	691a      	ldr	r2, [r3, #16]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e58:	b2d2      	uxtb	r2, r2
 8004e5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e60:	1c5a      	adds	r2, r3, #1
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0201 	bic.w	r2, r2, #1
 8004e74:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2220      	movs	r2, #32
 8004e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e88:	4610      	mov	r0, r2
 8004e8a:	4798      	blx	r3
 8004e8c:	e041      	b.n	8004f12 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b60      	cmp	r3, #96	@ 0x60
 8004e98:	d125      	bne.n	8004ee6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb2:	2b40      	cmp	r3, #64	@ 0x40
 8004eb4:	d10b      	bne.n	8004ece <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	691a      	ldr	r2, [r3, #16]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec0:	b2d2      	uxtb	r2, r2
 8004ec2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 0201 	bic.w	r2, r2, #1
 8004edc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f7fe ff47 	bl	8003d72 <HAL_I2C_AbortCpltCallback>
 8004ee4:	e015      	b.n	8004f12 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	695b      	ldr	r3, [r3, #20]
 8004eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef0:	2b40      	cmp	r3, #64	@ 0x40
 8004ef2:	d10b      	bne.n	8004f0c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	691a      	ldr	r2, [r3, #16]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efe:	b2d2      	uxtb	r2, r2
 8004f00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f06:	1c5a      	adds	r2, r3, #1
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f7fe ff27 	bl	8003d60 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f16:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10e      	bne.n	8004f40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d109      	bne.n	8004f40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d104      	bne.n	8004f40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d007      	beq.n	8004f50 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685a      	ldr	r2, [r3, #4]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f4e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f56:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d113      	bne.n	8004f8c <I2C_ITError+0x254>
 8004f64:	7bfb      	ldrb	r3, [r7, #15]
 8004f66:	2b28      	cmp	r3, #40	@ 0x28
 8004f68:	d110      	bne.n	8004f8c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a0a      	ldr	r2, [pc, #40]	@ (8004f98 <I2C_ITError+0x260>)
 8004f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f7fe fed8 	bl	8003d3c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f8c:	bf00      	nop
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	080052e1 	.word	0x080052e1
 8004f98:	ffff0000 	.word	0xffff0000

08004f9c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b088      	sub	sp, #32
 8004fa0:	af02      	add	r7, sp, #8
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	4608      	mov	r0, r1
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	461a      	mov	r2, r3
 8004faa:	4603      	mov	r3, r0
 8004fac:	817b      	strh	r3, [r7, #10]
 8004fae:	460b      	mov	r3, r1
 8004fb0:	813b      	strh	r3, [r7, #8]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	6a3b      	ldr	r3, [r7, #32]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f000 fa2c 	bl	8005430 <I2C_WaitOnFlagUntilTimeout>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d00d      	beq.n	8004ffa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fe8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fec:	d103      	bne.n	8004ff6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ff4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e05f      	b.n	80050ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ffa:	897b      	ldrh	r3, [r7, #10]
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	461a      	mov	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005008:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800500a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500c:	6a3a      	ldr	r2, [r7, #32]
 800500e:	492d      	ldr	r1, [pc, #180]	@ (80050c4 <I2C_RequestMemoryWrite+0x128>)
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f000 fa87 	bl	8005524 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d001      	beq.n	8005020 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e04c      	b.n	80050ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005020:	2300      	movs	r3, #0
 8005022:	617b      	str	r3, [r7, #20]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	617b      	str	r3, [r7, #20]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005038:	6a39      	ldr	r1, [r7, #32]
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 fb12 	bl	8005664 <I2C_WaitOnTXEFlagUntilTimeout>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00d      	beq.n	8005062 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	2b04      	cmp	r3, #4
 800504c:	d107      	bne.n	800505e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800505c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e02b      	b.n	80050ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005062:	88fb      	ldrh	r3, [r7, #6]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d105      	bne.n	8005074 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005068:	893b      	ldrh	r3, [r7, #8]
 800506a:	b2da      	uxtb	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	611a      	str	r2, [r3, #16]
 8005072:	e021      	b.n	80050b8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005074:	893b      	ldrh	r3, [r7, #8]
 8005076:	0a1b      	lsrs	r3, r3, #8
 8005078:	b29b      	uxth	r3, r3
 800507a:	b2da      	uxtb	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005084:	6a39      	ldr	r1, [r7, #32]
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 faec 	bl	8005664 <I2C_WaitOnTXEFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00d      	beq.n	80050ae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005096:	2b04      	cmp	r3, #4
 8005098:	d107      	bne.n	80050aa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e005      	b.n	80050ba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050ae:	893b      	ldrh	r3, [r7, #8]
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3718      	adds	r7, #24
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	00010002 	.word	0x00010002

080050c8 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b086      	sub	sp, #24
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050dc:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050e4:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80050fa:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005100:	2b00      	cmp	r3, #0
 8005102:	d003      	beq.n	800510c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005108:	2200      	movs	r2, #0
 800510a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005110:	2b00      	cmp	r3, #0
 8005112:	d003      	beq.n	800511c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005118:	2200      	movs	r2, #0
 800511a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800511c:	7cfb      	ldrb	r3, [r7, #19]
 800511e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005122:	2b21      	cmp	r3, #33	@ 0x21
 8005124:	d007      	beq.n	8005136 <I2C_DMAXferCplt+0x6e>
 8005126:	7cfb      	ldrb	r3, [r7, #19]
 8005128:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 800512c:	2b22      	cmp	r3, #34	@ 0x22
 800512e:	d131      	bne.n	8005194 <I2C_DMAXferCplt+0xcc>
 8005130:	7cbb      	ldrb	r3, [r7, #18]
 8005132:	2b20      	cmp	r3, #32
 8005134:	d12e      	bne.n	8005194 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005144:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2200      	movs	r2, #0
 800514a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800514c:	7cfb      	ldrb	r3, [r7, #19]
 800514e:	2b29      	cmp	r3, #41	@ 0x29
 8005150:	d10a      	bne.n	8005168 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2221      	movs	r2, #33	@ 0x21
 8005156:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	2228      	movs	r2, #40	@ 0x28
 800515c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005160:	6978      	ldr	r0, [r7, #20]
 8005162:	f7fe fdcc 	bl	8003cfe <HAL_I2C_SlaveTxCpltCallback>
 8005166:	e00c      	b.n	8005182 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005168:	7cfb      	ldrb	r3, [r7, #19]
 800516a:	2b2a      	cmp	r3, #42	@ 0x2a
 800516c:	d109      	bne.n	8005182 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	2222      	movs	r2, #34	@ 0x22
 8005172:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	2228      	movs	r2, #40	@ 0x28
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800517c:	6978      	ldr	r0, [r7, #20]
 800517e:	f7fe fdc7 	bl	8003d10 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005190:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005192:	e06a      	b.n	800526a <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d064      	beq.n	800526a <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d107      	bne.n	80051ba <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051b8:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80051c8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051d0:	d009      	beq.n	80051e6 <I2C_DMAXferCplt+0x11e>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d006      	beq.n	80051e6 <I2C_DMAXferCplt+0x11e>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80051de:	d002      	beq.n	80051e6 <I2C_DMAXferCplt+0x11e>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2b20      	cmp	r3, #32
 80051e4:	d107      	bne.n	80051f6 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051f4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005204:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005214:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	2200      	movs	r2, #0
 800521a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005224:	6978      	ldr	r0, [r7, #20]
 8005226:	f7fe fd9b 	bl	8003d60 <HAL_I2C_ErrorCallback>
}
 800522a:	e01e      	b.n	800526a <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800523a:	b2db      	uxtb	r3, r3
 800523c:	2b40      	cmp	r3, #64	@ 0x40
 800523e:	d10a      	bne.n	8005256 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	2200      	movs	r2, #0
 800524c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800524e:	6978      	ldr	r0, [r7, #20]
 8005250:	f7fe fd7d 	bl	8003d4e <HAL_I2C_MemRxCpltCallback>
}
 8005254:	e009      	b.n	800526a <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2212      	movs	r2, #18
 8005262:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005264:	6978      	ldr	r0, [r7, #20]
 8005266:	f7fe fd41 	bl	8003cec <HAL_I2C_MasterRxCpltCallback>
}
 800526a:	bf00      	nop
 800526c:	3718      	adds	r7, #24
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005272:	b580      	push	{r7, lr}
 8005274:	b084      	sub	sp, #16
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527e:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800528c:	2200      	movs	r2, #0
 800528e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005294:	2b00      	cmp	r3, #0
 8005296:	d003      	beq.n	80052a0 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529c:	2200      	movs	r2, #0
 800529e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ae:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2200      	movs	r2, #0
 80052b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2220      	movs	r2, #32
 80052ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ca:	f043 0210 	orr.w	r2, r3, #16
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f7fe fd44 	bl	8003d60 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80052d8:	bf00      	nop
 80052da:	3710      	adds	r7, #16
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052e8:	2300      	movs	r3, #0
 80052ea:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80052fa:	4b4b      	ldr	r3, [pc, #300]	@ (8005428 <I2C_DMAAbort+0x148>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	08db      	lsrs	r3, r3, #3
 8005300:	4a4a      	ldr	r2, [pc, #296]	@ (800542c <I2C_DMAAbort+0x14c>)
 8005302:	fba2 2303 	umull	r2, r3, r2, r3
 8005306:	0a1a      	lsrs	r2, r3, #8
 8005308:	4613      	mov	r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	4413      	add	r3, r2
 800530e:	00da      	lsls	r2, r3, #3
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d106      	bne.n	8005328 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531e:	f043 0220 	orr.w	r2, r3, #32
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005326:	e00a      	b.n	800533e <I2C_DMAAbort+0x5e>
    }
    count--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	3b01      	subs	r3, #1
 800532c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005338:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800533c:	d0ea      	beq.n	8005314 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800534a:	2200      	movs	r2, #0
 800534c:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535a:	2200      	movs	r2, #0
 800535c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800536c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	2200      	movs	r2, #0
 8005372:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005380:	2200      	movs	r2, #0
 8005382:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005388:	2b00      	cmp	r3, #0
 800538a:	d003      	beq.n	8005394 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005390:	2200      	movs	r2, #0
 8005392:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f022 0201 	bic.w	r2, r2, #1
 80053a2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b60      	cmp	r3, #96	@ 0x60
 80053ae:	d10e      	bne.n	80053ce <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	2200      	movs	r2, #0
 80053c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80053c6:	6978      	ldr	r0, [r7, #20]
 80053c8:	f7fe fcd3 	bl	8003d72 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80053cc:	e027      	b.n	800541e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80053ce:	7cfb      	ldrb	r3, [r7, #19]
 80053d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80053d4:	2b28      	cmp	r3, #40	@ 0x28
 80053d6:	d117      	bne.n	8005408 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f042 0201 	orr.w	r2, r2, #1
 80053e6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	2200      	movs	r2, #0
 80053fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	2228      	movs	r2, #40	@ 0x28
 8005402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005406:	e007      	b.n	8005418 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	2220      	movs	r2, #32
 800540c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005418:	6978      	ldr	r0, [r7, #20]
 800541a:	f7fe fca1 	bl	8003d60 <HAL_I2C_ErrorCallback>
}
 800541e:	bf00      	nop
 8005420:	3718      	adds	r7, #24
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	20000014 	.word	0x20000014
 800542c:	14f8b589 	.word	0x14f8b589

08005430 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	603b      	str	r3, [r7, #0]
 800543c:	4613      	mov	r3, r2
 800543e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005440:	e048      	b.n	80054d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005448:	d044      	beq.n	80054d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800544a:	f7fd fab3 	bl	80029b4 <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	683a      	ldr	r2, [r7, #0]
 8005456:	429a      	cmp	r2, r3
 8005458:	d302      	bcc.n	8005460 <I2C_WaitOnFlagUntilTimeout+0x30>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d139      	bne.n	80054d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	0c1b      	lsrs	r3, r3, #16
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b01      	cmp	r3, #1
 8005468:	d10d      	bne.n	8005486 <I2C_WaitOnFlagUntilTimeout+0x56>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	695b      	ldr	r3, [r3, #20]
 8005470:	43da      	mvns	r2, r3
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	4013      	ands	r3, r2
 8005476:	b29b      	uxth	r3, r3
 8005478:	2b00      	cmp	r3, #0
 800547a:	bf0c      	ite	eq
 800547c:	2301      	moveq	r3, #1
 800547e:	2300      	movne	r3, #0
 8005480:	b2db      	uxtb	r3, r3
 8005482:	461a      	mov	r2, r3
 8005484:	e00c      	b.n	80054a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	43da      	mvns	r2, r3
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	4013      	ands	r3, r2
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	bf0c      	ite	eq
 8005498:	2301      	moveq	r3, #1
 800549a:	2300      	movne	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	461a      	mov	r2, r3
 80054a0:	79fb      	ldrb	r3, [r7, #7]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d116      	bne.n	80054d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2220      	movs	r2, #32
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c0:	f043 0220 	orr.w	r2, r3, #32
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e023      	b.n	800551c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	0c1b      	lsrs	r3, r3, #16
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d10d      	bne.n	80054fa <I2C_WaitOnFlagUntilTimeout+0xca>
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	695b      	ldr	r3, [r3, #20]
 80054e4:	43da      	mvns	r2, r3
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	4013      	ands	r3, r2
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	bf0c      	ite	eq
 80054f0:	2301      	moveq	r3, #1
 80054f2:	2300      	movne	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	461a      	mov	r2, r3
 80054f8:	e00c      	b.n	8005514 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	43da      	mvns	r2, r3
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	4013      	ands	r3, r2
 8005506:	b29b      	uxth	r3, r3
 8005508:	2b00      	cmp	r3, #0
 800550a:	bf0c      	ite	eq
 800550c:	2301      	moveq	r3, #1
 800550e:	2300      	movne	r3, #0
 8005510:	b2db      	uxtb	r3, r3
 8005512:	461a      	mov	r2, r3
 8005514:	79fb      	ldrb	r3, [r7, #7]
 8005516:	429a      	cmp	r2, r3
 8005518:	d093      	beq.n	8005442 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
 8005530:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005532:	e071      	b.n	8005618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800553e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005542:	d123      	bne.n	800558c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005552:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800555c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2220      	movs	r2, #32
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005578:	f043 0204 	orr.w	r2, r3, #4
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e067      	b.n	800565c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005592:	d041      	beq.n	8005618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005594:	f7fd fa0e 	bl	80029b4 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d302      	bcc.n	80055aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d136      	bne.n	8005618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	0c1b      	lsrs	r3, r3, #16
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d10c      	bne.n	80055ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	43da      	mvns	r2, r3
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	4013      	ands	r3, r2
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	bf14      	ite	ne
 80055c6:	2301      	movne	r3, #1
 80055c8:	2300      	moveq	r3, #0
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	e00b      	b.n	80055e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	43da      	mvns	r2, r3
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	4013      	ands	r3, r2
 80055da:	b29b      	uxth	r3, r3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	bf14      	ite	ne
 80055e0:	2301      	movne	r3, #1
 80055e2:	2300      	moveq	r3, #0
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d016      	beq.n	8005618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005604:	f043 0220 	orr.w	r2, r3, #32
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e021      	b.n	800565c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	0c1b      	lsrs	r3, r3, #16
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b01      	cmp	r3, #1
 8005620:	d10c      	bne.n	800563c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	43da      	mvns	r2, r3
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	4013      	ands	r3, r2
 800562e:	b29b      	uxth	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	bf14      	ite	ne
 8005634:	2301      	movne	r3, #1
 8005636:	2300      	moveq	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	e00b      	b.n	8005654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	43da      	mvns	r2, r3
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	4013      	ands	r3, r2
 8005648:	b29b      	uxth	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	bf14      	ite	ne
 800564e:	2301      	movne	r3, #1
 8005650:	2300      	moveq	r3, #0
 8005652:	b2db      	uxtb	r3, r3
 8005654:	2b00      	cmp	r3, #0
 8005656:	f47f af6d 	bne.w	8005534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005670:	e034      	b.n	80056dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005672:	68f8      	ldr	r0, [r7, #12]
 8005674:	f000 f870 	bl	8005758 <I2C_IsAcknowledgeFailed>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e034      	b.n	80056ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005688:	d028      	beq.n	80056dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800568a:	f7fd f993 	bl	80029b4 <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	429a      	cmp	r2, r3
 8005698:	d302      	bcc.n	80056a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d11d      	bne.n	80056dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056aa:	2b80      	cmp	r3, #128	@ 0x80
 80056ac:	d016      	beq.n	80056dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2220      	movs	r2, #32
 80056b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c8:	f043 0220 	orr.w	r2, r3, #32
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e007      	b.n	80056ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e6:	2b80      	cmp	r3, #128	@ 0x80
 80056e8:	d1c3      	bne.n	8005672 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3710      	adds	r7, #16
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005700:	4b13      	ldr	r3, [pc, #76]	@ (8005750 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	08db      	lsrs	r3, r3, #3
 8005706:	4a13      	ldr	r2, [pc, #76]	@ (8005754 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005708:	fba2 2303 	umull	r2, r3, r2, r3
 800570c:	0a1a      	lsrs	r2, r3, #8
 800570e:	4613      	mov	r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	4413      	add	r3, r2
 8005714:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	3b01      	subs	r3, #1
 800571a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d107      	bne.n	8005732 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005726:	f043 0220 	orr.w	r2, r3, #32
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e008      	b.n	8005744 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800573c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005740:	d0e9      	beq.n	8005716 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3714      	adds	r7, #20
 8005748:	46bd      	mov	sp, r7
 800574a:	bc80      	pop	{r7}
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	20000014 	.word	0x20000014
 8005754:	14f8b589 	.word	0x14f8b589

08005758 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800576a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800576e:	d11b      	bne.n	80057a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005778:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2220      	movs	r2, #32
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005794:	f043 0204 	orr.w	r2, r3, #4
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e000      	b.n	80057aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	370c      	adds	r7, #12
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bc80      	pop	{r7}
 80057b2:	4770      	bx	lr

080057b4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80057c4:	d103      	bne.n	80057ce <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80057cc:	e007      	b.n	80057de <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80057d6:	d102      	bne.n	80057de <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2208      	movs	r2, #8
 80057dc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80057de:	bf00      	nop
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bc80      	pop	{r7}
 80057e6:	4770      	bx	lr

080057e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b086      	sub	sp, #24
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e272      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 8087 	beq.w	8005916 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005808:	4b92      	ldr	r3, [pc, #584]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f003 030c 	and.w	r3, r3, #12
 8005810:	2b04      	cmp	r3, #4
 8005812:	d00c      	beq.n	800582e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005814:	4b8f      	ldr	r3, [pc, #572]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f003 030c 	and.w	r3, r3, #12
 800581c:	2b08      	cmp	r3, #8
 800581e:	d112      	bne.n	8005846 <HAL_RCC_OscConfig+0x5e>
 8005820:	4b8c      	ldr	r3, [pc, #560]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800582c:	d10b      	bne.n	8005846 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800582e:	4b89      	ldr	r3, [pc, #548]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d06c      	beq.n	8005914 <HAL_RCC_OscConfig+0x12c>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d168      	bne.n	8005914 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e24c      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800584e:	d106      	bne.n	800585e <HAL_RCC_OscConfig+0x76>
 8005850:	4b80      	ldr	r3, [pc, #512]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a7f      	ldr	r2, [pc, #508]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005856:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800585a:	6013      	str	r3, [r2, #0]
 800585c:	e02e      	b.n	80058bc <HAL_RCC_OscConfig+0xd4>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d10c      	bne.n	8005880 <HAL_RCC_OscConfig+0x98>
 8005866:	4b7b      	ldr	r3, [pc, #492]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a7a      	ldr	r2, [pc, #488]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 800586c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005870:	6013      	str	r3, [r2, #0]
 8005872:	4b78      	ldr	r3, [pc, #480]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a77      	ldr	r2, [pc, #476]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005878:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	e01d      	b.n	80058bc <HAL_RCC_OscConfig+0xd4>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005888:	d10c      	bne.n	80058a4 <HAL_RCC_OscConfig+0xbc>
 800588a:	4b72      	ldr	r3, [pc, #456]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a71      	ldr	r2, [pc, #452]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005890:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005894:	6013      	str	r3, [r2, #0]
 8005896:	4b6f      	ldr	r3, [pc, #444]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a6e      	ldr	r2, [pc, #440]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 800589c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a0:	6013      	str	r3, [r2, #0]
 80058a2:	e00b      	b.n	80058bc <HAL_RCC_OscConfig+0xd4>
 80058a4:	4b6b      	ldr	r3, [pc, #428]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a6a      	ldr	r2, [pc, #424]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 80058aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058ae:	6013      	str	r3, [r2, #0]
 80058b0:	4b68      	ldr	r3, [pc, #416]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a67      	ldr	r2, [pc, #412]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 80058b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d013      	beq.n	80058ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058c4:	f7fd f876 	bl	80029b4 <HAL_GetTick>
 80058c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ca:	e008      	b.n	80058de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058cc:	f7fd f872 	bl	80029b4 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	2b64      	cmp	r3, #100	@ 0x64
 80058d8:	d901      	bls.n	80058de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e200      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058de:	4b5d      	ldr	r3, [pc, #372]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d0f0      	beq.n	80058cc <HAL_RCC_OscConfig+0xe4>
 80058ea:	e014      	b.n	8005916 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ec:	f7fd f862 	bl	80029b4 <HAL_GetTick>
 80058f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058f4:	f7fd f85e 	bl	80029b4 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b64      	cmp	r3, #100	@ 0x64
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e1ec      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005906:	4b53      	ldr	r3, [pc, #332]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f0      	bne.n	80058f4 <HAL_RCC_OscConfig+0x10c>
 8005912:	e000      	b.n	8005916 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0302 	and.w	r3, r3, #2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d063      	beq.n	80059ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005922:	4b4c      	ldr	r3, [pc, #304]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f003 030c 	and.w	r3, r3, #12
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00b      	beq.n	8005946 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800592e:	4b49      	ldr	r3, [pc, #292]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f003 030c 	and.w	r3, r3, #12
 8005936:	2b08      	cmp	r3, #8
 8005938:	d11c      	bne.n	8005974 <HAL_RCC_OscConfig+0x18c>
 800593a:	4b46      	ldr	r3, [pc, #280]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d116      	bne.n	8005974 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005946:	4b43      	ldr	r3, [pc, #268]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0302 	and.w	r3, r3, #2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d005      	beq.n	800595e <HAL_RCC_OscConfig+0x176>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	2b01      	cmp	r3, #1
 8005958:	d001      	beq.n	800595e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e1c0      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800595e:	4b3d      	ldr	r3, [pc, #244]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	00db      	lsls	r3, r3, #3
 800596c:	4939      	ldr	r1, [pc, #228]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 800596e:	4313      	orrs	r3, r2
 8005970:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005972:	e03a      	b.n	80059ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d020      	beq.n	80059be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800597c:	4b36      	ldr	r3, [pc, #216]	@ (8005a58 <HAL_RCC_OscConfig+0x270>)
 800597e:	2201      	movs	r2, #1
 8005980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005982:	f7fd f817 	bl	80029b4 <HAL_GetTick>
 8005986:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005988:	e008      	b.n	800599c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800598a:	f7fd f813 	bl	80029b4 <HAL_GetTick>
 800598e:	4602      	mov	r2, r0
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	2b02      	cmp	r3, #2
 8005996:	d901      	bls.n	800599c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	e1a1      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800599c:	4b2d      	ldr	r3, [pc, #180]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 0302 	and.w	r3, r3, #2
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d0f0      	beq.n	800598a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a8:	4b2a      	ldr	r3, [pc, #168]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	00db      	lsls	r3, r3, #3
 80059b6:	4927      	ldr	r1, [pc, #156]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	600b      	str	r3, [r1, #0]
 80059bc:	e015      	b.n	80059ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059be:	4b26      	ldr	r3, [pc, #152]	@ (8005a58 <HAL_RCC_OscConfig+0x270>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c4:	f7fc fff6 	bl	80029b4 <HAL_GetTick>
 80059c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059cc:	f7fc fff2 	bl	80029b4 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e180      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059de:	4b1d      	ldr	r3, [pc, #116]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1f0      	bne.n	80059cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0308 	and.w	r3, r3, #8
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d03a      	beq.n	8005a6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d019      	beq.n	8005a32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059fe:	4b17      	ldr	r3, [pc, #92]	@ (8005a5c <HAL_RCC_OscConfig+0x274>)
 8005a00:	2201      	movs	r2, #1
 8005a02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a04:	f7fc ffd6 	bl	80029b4 <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a0c:	f7fc ffd2 	bl	80029b4 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e160      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a54 <HAL_RCC_OscConfig+0x26c>)
 8005a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0f0      	beq.n	8005a0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005a2a:	2001      	movs	r0, #1
 8005a2c:	f000 face 	bl	8005fcc <RCC_Delay>
 8005a30:	e01c      	b.n	8005a6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a32:	4b0a      	ldr	r3, [pc, #40]	@ (8005a5c <HAL_RCC_OscConfig+0x274>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a38:	f7fc ffbc 	bl	80029b4 <HAL_GetTick>
 8005a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a3e:	e00f      	b.n	8005a60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a40:	f7fc ffb8 	bl	80029b4 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d908      	bls.n	8005a60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e146      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
 8005a52:	bf00      	nop
 8005a54:	40021000 	.word	0x40021000
 8005a58:	42420000 	.word	0x42420000
 8005a5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a60:	4b92      	ldr	r3, [pc, #584]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e9      	bne.n	8005a40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 80a6 	beq.w	8005bc6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a7e:	4b8b      	ldr	r3, [pc, #556]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005a80:	69db      	ldr	r3, [r3, #28]
 8005a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10d      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a8a:	4b88      	ldr	r3, [pc, #544]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	4a87      	ldr	r2, [pc, #540]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a94:	61d3      	str	r3, [r2, #28]
 8005a96:	4b85      	ldr	r3, [pc, #532]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a9e:	60bb      	str	r3, [r7, #8]
 8005aa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aa6:	4b82      	ldr	r3, [pc, #520]	@ (8005cb0 <HAL_RCC_OscConfig+0x4c8>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d118      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ab2:	4b7f      	ldr	r3, [pc, #508]	@ (8005cb0 <HAL_RCC_OscConfig+0x4c8>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a7e      	ldr	r2, [pc, #504]	@ (8005cb0 <HAL_RCC_OscConfig+0x4c8>)
 8005ab8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005abc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005abe:	f7fc ff79 	bl	80029b4 <HAL_GetTick>
 8005ac2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ac4:	e008      	b.n	8005ad8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ac6:	f7fc ff75 	bl	80029b4 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	2b64      	cmp	r3, #100	@ 0x64
 8005ad2:	d901      	bls.n	8005ad8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e103      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ad8:	4b75      	ldr	r3, [pc, #468]	@ (8005cb0 <HAL_RCC_OscConfig+0x4c8>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d0f0      	beq.n	8005ac6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d106      	bne.n	8005afa <HAL_RCC_OscConfig+0x312>
 8005aec:	4b6f      	ldr	r3, [pc, #444]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005aee:	6a1b      	ldr	r3, [r3, #32]
 8005af0:	4a6e      	ldr	r2, [pc, #440]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005af2:	f043 0301 	orr.w	r3, r3, #1
 8005af6:	6213      	str	r3, [r2, #32]
 8005af8:	e02d      	b.n	8005b56 <HAL_RCC_OscConfig+0x36e>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10c      	bne.n	8005b1c <HAL_RCC_OscConfig+0x334>
 8005b02:	4b6a      	ldr	r3, [pc, #424]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	4a69      	ldr	r2, [pc, #420]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b08:	f023 0301 	bic.w	r3, r3, #1
 8005b0c:	6213      	str	r3, [r2, #32]
 8005b0e:	4b67      	ldr	r3, [pc, #412]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	4a66      	ldr	r2, [pc, #408]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b14:	f023 0304 	bic.w	r3, r3, #4
 8005b18:	6213      	str	r3, [r2, #32]
 8005b1a:	e01c      	b.n	8005b56 <HAL_RCC_OscConfig+0x36e>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	2b05      	cmp	r3, #5
 8005b22:	d10c      	bne.n	8005b3e <HAL_RCC_OscConfig+0x356>
 8005b24:	4b61      	ldr	r3, [pc, #388]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b26:	6a1b      	ldr	r3, [r3, #32]
 8005b28:	4a60      	ldr	r2, [pc, #384]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b2a:	f043 0304 	orr.w	r3, r3, #4
 8005b2e:	6213      	str	r3, [r2, #32]
 8005b30:	4b5e      	ldr	r3, [pc, #376]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	4a5d      	ldr	r2, [pc, #372]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b36:	f043 0301 	orr.w	r3, r3, #1
 8005b3a:	6213      	str	r3, [r2, #32]
 8005b3c:	e00b      	b.n	8005b56 <HAL_RCC_OscConfig+0x36e>
 8005b3e:	4b5b      	ldr	r3, [pc, #364]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	4a5a      	ldr	r2, [pc, #360]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b44:	f023 0301 	bic.w	r3, r3, #1
 8005b48:	6213      	str	r3, [r2, #32]
 8005b4a:	4b58      	ldr	r3, [pc, #352]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	4a57      	ldr	r2, [pc, #348]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b50:	f023 0304 	bic.w	r3, r3, #4
 8005b54:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d015      	beq.n	8005b8a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b5e:	f7fc ff29 	bl	80029b4 <HAL_GetTick>
 8005b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b64:	e00a      	b.n	8005b7c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b66:	f7fc ff25 	bl	80029b4 <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d901      	bls.n	8005b7c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e0b1      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b7c:	4b4b      	ldr	r3, [pc, #300]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	f003 0302 	and.w	r3, r3, #2
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d0ee      	beq.n	8005b66 <HAL_RCC_OscConfig+0x37e>
 8005b88:	e014      	b.n	8005bb4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b8a:	f7fc ff13 	bl	80029b4 <HAL_GetTick>
 8005b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b90:	e00a      	b.n	8005ba8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b92:	f7fc ff0f 	bl	80029b4 <HAL_GetTick>
 8005b96:	4602      	mov	r2, r0
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d901      	bls.n	8005ba8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e09b      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ba8:	4b40      	ldr	r3, [pc, #256]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1ee      	bne.n	8005b92 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005bb4:	7dfb      	ldrb	r3, [r7, #23]
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d105      	bne.n	8005bc6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bba:	4b3c      	ldr	r3, [pc, #240]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	4a3b      	ldr	r2, [pc, #236]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005bc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bc4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	69db      	ldr	r3, [r3, #28]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f000 8087 	beq.w	8005cde <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bd0:	4b36      	ldr	r3, [pc, #216]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f003 030c 	and.w	r3, r3, #12
 8005bd8:	2b08      	cmp	r3, #8
 8005bda:	d061      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	69db      	ldr	r3, [r3, #28]
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d146      	bne.n	8005c72 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005be4:	4b33      	ldr	r3, [pc, #204]	@ (8005cb4 <HAL_RCC_OscConfig+0x4cc>)
 8005be6:	2200      	movs	r2, #0
 8005be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bea:	f7fc fee3 	bl	80029b4 <HAL_GetTick>
 8005bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bf0:	e008      	b.n	8005c04 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bf2:	f7fc fedf 	bl	80029b4 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e06d      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c04:	4b29      	ldr	r3, [pc, #164]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1f0      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a1b      	ldr	r3, [r3, #32]
 8005c14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c18:	d108      	bne.n	8005c2c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005c1a:	4b24      	ldr	r3, [pc, #144]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	4921      	ldr	r1, [pc, #132]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a19      	ldr	r1, [r3, #32]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3c:	430b      	orrs	r3, r1
 8005c3e:	491b      	ldr	r1, [pc, #108]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c44:	4b1b      	ldr	r3, [pc, #108]	@ (8005cb4 <HAL_RCC_OscConfig+0x4cc>)
 8005c46:	2201      	movs	r2, #1
 8005c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c4a:	f7fc feb3 	bl	80029b4 <HAL_GetTick>
 8005c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c50:	e008      	b.n	8005c64 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c52:	f7fc feaf 	bl	80029b4 <HAL_GetTick>
 8005c56:	4602      	mov	r2, r0
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	1ad3      	subs	r3, r2, r3
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d901      	bls.n	8005c64 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e03d      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c64:	4b11      	ldr	r3, [pc, #68]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d0f0      	beq.n	8005c52 <HAL_RCC_OscConfig+0x46a>
 8005c70:	e035      	b.n	8005cde <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c72:	4b10      	ldr	r3, [pc, #64]	@ (8005cb4 <HAL_RCC_OscConfig+0x4cc>)
 8005c74:	2200      	movs	r2, #0
 8005c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c78:	f7fc fe9c 	bl	80029b4 <HAL_GetTick>
 8005c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c7e:	e008      	b.n	8005c92 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c80:	f7fc fe98 	bl	80029b4 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e026      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c92:	4b06      	ldr	r3, [pc, #24]	@ (8005cac <HAL_RCC_OscConfig+0x4c4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1f0      	bne.n	8005c80 <HAL_RCC_OscConfig+0x498>
 8005c9e:	e01e      	b.n	8005cde <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d107      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e019      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
 8005cac:	40021000 	.word	0x40021000
 8005cb0:	40007000 	.word	0x40007000
 8005cb4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce8 <HAL_RCC_OscConfig+0x500>)
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a1b      	ldr	r3, [r3, #32]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d106      	bne.n	8005cda <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d001      	beq.n	8005cde <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e000      	b.n	8005ce0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3718      	adds	r7, #24
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	40021000 	.word	0x40021000

08005cec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e0d0      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d00:	4b6a      	ldr	r3, [pc, #424]	@ (8005eac <HAL_RCC_ClockConfig+0x1c0>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0307 	and.w	r3, r3, #7
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d910      	bls.n	8005d30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d0e:	4b67      	ldr	r3, [pc, #412]	@ (8005eac <HAL_RCC_ClockConfig+0x1c0>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f023 0207 	bic.w	r2, r3, #7
 8005d16:	4965      	ldr	r1, [pc, #404]	@ (8005eac <HAL_RCC_ClockConfig+0x1c0>)
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d1e:	4b63      	ldr	r3, [pc, #396]	@ (8005eac <HAL_RCC_ClockConfig+0x1c0>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d001      	beq.n	8005d30 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e0b8      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d020      	beq.n	8005d7e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0304 	and.w	r3, r3, #4
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d005      	beq.n	8005d54 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d48:	4b59      	ldr	r3, [pc, #356]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	4a58      	ldr	r2, [pc, #352]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d4e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005d52:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0308 	and.w	r3, r3, #8
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d005      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d60:	4b53      	ldr	r3, [pc, #332]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	4a52      	ldr	r2, [pc, #328]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d66:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005d6a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d6c:	4b50      	ldr	r3, [pc, #320]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	494d      	ldr	r1, [pc, #308]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d040      	beq.n	8005e0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d107      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d92:	4b47      	ldr	r3, [pc, #284]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d115      	bne.n	8005dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e07f      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d107      	bne.n	8005dba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005daa:	4b41      	ldr	r3, [pc, #260]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d109      	bne.n	8005dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e073      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dba:	4b3d      	ldr	r3, [pc, #244]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e06b      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dca:	4b39      	ldr	r3, [pc, #228]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f023 0203 	bic.w	r2, r3, #3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	4936      	ldr	r1, [pc, #216]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ddc:	f7fc fdea 	bl	80029b4 <HAL_GetTick>
 8005de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005de2:	e00a      	b.n	8005dfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005de4:	f7fc fde6 	bl	80029b4 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e053      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dfa:	4b2d      	ldr	r3, [pc, #180]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	f003 020c 	and.w	r2, r3, #12
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d1eb      	bne.n	8005de4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e0c:	4b27      	ldr	r3, [pc, #156]	@ (8005eac <HAL_RCC_ClockConfig+0x1c0>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0307 	and.w	r3, r3, #7
 8005e14:	683a      	ldr	r2, [r7, #0]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d210      	bcs.n	8005e3c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e1a:	4b24      	ldr	r3, [pc, #144]	@ (8005eac <HAL_RCC_ClockConfig+0x1c0>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f023 0207 	bic.w	r2, r3, #7
 8005e22:	4922      	ldr	r1, [pc, #136]	@ (8005eac <HAL_RCC_ClockConfig+0x1c0>)
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e2a:	4b20      	ldr	r3, [pc, #128]	@ (8005eac <HAL_RCC_ClockConfig+0x1c0>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d001      	beq.n	8005e3c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e032      	b.n	8005ea2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e48:	4b19      	ldr	r3, [pc, #100]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	4916      	ldr	r1, [pc, #88]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d009      	beq.n	8005e7a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e66:	4b12      	ldr	r3, [pc, #72]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	00db      	lsls	r3, r3, #3
 8005e74:	490e      	ldr	r1, [pc, #56]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e7a:	f000 f821 	bl	8005ec0 <HAL_RCC_GetSysClockFreq>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	091b      	lsrs	r3, r3, #4
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	490a      	ldr	r1, [pc, #40]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e8c:	5ccb      	ldrb	r3, [r1, r3]
 8005e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e92:	4a09      	ldr	r2, [pc, #36]	@ (8005eb8 <HAL_RCC_ClockConfig+0x1cc>)
 8005e94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e96:	4b09      	ldr	r3, [pc, #36]	@ (8005ebc <HAL_RCC_ClockConfig+0x1d0>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7fc fd48 	bl	8002930 <HAL_InitTick>

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	40022000 	.word	0x40022000
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	0800ba40 	.word	0x0800ba40
 8005eb8:	20000014 	.word	0x20000014
 8005ebc:	20000018 	.word	0x20000018

08005ec0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b087      	sub	sp, #28
 8005ec4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60fb      	str	r3, [r7, #12]
 8005eca:	2300      	movs	r3, #0
 8005ecc:	60bb      	str	r3, [r7, #8]
 8005ece:	2300      	movs	r3, #0
 8005ed0:	617b      	str	r3, [r7, #20]
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005eda:	4b1e      	ldr	r3, [pc, #120]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0x94>)
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f003 030c 	and.w	r3, r3, #12
 8005ee6:	2b04      	cmp	r3, #4
 8005ee8:	d002      	beq.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x30>
 8005eea:	2b08      	cmp	r3, #8
 8005eec:	d003      	beq.n	8005ef6 <HAL_RCC_GetSysClockFreq+0x36>
 8005eee:	e027      	b.n	8005f40 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005ef0:	4b19      	ldr	r3, [pc, #100]	@ (8005f58 <HAL_RCC_GetSysClockFreq+0x98>)
 8005ef2:	613b      	str	r3, [r7, #16]
      break;
 8005ef4:	e027      	b.n	8005f46 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	0c9b      	lsrs	r3, r3, #18
 8005efa:	f003 030f 	and.w	r3, r3, #15
 8005efe:	4a17      	ldr	r2, [pc, #92]	@ (8005f5c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005f00:	5cd3      	ldrb	r3, [r2, r3]
 8005f02:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d010      	beq.n	8005f30 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f0e:	4b11      	ldr	r3, [pc, #68]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0x94>)
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	0c5b      	lsrs	r3, r3, #17
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	4a11      	ldr	r2, [pc, #68]	@ (8005f60 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005f1a:	5cd3      	ldrb	r3, [r2, r3]
 8005f1c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a0d      	ldr	r2, [pc, #52]	@ (8005f58 <HAL_RCC_GetSysClockFreq+0x98>)
 8005f22:	fb03 f202 	mul.w	r2, r3, r2
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	e004      	b.n	8005f3a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a0c      	ldr	r2, [pc, #48]	@ (8005f64 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f34:	fb02 f303 	mul.w	r3, r2, r3
 8005f38:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	613b      	str	r3, [r7, #16]
      break;
 8005f3e:	e002      	b.n	8005f46 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005f40:	4b05      	ldr	r3, [pc, #20]	@ (8005f58 <HAL_RCC_GetSysClockFreq+0x98>)
 8005f42:	613b      	str	r3, [r7, #16]
      break;
 8005f44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f46:	693b      	ldr	r3, [r7, #16]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	371c      	adds	r7, #28
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bc80      	pop	{r7}
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	40021000 	.word	0x40021000
 8005f58:	007a1200 	.word	0x007a1200
 8005f5c:	0800ba58 	.word	0x0800ba58
 8005f60:	0800ba68 	.word	0x0800ba68
 8005f64:	003d0900 	.word	0x003d0900

08005f68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f6c:	4b02      	ldr	r3, [pc, #8]	@ (8005f78 <HAL_RCC_GetHCLKFreq+0x10>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr
 8005f78:	20000014 	.word	0x20000014

08005f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f80:	f7ff fff2 	bl	8005f68 <HAL_RCC_GetHCLKFreq>
 8005f84:	4602      	mov	r2, r0
 8005f86:	4b05      	ldr	r3, [pc, #20]	@ (8005f9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	0a1b      	lsrs	r3, r3, #8
 8005f8c:	f003 0307 	and.w	r3, r3, #7
 8005f90:	4903      	ldr	r1, [pc, #12]	@ (8005fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f92:	5ccb      	ldrb	r3, [r1, r3]
 8005f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	40021000 	.word	0x40021000
 8005fa0:	0800ba50 	.word	0x0800ba50

08005fa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005fa8:	f7ff ffde 	bl	8005f68 <HAL_RCC_GetHCLKFreq>
 8005fac:	4602      	mov	r2, r0
 8005fae:	4b05      	ldr	r3, [pc, #20]	@ (8005fc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	0adb      	lsrs	r3, r3, #11
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	4903      	ldr	r1, [pc, #12]	@ (8005fc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fba:	5ccb      	ldrb	r3, [r1, r3]
 8005fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	40021000 	.word	0x40021000
 8005fc8:	0800ba50 	.word	0x0800ba50

08005fcc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8006000 <RCC_Delay+0x34>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a0a      	ldr	r2, [pc, #40]	@ (8006004 <RCC_Delay+0x38>)
 8005fda:	fba2 2303 	umull	r2, r3, r2, r3
 8005fde:	0a5b      	lsrs	r3, r3, #9
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	fb02 f303 	mul.w	r3, r2, r3
 8005fe6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005fe8:	bf00      	nop
  }
  while (Delay --);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	1e5a      	subs	r2, r3, #1
 8005fee:	60fa      	str	r2, [r7, #12]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1f9      	bne.n	8005fe8 <RCC_Delay+0x1c>
}
 8005ff4:	bf00      	nop
 8005ff6:	bf00      	nop
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bc80      	pop	{r7}
 8005ffe:	4770      	bx	lr
 8006000:	20000014 	.word	0x20000014
 8006004:	10624dd3 	.word	0x10624dd3

08006008 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b086      	sub	sp, #24
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d101      	bne.n	800601c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e093      	b.n	8006144 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	d106      	bne.n	8006036 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f7fc fb87 	bl	8002744 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2202      	movs	r2, #2
 800603a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	6812      	ldr	r2, [r2, #0]
 8006048:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800604c:	f023 0307 	bic.w	r3, r3, #7
 8006050:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	3304      	adds	r3, #4
 800605a:	4619      	mov	r1, r3
 800605c:	4610      	mov	r0, r2
 800605e:	f000 fa4f 	bl	8006500 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6a1b      	ldr	r3, [r3, #32]
 8006078:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	4313      	orrs	r3, r2
 8006082:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800608a:	f023 0303 	bic.w	r3, r3, #3
 800608e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	689a      	ldr	r2, [r3, #8]
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	021b      	lsls	r3, r3, #8
 800609a:	4313      	orrs	r3, r2
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	4313      	orrs	r3, r2
 80060a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80060a8:	f023 030c 	bic.w	r3, r3, #12
 80060ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	68da      	ldr	r2, [r3, #12]
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	021b      	lsls	r3, r3, #8
 80060c4:	4313      	orrs	r3, r2
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	011a      	lsls	r2, r3, #4
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	031b      	lsls	r3, r3, #12
 80060d8:	4313      	orrs	r3, r2
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	4313      	orrs	r3, r2
 80060de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80060e6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	685a      	ldr	r2, [r3, #4]
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	011b      	lsls	r3, r3, #4
 80060f2:	4313      	orrs	r3, r2
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2201      	movs	r2, #1
 800611e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2201      	movs	r2, #1
 8006136:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3718      	adds	r7, #24
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800615c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006164:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800616c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006174:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d110      	bne.n	800619e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800617c:	7bfb      	ldrb	r3, [r7, #15]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d102      	bne.n	8006188 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006182:	7b7b      	ldrb	r3, [r7, #13]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d001      	beq.n	800618c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e089      	b.n	80062a0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800619c:	e031      	b.n	8006202 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	2b04      	cmp	r3, #4
 80061a2:	d110      	bne.n	80061c6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80061a4:	7bbb      	ldrb	r3, [r7, #14]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d102      	bne.n	80061b0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80061aa:	7b3b      	ldrb	r3, [r7, #12]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d001      	beq.n	80061b4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e075      	b.n	80062a0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2202      	movs	r2, #2
 80061b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2202      	movs	r2, #2
 80061c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061c4:	e01d      	b.n	8006202 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061c6:	7bfb      	ldrb	r3, [r7, #15]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d108      	bne.n	80061de <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80061cc:	7bbb      	ldrb	r3, [r7, #14]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d105      	bne.n	80061de <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061d2:	7b7b      	ldrb	r3, [r7, #13]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d102      	bne.n	80061de <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80061d8:	7b3b      	ldrb	r3, [r7, #12]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d001      	beq.n	80061e2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e05e      	b.n	80062a0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2202      	movs	r2, #2
 80061e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2202      	movs	r2, #2
 80061ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2202      	movs	r2, #2
 80061f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2202      	movs	r2, #2
 80061fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d003      	beq.n	8006210 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	2b04      	cmp	r3, #4
 800620c:	d010      	beq.n	8006230 <HAL_TIM_Encoder_Start_IT+0xe4>
 800620e:	e01f      	b.n	8006250 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2201      	movs	r2, #1
 8006216:	2100      	movs	r1, #0
 8006218:	4618      	mov	r0, r3
 800621a:	f000 f9d3 	bl	80065c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68da      	ldr	r2, [r3, #12]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f042 0202 	orr.w	r2, r2, #2
 800622c:	60da      	str	r2, [r3, #12]
      break;
 800622e:	e02e      	b.n	800628e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2201      	movs	r2, #1
 8006236:	2104      	movs	r1, #4
 8006238:	4618      	mov	r0, r3
 800623a:	f000 f9c3 	bl	80065c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f042 0204 	orr.w	r2, r2, #4
 800624c:	60da      	str	r2, [r3, #12]
      break;
 800624e:	e01e      	b.n	800628e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2201      	movs	r2, #1
 8006256:	2100      	movs	r1, #0
 8006258:	4618      	mov	r0, r3
 800625a:	f000 f9b3 	bl	80065c4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2201      	movs	r2, #1
 8006264:	2104      	movs	r1, #4
 8006266:	4618      	mov	r0, r3
 8006268:	f000 f9ac 	bl	80065c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68da      	ldr	r2, [r3, #12]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f042 0202 	orr.w	r2, r2, #2
 800627a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f042 0204 	orr.w	r2, r2, #4
 800628a:	60da      	str	r2, [r3, #12]
      break;
 800628c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f042 0201 	orr.w	r2, r2, #1
 800629c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	f003 0302 	and.w	r3, r3, #2
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d122      	bne.n	8006304 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	2b02      	cmp	r3, #2
 80062ca:	d11b      	bne.n	8006304 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f06f 0202 	mvn.w	r2, #2
 80062d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2201      	movs	r2, #1
 80062da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	f003 0303 	and.w	r3, r3, #3
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d003      	beq.n	80062f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f7fb f866 	bl	80013bc <HAL_TIM_IC_CaptureCallback>
 80062f0:	e005      	b.n	80062fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 f8e9 	bl	80064ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 f8ef 	bl	80064dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	f003 0304 	and.w	r3, r3, #4
 800630e:	2b04      	cmp	r3, #4
 8006310:	d122      	bne.n	8006358 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	f003 0304 	and.w	r3, r3, #4
 800631c:	2b04      	cmp	r3, #4
 800631e:	d11b      	bne.n	8006358 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f06f 0204 	mvn.w	r2, #4
 8006328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2202      	movs	r2, #2
 800632e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f7fb f83c 	bl	80013bc <HAL_TIM_IC_CaptureCallback>
 8006344:	e005      	b.n	8006352 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f8bf 	bl	80064ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 f8c5 	bl	80064dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	f003 0308 	and.w	r3, r3, #8
 8006362:	2b08      	cmp	r3, #8
 8006364:	d122      	bne.n	80063ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f003 0308 	and.w	r3, r3, #8
 8006370:	2b08      	cmp	r3, #8
 8006372:	d11b      	bne.n	80063ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f06f 0208 	mvn.w	r2, #8
 800637c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2204      	movs	r2, #4
 8006382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	69db      	ldr	r3, [r3, #28]
 800638a:	f003 0303 	and.w	r3, r3, #3
 800638e:	2b00      	cmp	r3, #0
 8006390:	d003      	beq.n	800639a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f7fb f812 	bl	80013bc <HAL_TIM_IC_CaptureCallback>
 8006398:	e005      	b.n	80063a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 f895 	bl	80064ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 f89b 	bl	80064dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	f003 0310 	and.w	r3, r3, #16
 80063b6:	2b10      	cmp	r3, #16
 80063b8:	d122      	bne.n	8006400 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	f003 0310 	and.w	r3, r3, #16
 80063c4:	2b10      	cmp	r3, #16
 80063c6:	d11b      	bne.n	8006400 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f06f 0210 	mvn.w	r2, #16
 80063d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2208      	movs	r2, #8
 80063d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d003      	beq.n	80063ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f7fa ffe8 	bl	80013bc <HAL_TIM_IC_CaptureCallback>
 80063ec:	e005      	b.n	80063fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 f86b 	bl	80064ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 f871 	bl	80064dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b01      	cmp	r3, #1
 800640c:	d10e      	bne.n	800642c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	2b01      	cmp	r3, #1
 800641a:	d107      	bne.n	800642c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f06f 0201 	mvn.w	r2, #1
 8006424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f846 	bl	80064b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006436:	2b80      	cmp	r3, #128	@ 0x80
 8006438:	d10e      	bne.n	8006458 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006444:	2b80      	cmp	r3, #128	@ 0x80
 8006446:	d107      	bne.n	8006458 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 f941 	bl	80066da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006462:	2b40      	cmp	r3, #64	@ 0x40
 8006464:	d10e      	bne.n	8006484 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006470:	2b40      	cmp	r3, #64	@ 0x40
 8006472:	d107      	bne.n	8006484 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800647c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f835 	bl	80064ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	691b      	ldr	r3, [r3, #16]
 800648a:	f003 0320 	and.w	r3, r3, #32
 800648e:	2b20      	cmp	r3, #32
 8006490:	d10e      	bne.n	80064b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	f003 0320 	and.w	r3, r3, #32
 800649c:	2b20      	cmp	r3, #32
 800649e:	d107      	bne.n	80064b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f06f 0220 	mvn.w	r2, #32
 80064a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 f90c 	bl	80066c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064b0:	bf00      	nop
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80064c0:	bf00      	nop
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bc80      	pop	{r7}
 80064c8:	4770      	bx	lr

080064ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064ca:	b480      	push	{r7}
 80064cc:	b083      	sub	sp, #12
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064d2:	bf00      	nop
 80064d4:	370c      	adds	r7, #12
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bc80      	pop	{r7}
 80064da:	4770      	bx	lr

080064dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bc80      	pop	{r7}
 80064ec:	4770      	bx	lr

080064ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b083      	sub	sp, #12
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064f6:	bf00      	nop
 80064f8:	370c      	adds	r7, #12
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bc80      	pop	{r7}
 80064fe:	4770      	bx	lr

08006500 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a29      	ldr	r2, [pc, #164]	@ (80065b8 <TIM_Base_SetConfig+0xb8>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d00b      	beq.n	8006530 <TIM_Base_SetConfig+0x30>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800651e:	d007      	beq.n	8006530 <TIM_Base_SetConfig+0x30>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a26      	ldr	r2, [pc, #152]	@ (80065bc <TIM_Base_SetConfig+0xbc>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d003      	beq.n	8006530 <TIM_Base_SetConfig+0x30>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a25      	ldr	r2, [pc, #148]	@ (80065c0 <TIM_Base_SetConfig+0xc0>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d108      	bne.n	8006542 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006536:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	4313      	orrs	r3, r2
 8006540:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a1c      	ldr	r2, [pc, #112]	@ (80065b8 <TIM_Base_SetConfig+0xb8>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d00b      	beq.n	8006562 <TIM_Base_SetConfig+0x62>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006550:	d007      	beq.n	8006562 <TIM_Base_SetConfig+0x62>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a19      	ldr	r2, [pc, #100]	@ (80065bc <TIM_Base_SetConfig+0xbc>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d003      	beq.n	8006562 <TIM_Base_SetConfig+0x62>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a18      	ldr	r2, [pc, #96]	@ (80065c0 <TIM_Base_SetConfig+0xc0>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d108      	bne.n	8006574 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4313      	orrs	r3, r2
 8006572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	4313      	orrs	r3, r2
 8006580:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	689a      	ldr	r2, [r3, #8]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a07      	ldr	r2, [pc, #28]	@ (80065b8 <TIM_Base_SetConfig+0xb8>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d103      	bne.n	80065a8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	691a      	ldr	r2, [r3, #16]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	615a      	str	r2, [r3, #20]
}
 80065ae:	bf00      	nop
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bc80      	pop	{r7}
 80065b6:	4770      	bx	lr
 80065b8:	40012c00 	.word	0x40012c00
 80065bc:	40000400 	.word	0x40000400
 80065c0:	40000800 	.word	0x40000800

080065c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b087      	sub	sp, #28
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f003 031f 	and.w	r3, r3, #31
 80065d6:	2201      	movs	r2, #1
 80065d8:	fa02 f303 	lsl.w	r3, r2, r3
 80065dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6a1a      	ldr	r2, [r3, #32]
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	43db      	mvns	r3, r3
 80065e6:	401a      	ands	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6a1a      	ldr	r2, [r3, #32]
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f003 031f 	and.w	r3, r3, #31
 80065f6:	6879      	ldr	r1, [r7, #4]
 80065f8:	fa01 f303 	lsl.w	r3, r1, r3
 80065fc:	431a      	orrs	r2, r3
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	621a      	str	r2, [r3, #32]
}
 8006602:	bf00      	nop
 8006604:	371c      	adds	r7, #28
 8006606:	46bd      	mov	sp, r7
 8006608:	bc80      	pop	{r7}
 800660a:	4770      	bx	lr

0800660c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800661c:	2b01      	cmp	r3, #1
 800661e:	d101      	bne.n	8006624 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006620:	2302      	movs	r3, #2
 8006622:	e046      	b.n	80066b2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2202      	movs	r2, #2
 8006630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800664a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a16      	ldr	r2, [pc, #88]	@ (80066bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d00e      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006670:	d009      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a12      	ldr	r2, [pc, #72]	@ (80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d004      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a10      	ldr	r2, [pc, #64]	@ (80066c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d10c      	bne.n	80066a0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800668c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	68ba      	ldr	r2, [r7, #8]
 8006694:	4313      	orrs	r3, r2
 8006696:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bc80      	pop	{r7}
 80066ba:	4770      	bx	lr
 80066bc:	40012c00 	.word	0x40012c00
 80066c0:	40000400 	.word	0x40000400
 80066c4:	40000800 	.word	0x40000800

080066c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bc80      	pop	{r7}
 80066d8:	4770      	bx	lr

080066da <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066da:	b480      	push	{r7}
 80066dc:	b083      	sub	sp, #12
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066e2:	bf00      	nop
 80066e4:	370c      	adds	r7, #12
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bc80      	pop	{r7}
 80066ea:	4770      	bx	lr

080066ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d101      	bne.n	80066fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e042      	b.n	8006784 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d106      	bne.n	8006718 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f7fc f886 	bl	8002824 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2224      	movs	r2, #36	@ 0x24
 800671c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68da      	ldr	r2, [r3, #12]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800672e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 f91d 	bl	8006970 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	691a      	ldr	r2, [r3, #16]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006744:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	695a      	ldr	r2, [r3, #20]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006754:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68da      	ldr	r2, [r3, #12]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006764:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2220      	movs	r2, #32
 8006770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2220      	movs	r2, #32
 8006778:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b08a      	sub	sp, #40	@ 0x28
 8006790:	af02      	add	r7, sp, #8
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	603b      	str	r3, [r7, #0]
 8006798:	4613      	mov	r3, r2
 800679a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800679c:	2300      	movs	r3, #0
 800679e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b20      	cmp	r3, #32
 80067aa:	d16d      	bne.n	8006888 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d002      	beq.n	80067b8 <HAL_UART_Transmit+0x2c>
 80067b2:	88fb      	ldrh	r3, [r7, #6]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d101      	bne.n	80067bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e066      	b.n	800688a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2221      	movs	r2, #33	@ 0x21
 80067c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067ca:	f7fc f8f3 	bl	80029b4 <HAL_GetTick>
 80067ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	88fa      	ldrh	r2, [r7, #6]
 80067d4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	88fa      	ldrh	r2, [r7, #6]
 80067da:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067e4:	d108      	bne.n	80067f8 <HAL_UART_Transmit+0x6c>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d104      	bne.n	80067f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80067ee:	2300      	movs	r3, #0
 80067f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	61bb      	str	r3, [r7, #24]
 80067f6:	e003      	b.n	8006800 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067fc:	2300      	movs	r3, #0
 80067fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006800:	e02a      	b.n	8006858 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2200      	movs	r2, #0
 800680a:	2180      	movs	r1, #128	@ 0x80
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f000 f840 	bl	8006892 <UART_WaitOnFlagUntilTimeout>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d001      	beq.n	800681c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e036      	b.n	800688a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800681c:	69fb      	ldr	r3, [r7, #28]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10b      	bne.n	800683a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	881b      	ldrh	r3, [r3, #0]
 8006826:	461a      	mov	r2, r3
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006830:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	3302      	adds	r3, #2
 8006836:	61bb      	str	r3, [r7, #24]
 8006838:	e007      	b.n	800684a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	781a      	ldrb	r2, [r3, #0]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	3301      	adds	r3, #1
 8006848:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800684e:	b29b      	uxth	r3, r3
 8006850:	3b01      	subs	r3, #1
 8006852:	b29a      	uxth	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800685c:	b29b      	uxth	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1cf      	bne.n	8006802 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	2200      	movs	r2, #0
 800686a:	2140      	movs	r1, #64	@ 0x40
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 f810 	bl	8006892 <UART_WaitOnFlagUntilTimeout>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d001      	beq.n	800687c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e006      	b.n	800688a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2220      	movs	r2, #32
 8006880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006884:	2300      	movs	r3, #0
 8006886:	e000      	b.n	800688a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006888:	2302      	movs	r3, #2
  }
}
 800688a:	4618      	mov	r0, r3
 800688c:	3720      	adds	r7, #32
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}

08006892 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006892:	b580      	push	{r7, lr}
 8006894:	b090      	sub	sp, #64	@ 0x40
 8006896:	af00      	add	r7, sp, #0
 8006898:	60f8      	str	r0, [r7, #12]
 800689a:	60b9      	str	r1, [r7, #8]
 800689c:	603b      	str	r3, [r7, #0]
 800689e:	4613      	mov	r3, r2
 80068a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068a2:	e050      	b.n	8006946 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068aa:	d04c      	beq.n	8006946 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80068ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d007      	beq.n	80068c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80068b2:	f7fc f87f 	bl	80029b4 <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068be:	429a      	cmp	r2, r3
 80068c0:	d241      	bcs.n	8006946 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	330c      	adds	r3, #12
 80068c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068cc:	e853 3f00 	ldrex	r3, [r3]
 80068d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80068d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	330c      	adds	r3, #12
 80068e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80068e2:	637a      	str	r2, [r7, #52]	@ 0x34
 80068e4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80068e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068ea:	e841 2300 	strex	r3, r2, [r1]
 80068ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80068f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d1e5      	bne.n	80068c2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	3314      	adds	r3, #20
 80068fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	e853 3f00 	ldrex	r3, [r3]
 8006904:	613b      	str	r3, [r7, #16]
   return(result);
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f023 0301 	bic.w	r3, r3, #1
 800690c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	3314      	adds	r3, #20
 8006914:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006916:	623a      	str	r2, [r7, #32]
 8006918:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691a:	69f9      	ldr	r1, [r7, #28]
 800691c:	6a3a      	ldr	r2, [r7, #32]
 800691e:	e841 2300 	strex	r3, r2, [r1]
 8006922:	61bb      	str	r3, [r7, #24]
   return(result);
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1e5      	bne.n	80068f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2220      	movs	r2, #32
 800692e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2220      	movs	r2, #32
 8006936:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e00f      	b.n	8006966 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	4013      	ands	r3, r2
 8006950:	68ba      	ldr	r2, [r7, #8]
 8006952:	429a      	cmp	r2, r3
 8006954:	bf0c      	ite	eq
 8006956:	2301      	moveq	r3, #1
 8006958:	2300      	movne	r3, #0
 800695a:	b2db      	uxtb	r3, r3
 800695c:	461a      	mov	r2, r3
 800695e:	79fb      	ldrb	r3, [r7, #7]
 8006960:	429a      	cmp	r2, r3
 8006962:	d09f      	beq.n	80068a4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3740      	adds	r7, #64	@ 0x40
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
	...

08006970 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68da      	ldr	r2, [r3, #12]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	430a      	orrs	r2, r1
 800698c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	689a      	ldr	r2, [r3, #8]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	695b      	ldr	r3, [r3, #20]
 800699c:	4313      	orrs	r3, r2
 800699e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80069aa:	f023 030c 	bic.w	r3, r3, #12
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	6812      	ldr	r2, [r2, #0]
 80069b2:	68b9      	ldr	r1, [r7, #8]
 80069b4:	430b      	orrs	r3, r1
 80069b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	695b      	ldr	r3, [r3, #20]
 80069be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	699a      	ldr	r2, [r3, #24]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	430a      	orrs	r2, r1
 80069cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a2c      	ldr	r2, [pc, #176]	@ (8006a84 <UART_SetConfig+0x114>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d103      	bne.n	80069e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80069d8:	f7ff fae4 	bl	8005fa4 <HAL_RCC_GetPCLK2Freq>
 80069dc:	60f8      	str	r0, [r7, #12]
 80069de:	e002      	b.n	80069e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80069e0:	f7ff facc 	bl	8005f7c <HAL_RCC_GetPCLK1Freq>
 80069e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069e6:	68fa      	ldr	r2, [r7, #12]
 80069e8:	4613      	mov	r3, r2
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	4413      	add	r3, r2
 80069ee:	009a      	lsls	r2, r3, #2
 80069f0:	441a      	add	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80069fc:	4a22      	ldr	r2, [pc, #136]	@ (8006a88 <UART_SetConfig+0x118>)
 80069fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006a02:	095b      	lsrs	r3, r3, #5
 8006a04:	0119      	lsls	r1, r3, #4
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	4613      	mov	r3, r2
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	4413      	add	r3, r2
 8006a0e:	009a      	lsls	r2, r3, #2
 8006a10:	441a      	add	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006a88 <UART_SetConfig+0x118>)
 8006a1e:	fba3 0302 	umull	r0, r3, r3, r2
 8006a22:	095b      	lsrs	r3, r3, #5
 8006a24:	2064      	movs	r0, #100	@ 0x64
 8006a26:	fb00 f303 	mul.w	r3, r0, r3
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	011b      	lsls	r3, r3, #4
 8006a2e:	3332      	adds	r3, #50	@ 0x32
 8006a30:	4a15      	ldr	r2, [pc, #84]	@ (8006a88 <UART_SetConfig+0x118>)
 8006a32:	fba2 2303 	umull	r2, r3, r2, r3
 8006a36:	095b      	lsrs	r3, r3, #5
 8006a38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a3c:	4419      	add	r1, r3
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	4613      	mov	r3, r2
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	4413      	add	r3, r2
 8006a46:	009a      	lsls	r2, r3, #2
 8006a48:	441a      	add	r2, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a54:	4b0c      	ldr	r3, [pc, #48]	@ (8006a88 <UART_SetConfig+0x118>)
 8006a56:	fba3 0302 	umull	r0, r3, r3, r2
 8006a5a:	095b      	lsrs	r3, r3, #5
 8006a5c:	2064      	movs	r0, #100	@ 0x64
 8006a5e:	fb00 f303 	mul.w	r3, r0, r3
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	011b      	lsls	r3, r3, #4
 8006a66:	3332      	adds	r3, #50	@ 0x32
 8006a68:	4a07      	ldr	r2, [pc, #28]	@ (8006a88 <UART_SetConfig+0x118>)
 8006a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a6e:	095b      	lsrs	r3, r3, #5
 8006a70:	f003 020f 	and.w	r2, r3, #15
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	440a      	add	r2, r1
 8006a7a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006a7c:	bf00      	nop
 8006a7e:	3710      	adds	r7, #16
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	40013800 	.word	0x40013800
 8006a88:	51eb851f 	.word	0x51eb851f

08006a8c <__cvt>:
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a92:	461d      	mov	r5, r3
 8006a94:	bfbb      	ittet	lt
 8006a96:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006a9a:	461d      	movlt	r5, r3
 8006a9c:	2300      	movge	r3, #0
 8006a9e:	232d      	movlt	r3, #45	@ 0x2d
 8006aa0:	b088      	sub	sp, #32
 8006aa2:	4614      	mov	r4, r2
 8006aa4:	bfb8      	it	lt
 8006aa6:	4614      	movlt	r4, r2
 8006aa8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006aaa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006aac:	7013      	strb	r3, [r2, #0]
 8006aae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ab0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006ab4:	f023 0820 	bic.w	r8, r3, #32
 8006ab8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006abc:	d005      	beq.n	8006aca <__cvt+0x3e>
 8006abe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006ac2:	d100      	bne.n	8006ac6 <__cvt+0x3a>
 8006ac4:	3601      	adds	r6, #1
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	e000      	b.n	8006acc <__cvt+0x40>
 8006aca:	2303      	movs	r3, #3
 8006acc:	aa07      	add	r2, sp, #28
 8006ace:	9204      	str	r2, [sp, #16]
 8006ad0:	aa06      	add	r2, sp, #24
 8006ad2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006ad6:	e9cd 3600 	strd	r3, r6, [sp]
 8006ada:	4622      	mov	r2, r4
 8006adc:	462b      	mov	r3, r5
 8006ade:	f001 f8bb 	bl	8007c58 <_dtoa_r>
 8006ae2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006ae6:	4607      	mov	r7, r0
 8006ae8:	d119      	bne.n	8006b1e <__cvt+0x92>
 8006aea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006aec:	07db      	lsls	r3, r3, #31
 8006aee:	d50e      	bpl.n	8006b0e <__cvt+0x82>
 8006af0:	eb00 0906 	add.w	r9, r0, r6
 8006af4:	2200      	movs	r2, #0
 8006af6:	2300      	movs	r3, #0
 8006af8:	4620      	mov	r0, r4
 8006afa:	4629      	mov	r1, r5
 8006afc:	f7f9 ff54 	bl	80009a8 <__aeabi_dcmpeq>
 8006b00:	b108      	cbz	r0, 8006b06 <__cvt+0x7a>
 8006b02:	f8cd 901c 	str.w	r9, [sp, #28]
 8006b06:	2230      	movs	r2, #48	@ 0x30
 8006b08:	9b07      	ldr	r3, [sp, #28]
 8006b0a:	454b      	cmp	r3, r9
 8006b0c:	d31e      	bcc.n	8006b4c <__cvt+0xc0>
 8006b0e:	4638      	mov	r0, r7
 8006b10:	9b07      	ldr	r3, [sp, #28]
 8006b12:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006b14:	1bdb      	subs	r3, r3, r7
 8006b16:	6013      	str	r3, [r2, #0]
 8006b18:	b008      	add	sp, #32
 8006b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b1e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b22:	eb00 0906 	add.w	r9, r0, r6
 8006b26:	d1e5      	bne.n	8006af4 <__cvt+0x68>
 8006b28:	7803      	ldrb	r3, [r0, #0]
 8006b2a:	2b30      	cmp	r3, #48	@ 0x30
 8006b2c:	d10a      	bne.n	8006b44 <__cvt+0xb8>
 8006b2e:	2200      	movs	r2, #0
 8006b30:	2300      	movs	r3, #0
 8006b32:	4620      	mov	r0, r4
 8006b34:	4629      	mov	r1, r5
 8006b36:	f7f9 ff37 	bl	80009a8 <__aeabi_dcmpeq>
 8006b3a:	b918      	cbnz	r0, 8006b44 <__cvt+0xb8>
 8006b3c:	f1c6 0601 	rsb	r6, r6, #1
 8006b40:	f8ca 6000 	str.w	r6, [sl]
 8006b44:	f8da 3000 	ldr.w	r3, [sl]
 8006b48:	4499      	add	r9, r3
 8006b4a:	e7d3      	b.n	8006af4 <__cvt+0x68>
 8006b4c:	1c59      	adds	r1, r3, #1
 8006b4e:	9107      	str	r1, [sp, #28]
 8006b50:	701a      	strb	r2, [r3, #0]
 8006b52:	e7d9      	b.n	8006b08 <__cvt+0x7c>

08006b54 <__exponent>:
 8006b54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b56:	2900      	cmp	r1, #0
 8006b58:	bfb6      	itet	lt
 8006b5a:	232d      	movlt	r3, #45	@ 0x2d
 8006b5c:	232b      	movge	r3, #43	@ 0x2b
 8006b5e:	4249      	neglt	r1, r1
 8006b60:	2909      	cmp	r1, #9
 8006b62:	7002      	strb	r2, [r0, #0]
 8006b64:	7043      	strb	r3, [r0, #1]
 8006b66:	dd29      	ble.n	8006bbc <__exponent+0x68>
 8006b68:	f10d 0307 	add.w	r3, sp, #7
 8006b6c:	461d      	mov	r5, r3
 8006b6e:	270a      	movs	r7, #10
 8006b70:	fbb1 f6f7 	udiv	r6, r1, r7
 8006b74:	461a      	mov	r2, r3
 8006b76:	fb07 1416 	mls	r4, r7, r6, r1
 8006b7a:	3430      	adds	r4, #48	@ 0x30
 8006b7c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006b80:	460c      	mov	r4, r1
 8006b82:	2c63      	cmp	r4, #99	@ 0x63
 8006b84:	4631      	mov	r1, r6
 8006b86:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b8a:	dcf1      	bgt.n	8006b70 <__exponent+0x1c>
 8006b8c:	3130      	adds	r1, #48	@ 0x30
 8006b8e:	1e94      	subs	r4, r2, #2
 8006b90:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006b94:	4623      	mov	r3, r4
 8006b96:	1c41      	adds	r1, r0, #1
 8006b98:	42ab      	cmp	r3, r5
 8006b9a:	d30a      	bcc.n	8006bb2 <__exponent+0x5e>
 8006b9c:	f10d 0309 	add.w	r3, sp, #9
 8006ba0:	1a9b      	subs	r3, r3, r2
 8006ba2:	42ac      	cmp	r4, r5
 8006ba4:	bf88      	it	hi
 8006ba6:	2300      	movhi	r3, #0
 8006ba8:	3302      	adds	r3, #2
 8006baa:	4403      	add	r3, r0
 8006bac:	1a18      	subs	r0, r3, r0
 8006bae:	b003      	add	sp, #12
 8006bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bb2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006bb6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006bba:	e7ed      	b.n	8006b98 <__exponent+0x44>
 8006bbc:	2330      	movs	r3, #48	@ 0x30
 8006bbe:	3130      	adds	r1, #48	@ 0x30
 8006bc0:	7083      	strb	r3, [r0, #2]
 8006bc2:	70c1      	strb	r1, [r0, #3]
 8006bc4:	1d03      	adds	r3, r0, #4
 8006bc6:	e7f1      	b.n	8006bac <__exponent+0x58>

08006bc8 <_printf_float>:
 8006bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bcc:	b091      	sub	sp, #68	@ 0x44
 8006bce:	460c      	mov	r4, r1
 8006bd0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006bd4:	4616      	mov	r6, r2
 8006bd6:	461f      	mov	r7, r3
 8006bd8:	4605      	mov	r5, r0
 8006bda:	f000 ff1d 	bl	8007a18 <_localeconv_r>
 8006bde:	6803      	ldr	r3, [r0, #0]
 8006be0:	4618      	mov	r0, r3
 8006be2:	9308      	str	r3, [sp, #32]
 8006be4:	f7f9 fab4 	bl	8000150 <strlen>
 8006be8:	2300      	movs	r3, #0
 8006bea:	930e      	str	r3, [sp, #56]	@ 0x38
 8006bec:	f8d8 3000 	ldr.w	r3, [r8]
 8006bf0:	9009      	str	r0, [sp, #36]	@ 0x24
 8006bf2:	3307      	adds	r3, #7
 8006bf4:	f023 0307 	bic.w	r3, r3, #7
 8006bf8:	f103 0208 	add.w	r2, r3, #8
 8006bfc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c00:	f8d4 b000 	ldr.w	fp, [r4]
 8006c04:	f8c8 2000 	str.w	r2, [r8]
 8006c08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c12:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006c16:	f04f 32ff 	mov.w	r2, #4294967295
 8006c1a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006c22:	4b9c      	ldr	r3, [pc, #624]	@ (8006e94 <_printf_float+0x2cc>)
 8006c24:	f7f9 fef2 	bl	8000a0c <__aeabi_dcmpun>
 8006c28:	bb70      	cbnz	r0, 8006c88 <_printf_float+0xc0>
 8006c2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c32:	4b98      	ldr	r3, [pc, #608]	@ (8006e94 <_printf_float+0x2cc>)
 8006c34:	f7f9 fecc 	bl	80009d0 <__aeabi_dcmple>
 8006c38:	bb30      	cbnz	r0, 8006c88 <_printf_float+0xc0>
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	4640      	mov	r0, r8
 8006c40:	4649      	mov	r1, r9
 8006c42:	f7f9 febb 	bl	80009bc <__aeabi_dcmplt>
 8006c46:	b110      	cbz	r0, 8006c4e <_printf_float+0x86>
 8006c48:	232d      	movs	r3, #45	@ 0x2d
 8006c4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c4e:	4a92      	ldr	r2, [pc, #584]	@ (8006e98 <_printf_float+0x2d0>)
 8006c50:	4b92      	ldr	r3, [pc, #584]	@ (8006e9c <_printf_float+0x2d4>)
 8006c52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006c56:	bf94      	ite	ls
 8006c58:	4690      	movls	r8, r2
 8006c5a:	4698      	movhi	r8, r3
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	f04f 0900 	mov.w	r9, #0
 8006c62:	6123      	str	r3, [r4, #16]
 8006c64:	f02b 0304 	bic.w	r3, fp, #4
 8006c68:	6023      	str	r3, [r4, #0]
 8006c6a:	4633      	mov	r3, r6
 8006c6c:	4621      	mov	r1, r4
 8006c6e:	4628      	mov	r0, r5
 8006c70:	9700      	str	r7, [sp, #0]
 8006c72:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006c74:	f000 f9d4 	bl	8007020 <_printf_common>
 8006c78:	3001      	adds	r0, #1
 8006c7a:	f040 8090 	bne.w	8006d9e <_printf_float+0x1d6>
 8006c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c82:	b011      	add	sp, #68	@ 0x44
 8006c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c88:	4642      	mov	r2, r8
 8006c8a:	464b      	mov	r3, r9
 8006c8c:	4640      	mov	r0, r8
 8006c8e:	4649      	mov	r1, r9
 8006c90:	f7f9 febc 	bl	8000a0c <__aeabi_dcmpun>
 8006c94:	b148      	cbz	r0, 8006caa <_printf_float+0xe2>
 8006c96:	464b      	mov	r3, r9
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	bfb8      	it	lt
 8006c9c:	232d      	movlt	r3, #45	@ 0x2d
 8006c9e:	4a80      	ldr	r2, [pc, #512]	@ (8006ea0 <_printf_float+0x2d8>)
 8006ca0:	bfb8      	it	lt
 8006ca2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006ca6:	4b7f      	ldr	r3, [pc, #508]	@ (8006ea4 <_printf_float+0x2dc>)
 8006ca8:	e7d3      	b.n	8006c52 <_printf_float+0x8a>
 8006caa:	6863      	ldr	r3, [r4, #4]
 8006cac:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006cb0:	1c5a      	adds	r2, r3, #1
 8006cb2:	d13f      	bne.n	8006d34 <_printf_float+0x16c>
 8006cb4:	2306      	movs	r3, #6
 8006cb6:	6063      	str	r3, [r4, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006cbe:	6023      	str	r3, [r4, #0]
 8006cc0:	9206      	str	r2, [sp, #24]
 8006cc2:	aa0e      	add	r2, sp, #56	@ 0x38
 8006cc4:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006cc8:	aa0d      	add	r2, sp, #52	@ 0x34
 8006cca:	9203      	str	r2, [sp, #12]
 8006ccc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006cd0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006cd4:	6863      	ldr	r3, [r4, #4]
 8006cd6:	4642      	mov	r2, r8
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	4628      	mov	r0, r5
 8006cdc:	464b      	mov	r3, r9
 8006cde:	910a      	str	r1, [sp, #40]	@ 0x28
 8006ce0:	f7ff fed4 	bl	8006a8c <__cvt>
 8006ce4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ce6:	4680      	mov	r8, r0
 8006ce8:	2947      	cmp	r1, #71	@ 0x47
 8006cea:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006cec:	d128      	bne.n	8006d40 <_printf_float+0x178>
 8006cee:	1cc8      	adds	r0, r1, #3
 8006cf0:	db02      	blt.n	8006cf8 <_printf_float+0x130>
 8006cf2:	6863      	ldr	r3, [r4, #4]
 8006cf4:	4299      	cmp	r1, r3
 8006cf6:	dd40      	ble.n	8006d7a <_printf_float+0x1b2>
 8006cf8:	f1aa 0a02 	sub.w	sl, sl, #2
 8006cfc:	fa5f fa8a 	uxtb.w	sl, sl
 8006d00:	4652      	mov	r2, sl
 8006d02:	3901      	subs	r1, #1
 8006d04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d08:	910d      	str	r1, [sp, #52]	@ 0x34
 8006d0a:	f7ff ff23 	bl	8006b54 <__exponent>
 8006d0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d10:	4681      	mov	r9, r0
 8006d12:	1813      	adds	r3, r2, r0
 8006d14:	2a01      	cmp	r2, #1
 8006d16:	6123      	str	r3, [r4, #16]
 8006d18:	dc02      	bgt.n	8006d20 <_printf_float+0x158>
 8006d1a:	6822      	ldr	r2, [r4, #0]
 8006d1c:	07d2      	lsls	r2, r2, #31
 8006d1e:	d501      	bpl.n	8006d24 <_printf_float+0x15c>
 8006d20:	3301      	adds	r3, #1
 8006d22:	6123      	str	r3, [r4, #16]
 8006d24:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d09e      	beq.n	8006c6a <_printf_float+0xa2>
 8006d2c:	232d      	movs	r3, #45	@ 0x2d
 8006d2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d32:	e79a      	b.n	8006c6a <_printf_float+0xa2>
 8006d34:	2947      	cmp	r1, #71	@ 0x47
 8006d36:	d1bf      	bne.n	8006cb8 <_printf_float+0xf0>
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1bd      	bne.n	8006cb8 <_printf_float+0xf0>
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e7ba      	b.n	8006cb6 <_printf_float+0xee>
 8006d40:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d44:	d9dc      	bls.n	8006d00 <_printf_float+0x138>
 8006d46:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006d4a:	d118      	bne.n	8006d7e <_printf_float+0x1b6>
 8006d4c:	2900      	cmp	r1, #0
 8006d4e:	6863      	ldr	r3, [r4, #4]
 8006d50:	dd0b      	ble.n	8006d6a <_printf_float+0x1a2>
 8006d52:	6121      	str	r1, [r4, #16]
 8006d54:	b913      	cbnz	r3, 8006d5c <_printf_float+0x194>
 8006d56:	6822      	ldr	r2, [r4, #0]
 8006d58:	07d0      	lsls	r0, r2, #31
 8006d5a:	d502      	bpl.n	8006d62 <_printf_float+0x19a>
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	440b      	add	r3, r1
 8006d60:	6123      	str	r3, [r4, #16]
 8006d62:	f04f 0900 	mov.w	r9, #0
 8006d66:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006d68:	e7dc      	b.n	8006d24 <_printf_float+0x15c>
 8006d6a:	b913      	cbnz	r3, 8006d72 <_printf_float+0x1aa>
 8006d6c:	6822      	ldr	r2, [r4, #0]
 8006d6e:	07d2      	lsls	r2, r2, #31
 8006d70:	d501      	bpl.n	8006d76 <_printf_float+0x1ae>
 8006d72:	3302      	adds	r3, #2
 8006d74:	e7f4      	b.n	8006d60 <_printf_float+0x198>
 8006d76:	2301      	movs	r3, #1
 8006d78:	e7f2      	b.n	8006d60 <_printf_float+0x198>
 8006d7a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006d7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d80:	4299      	cmp	r1, r3
 8006d82:	db05      	blt.n	8006d90 <_printf_float+0x1c8>
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	6121      	str	r1, [r4, #16]
 8006d88:	07d8      	lsls	r0, r3, #31
 8006d8a:	d5ea      	bpl.n	8006d62 <_printf_float+0x19a>
 8006d8c:	1c4b      	adds	r3, r1, #1
 8006d8e:	e7e7      	b.n	8006d60 <_printf_float+0x198>
 8006d90:	2900      	cmp	r1, #0
 8006d92:	bfcc      	ite	gt
 8006d94:	2201      	movgt	r2, #1
 8006d96:	f1c1 0202 	rsble	r2, r1, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	e7e0      	b.n	8006d60 <_printf_float+0x198>
 8006d9e:	6823      	ldr	r3, [r4, #0]
 8006da0:	055a      	lsls	r2, r3, #21
 8006da2:	d407      	bmi.n	8006db4 <_printf_float+0x1ec>
 8006da4:	6923      	ldr	r3, [r4, #16]
 8006da6:	4642      	mov	r2, r8
 8006da8:	4631      	mov	r1, r6
 8006daa:	4628      	mov	r0, r5
 8006dac:	47b8      	blx	r7
 8006dae:	3001      	adds	r0, #1
 8006db0:	d12b      	bne.n	8006e0a <_printf_float+0x242>
 8006db2:	e764      	b.n	8006c7e <_printf_float+0xb6>
 8006db4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006db8:	f240 80dc 	bls.w	8006f74 <_printf_float+0x3ac>
 8006dbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	f7f9 fdf0 	bl	80009a8 <__aeabi_dcmpeq>
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	d033      	beq.n	8006e34 <_printf_float+0x26c>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	4a35      	ldr	r2, [pc, #212]	@ (8006ea8 <_printf_float+0x2e0>)
 8006dd4:	47b8      	blx	r7
 8006dd6:	3001      	adds	r0, #1
 8006dd8:	f43f af51 	beq.w	8006c7e <_printf_float+0xb6>
 8006ddc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006de0:	4543      	cmp	r3, r8
 8006de2:	db02      	blt.n	8006dea <_printf_float+0x222>
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	07d8      	lsls	r0, r3, #31
 8006de8:	d50f      	bpl.n	8006e0a <_printf_float+0x242>
 8006dea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	f43f af42 	beq.w	8006c7e <_printf_float+0xb6>
 8006dfa:	f04f 0900 	mov.w	r9, #0
 8006dfe:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e02:	f104 0a1a 	add.w	sl, r4, #26
 8006e06:	45c8      	cmp	r8, r9
 8006e08:	dc09      	bgt.n	8006e1e <_printf_float+0x256>
 8006e0a:	6823      	ldr	r3, [r4, #0]
 8006e0c:	079b      	lsls	r3, r3, #30
 8006e0e:	f100 8102 	bmi.w	8007016 <_printf_float+0x44e>
 8006e12:	68e0      	ldr	r0, [r4, #12]
 8006e14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e16:	4298      	cmp	r0, r3
 8006e18:	bfb8      	it	lt
 8006e1a:	4618      	movlt	r0, r3
 8006e1c:	e731      	b.n	8006c82 <_printf_float+0xba>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	4652      	mov	r2, sl
 8006e22:	4631      	mov	r1, r6
 8006e24:	4628      	mov	r0, r5
 8006e26:	47b8      	blx	r7
 8006e28:	3001      	adds	r0, #1
 8006e2a:	f43f af28 	beq.w	8006c7e <_printf_float+0xb6>
 8006e2e:	f109 0901 	add.w	r9, r9, #1
 8006e32:	e7e8      	b.n	8006e06 <_printf_float+0x23e>
 8006e34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	dc38      	bgt.n	8006eac <_printf_float+0x2e4>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4628      	mov	r0, r5
 8006e40:	4a19      	ldr	r2, [pc, #100]	@ (8006ea8 <_printf_float+0x2e0>)
 8006e42:	47b8      	blx	r7
 8006e44:	3001      	adds	r0, #1
 8006e46:	f43f af1a 	beq.w	8006c7e <_printf_float+0xb6>
 8006e4a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006e4e:	ea59 0303 	orrs.w	r3, r9, r3
 8006e52:	d102      	bne.n	8006e5a <_printf_float+0x292>
 8006e54:	6823      	ldr	r3, [r4, #0]
 8006e56:	07d9      	lsls	r1, r3, #31
 8006e58:	d5d7      	bpl.n	8006e0a <_printf_float+0x242>
 8006e5a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006e5e:	4631      	mov	r1, r6
 8006e60:	4628      	mov	r0, r5
 8006e62:	47b8      	blx	r7
 8006e64:	3001      	adds	r0, #1
 8006e66:	f43f af0a 	beq.w	8006c7e <_printf_float+0xb6>
 8006e6a:	f04f 0a00 	mov.w	sl, #0
 8006e6e:	f104 0b1a 	add.w	fp, r4, #26
 8006e72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e74:	425b      	negs	r3, r3
 8006e76:	4553      	cmp	r3, sl
 8006e78:	dc01      	bgt.n	8006e7e <_printf_float+0x2b6>
 8006e7a:	464b      	mov	r3, r9
 8006e7c:	e793      	b.n	8006da6 <_printf_float+0x1de>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	465a      	mov	r2, fp
 8006e82:	4631      	mov	r1, r6
 8006e84:	4628      	mov	r0, r5
 8006e86:	47b8      	blx	r7
 8006e88:	3001      	adds	r0, #1
 8006e8a:	f43f aef8 	beq.w	8006c7e <_printf_float+0xb6>
 8006e8e:	f10a 0a01 	add.w	sl, sl, #1
 8006e92:	e7ee      	b.n	8006e72 <_printf_float+0x2aa>
 8006e94:	7fefffff 	.word	0x7fefffff
 8006e98:	0800ba6a 	.word	0x0800ba6a
 8006e9c:	0800ba6e 	.word	0x0800ba6e
 8006ea0:	0800ba72 	.word	0x0800ba72
 8006ea4:	0800ba76 	.word	0x0800ba76
 8006ea8:	0800ba7a 	.word	0x0800ba7a
 8006eac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006eae:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006eb2:	4553      	cmp	r3, sl
 8006eb4:	bfa8      	it	ge
 8006eb6:	4653      	movge	r3, sl
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	4699      	mov	r9, r3
 8006ebc:	dc36      	bgt.n	8006f2c <_printf_float+0x364>
 8006ebe:	f04f 0b00 	mov.w	fp, #0
 8006ec2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ec6:	f104 021a 	add.w	r2, r4, #26
 8006eca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ecc:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ece:	eba3 0309 	sub.w	r3, r3, r9
 8006ed2:	455b      	cmp	r3, fp
 8006ed4:	dc31      	bgt.n	8006f3a <_printf_float+0x372>
 8006ed6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ed8:	459a      	cmp	sl, r3
 8006eda:	dc3a      	bgt.n	8006f52 <_printf_float+0x38a>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	07da      	lsls	r2, r3, #31
 8006ee0:	d437      	bmi.n	8006f52 <_printf_float+0x38a>
 8006ee2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ee4:	ebaa 0903 	sub.w	r9, sl, r3
 8006ee8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006eea:	ebaa 0303 	sub.w	r3, sl, r3
 8006eee:	4599      	cmp	r9, r3
 8006ef0:	bfa8      	it	ge
 8006ef2:	4699      	movge	r9, r3
 8006ef4:	f1b9 0f00 	cmp.w	r9, #0
 8006ef8:	dc33      	bgt.n	8006f62 <_printf_float+0x39a>
 8006efa:	f04f 0800 	mov.w	r8, #0
 8006efe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f02:	f104 0b1a 	add.w	fp, r4, #26
 8006f06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f08:	ebaa 0303 	sub.w	r3, sl, r3
 8006f0c:	eba3 0309 	sub.w	r3, r3, r9
 8006f10:	4543      	cmp	r3, r8
 8006f12:	f77f af7a 	ble.w	8006e0a <_printf_float+0x242>
 8006f16:	2301      	movs	r3, #1
 8006f18:	465a      	mov	r2, fp
 8006f1a:	4631      	mov	r1, r6
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	47b8      	blx	r7
 8006f20:	3001      	adds	r0, #1
 8006f22:	f43f aeac 	beq.w	8006c7e <_printf_float+0xb6>
 8006f26:	f108 0801 	add.w	r8, r8, #1
 8006f2a:	e7ec      	b.n	8006f06 <_printf_float+0x33e>
 8006f2c:	4642      	mov	r2, r8
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4628      	mov	r0, r5
 8006f32:	47b8      	blx	r7
 8006f34:	3001      	adds	r0, #1
 8006f36:	d1c2      	bne.n	8006ebe <_printf_float+0x2f6>
 8006f38:	e6a1      	b.n	8006c7e <_printf_float+0xb6>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	4631      	mov	r1, r6
 8006f3e:	4628      	mov	r0, r5
 8006f40:	920a      	str	r2, [sp, #40]	@ 0x28
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	f43f ae9a 	beq.w	8006c7e <_printf_float+0xb6>
 8006f4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f4c:	f10b 0b01 	add.w	fp, fp, #1
 8006f50:	e7bb      	b.n	8006eca <_printf_float+0x302>
 8006f52:	4631      	mov	r1, r6
 8006f54:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006f58:	4628      	mov	r0, r5
 8006f5a:	47b8      	blx	r7
 8006f5c:	3001      	adds	r0, #1
 8006f5e:	d1c0      	bne.n	8006ee2 <_printf_float+0x31a>
 8006f60:	e68d      	b.n	8006c7e <_printf_float+0xb6>
 8006f62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f64:	464b      	mov	r3, r9
 8006f66:	4631      	mov	r1, r6
 8006f68:	4628      	mov	r0, r5
 8006f6a:	4442      	add	r2, r8
 8006f6c:	47b8      	blx	r7
 8006f6e:	3001      	adds	r0, #1
 8006f70:	d1c3      	bne.n	8006efa <_printf_float+0x332>
 8006f72:	e684      	b.n	8006c7e <_printf_float+0xb6>
 8006f74:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006f78:	f1ba 0f01 	cmp.w	sl, #1
 8006f7c:	dc01      	bgt.n	8006f82 <_printf_float+0x3ba>
 8006f7e:	07db      	lsls	r3, r3, #31
 8006f80:	d536      	bpl.n	8006ff0 <_printf_float+0x428>
 8006f82:	2301      	movs	r3, #1
 8006f84:	4642      	mov	r2, r8
 8006f86:	4631      	mov	r1, r6
 8006f88:	4628      	mov	r0, r5
 8006f8a:	47b8      	blx	r7
 8006f8c:	3001      	adds	r0, #1
 8006f8e:	f43f ae76 	beq.w	8006c7e <_printf_float+0xb6>
 8006f92:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006f96:	4631      	mov	r1, r6
 8006f98:	4628      	mov	r0, r5
 8006f9a:	47b8      	blx	r7
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	f43f ae6e 	beq.w	8006c7e <_printf_float+0xb6>
 8006fa2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	2300      	movs	r3, #0
 8006faa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fae:	f7f9 fcfb 	bl	80009a8 <__aeabi_dcmpeq>
 8006fb2:	b9c0      	cbnz	r0, 8006fe6 <_printf_float+0x41e>
 8006fb4:	4653      	mov	r3, sl
 8006fb6:	f108 0201 	add.w	r2, r8, #1
 8006fba:	4631      	mov	r1, r6
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	47b8      	blx	r7
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	d10c      	bne.n	8006fde <_printf_float+0x416>
 8006fc4:	e65b      	b.n	8006c7e <_printf_float+0xb6>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	465a      	mov	r2, fp
 8006fca:	4631      	mov	r1, r6
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b8      	blx	r7
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	f43f ae54 	beq.w	8006c7e <_printf_float+0xb6>
 8006fd6:	f108 0801 	add.w	r8, r8, #1
 8006fda:	45d0      	cmp	r8, sl
 8006fdc:	dbf3      	blt.n	8006fc6 <_printf_float+0x3fe>
 8006fde:	464b      	mov	r3, r9
 8006fe0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006fe4:	e6e0      	b.n	8006da8 <_printf_float+0x1e0>
 8006fe6:	f04f 0800 	mov.w	r8, #0
 8006fea:	f104 0b1a 	add.w	fp, r4, #26
 8006fee:	e7f4      	b.n	8006fda <_printf_float+0x412>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	4642      	mov	r2, r8
 8006ff4:	e7e1      	b.n	8006fba <_printf_float+0x3f2>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	464a      	mov	r2, r9
 8006ffa:	4631      	mov	r1, r6
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	47b8      	blx	r7
 8007000:	3001      	adds	r0, #1
 8007002:	f43f ae3c 	beq.w	8006c7e <_printf_float+0xb6>
 8007006:	f108 0801 	add.w	r8, r8, #1
 800700a:	68e3      	ldr	r3, [r4, #12]
 800700c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800700e:	1a5b      	subs	r3, r3, r1
 8007010:	4543      	cmp	r3, r8
 8007012:	dcf0      	bgt.n	8006ff6 <_printf_float+0x42e>
 8007014:	e6fd      	b.n	8006e12 <_printf_float+0x24a>
 8007016:	f04f 0800 	mov.w	r8, #0
 800701a:	f104 0919 	add.w	r9, r4, #25
 800701e:	e7f4      	b.n	800700a <_printf_float+0x442>

08007020 <_printf_common>:
 8007020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007024:	4616      	mov	r6, r2
 8007026:	4698      	mov	r8, r3
 8007028:	688a      	ldr	r2, [r1, #8]
 800702a:	690b      	ldr	r3, [r1, #16]
 800702c:	4607      	mov	r7, r0
 800702e:	4293      	cmp	r3, r2
 8007030:	bfb8      	it	lt
 8007032:	4613      	movlt	r3, r2
 8007034:	6033      	str	r3, [r6, #0]
 8007036:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800703a:	460c      	mov	r4, r1
 800703c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007040:	b10a      	cbz	r2, 8007046 <_printf_common+0x26>
 8007042:	3301      	adds	r3, #1
 8007044:	6033      	str	r3, [r6, #0]
 8007046:	6823      	ldr	r3, [r4, #0]
 8007048:	0699      	lsls	r1, r3, #26
 800704a:	bf42      	ittt	mi
 800704c:	6833      	ldrmi	r3, [r6, #0]
 800704e:	3302      	addmi	r3, #2
 8007050:	6033      	strmi	r3, [r6, #0]
 8007052:	6825      	ldr	r5, [r4, #0]
 8007054:	f015 0506 	ands.w	r5, r5, #6
 8007058:	d106      	bne.n	8007068 <_printf_common+0x48>
 800705a:	f104 0a19 	add.w	sl, r4, #25
 800705e:	68e3      	ldr	r3, [r4, #12]
 8007060:	6832      	ldr	r2, [r6, #0]
 8007062:	1a9b      	subs	r3, r3, r2
 8007064:	42ab      	cmp	r3, r5
 8007066:	dc2b      	bgt.n	80070c0 <_printf_common+0xa0>
 8007068:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800706c:	6822      	ldr	r2, [r4, #0]
 800706e:	3b00      	subs	r3, #0
 8007070:	bf18      	it	ne
 8007072:	2301      	movne	r3, #1
 8007074:	0692      	lsls	r2, r2, #26
 8007076:	d430      	bmi.n	80070da <_printf_common+0xba>
 8007078:	4641      	mov	r1, r8
 800707a:	4638      	mov	r0, r7
 800707c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007080:	47c8      	blx	r9
 8007082:	3001      	adds	r0, #1
 8007084:	d023      	beq.n	80070ce <_printf_common+0xae>
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	6922      	ldr	r2, [r4, #16]
 800708a:	f003 0306 	and.w	r3, r3, #6
 800708e:	2b04      	cmp	r3, #4
 8007090:	bf14      	ite	ne
 8007092:	2500      	movne	r5, #0
 8007094:	6833      	ldreq	r3, [r6, #0]
 8007096:	f04f 0600 	mov.w	r6, #0
 800709a:	bf08      	it	eq
 800709c:	68e5      	ldreq	r5, [r4, #12]
 800709e:	f104 041a 	add.w	r4, r4, #26
 80070a2:	bf08      	it	eq
 80070a4:	1aed      	subeq	r5, r5, r3
 80070a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80070aa:	bf08      	it	eq
 80070ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070b0:	4293      	cmp	r3, r2
 80070b2:	bfc4      	itt	gt
 80070b4:	1a9b      	subgt	r3, r3, r2
 80070b6:	18ed      	addgt	r5, r5, r3
 80070b8:	42b5      	cmp	r5, r6
 80070ba:	d11a      	bne.n	80070f2 <_printf_common+0xd2>
 80070bc:	2000      	movs	r0, #0
 80070be:	e008      	b.n	80070d2 <_printf_common+0xb2>
 80070c0:	2301      	movs	r3, #1
 80070c2:	4652      	mov	r2, sl
 80070c4:	4641      	mov	r1, r8
 80070c6:	4638      	mov	r0, r7
 80070c8:	47c8      	blx	r9
 80070ca:	3001      	adds	r0, #1
 80070cc:	d103      	bne.n	80070d6 <_printf_common+0xb6>
 80070ce:	f04f 30ff 	mov.w	r0, #4294967295
 80070d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070d6:	3501      	adds	r5, #1
 80070d8:	e7c1      	b.n	800705e <_printf_common+0x3e>
 80070da:	2030      	movs	r0, #48	@ 0x30
 80070dc:	18e1      	adds	r1, r4, r3
 80070de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80070e2:	1c5a      	adds	r2, r3, #1
 80070e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80070e8:	4422      	add	r2, r4
 80070ea:	3302      	adds	r3, #2
 80070ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80070f0:	e7c2      	b.n	8007078 <_printf_common+0x58>
 80070f2:	2301      	movs	r3, #1
 80070f4:	4622      	mov	r2, r4
 80070f6:	4641      	mov	r1, r8
 80070f8:	4638      	mov	r0, r7
 80070fa:	47c8      	blx	r9
 80070fc:	3001      	adds	r0, #1
 80070fe:	d0e6      	beq.n	80070ce <_printf_common+0xae>
 8007100:	3601      	adds	r6, #1
 8007102:	e7d9      	b.n	80070b8 <_printf_common+0x98>

08007104 <_printf_i>:
 8007104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007108:	7e0f      	ldrb	r7, [r1, #24]
 800710a:	4691      	mov	r9, r2
 800710c:	2f78      	cmp	r7, #120	@ 0x78
 800710e:	4680      	mov	r8, r0
 8007110:	460c      	mov	r4, r1
 8007112:	469a      	mov	sl, r3
 8007114:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007116:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800711a:	d807      	bhi.n	800712c <_printf_i+0x28>
 800711c:	2f62      	cmp	r7, #98	@ 0x62
 800711e:	d80a      	bhi.n	8007136 <_printf_i+0x32>
 8007120:	2f00      	cmp	r7, #0
 8007122:	f000 80d3 	beq.w	80072cc <_printf_i+0x1c8>
 8007126:	2f58      	cmp	r7, #88	@ 0x58
 8007128:	f000 80ba 	beq.w	80072a0 <_printf_i+0x19c>
 800712c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007130:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007134:	e03a      	b.n	80071ac <_printf_i+0xa8>
 8007136:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800713a:	2b15      	cmp	r3, #21
 800713c:	d8f6      	bhi.n	800712c <_printf_i+0x28>
 800713e:	a101      	add	r1, pc, #4	@ (adr r1, 8007144 <_printf_i+0x40>)
 8007140:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007144:	0800719d 	.word	0x0800719d
 8007148:	080071b1 	.word	0x080071b1
 800714c:	0800712d 	.word	0x0800712d
 8007150:	0800712d 	.word	0x0800712d
 8007154:	0800712d 	.word	0x0800712d
 8007158:	0800712d 	.word	0x0800712d
 800715c:	080071b1 	.word	0x080071b1
 8007160:	0800712d 	.word	0x0800712d
 8007164:	0800712d 	.word	0x0800712d
 8007168:	0800712d 	.word	0x0800712d
 800716c:	0800712d 	.word	0x0800712d
 8007170:	080072b3 	.word	0x080072b3
 8007174:	080071db 	.word	0x080071db
 8007178:	0800726d 	.word	0x0800726d
 800717c:	0800712d 	.word	0x0800712d
 8007180:	0800712d 	.word	0x0800712d
 8007184:	080072d5 	.word	0x080072d5
 8007188:	0800712d 	.word	0x0800712d
 800718c:	080071db 	.word	0x080071db
 8007190:	0800712d 	.word	0x0800712d
 8007194:	0800712d 	.word	0x0800712d
 8007198:	08007275 	.word	0x08007275
 800719c:	6833      	ldr	r3, [r6, #0]
 800719e:	1d1a      	adds	r2, r3, #4
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	6032      	str	r2, [r6, #0]
 80071a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80071ac:	2301      	movs	r3, #1
 80071ae:	e09e      	b.n	80072ee <_printf_i+0x1ea>
 80071b0:	6833      	ldr	r3, [r6, #0]
 80071b2:	6820      	ldr	r0, [r4, #0]
 80071b4:	1d19      	adds	r1, r3, #4
 80071b6:	6031      	str	r1, [r6, #0]
 80071b8:	0606      	lsls	r6, r0, #24
 80071ba:	d501      	bpl.n	80071c0 <_printf_i+0xbc>
 80071bc:	681d      	ldr	r5, [r3, #0]
 80071be:	e003      	b.n	80071c8 <_printf_i+0xc4>
 80071c0:	0645      	lsls	r5, r0, #25
 80071c2:	d5fb      	bpl.n	80071bc <_printf_i+0xb8>
 80071c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80071c8:	2d00      	cmp	r5, #0
 80071ca:	da03      	bge.n	80071d4 <_printf_i+0xd0>
 80071cc:	232d      	movs	r3, #45	@ 0x2d
 80071ce:	426d      	negs	r5, r5
 80071d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071d4:	230a      	movs	r3, #10
 80071d6:	4859      	ldr	r0, [pc, #356]	@ (800733c <_printf_i+0x238>)
 80071d8:	e011      	b.n	80071fe <_printf_i+0xfa>
 80071da:	6821      	ldr	r1, [r4, #0]
 80071dc:	6833      	ldr	r3, [r6, #0]
 80071de:	0608      	lsls	r0, r1, #24
 80071e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80071e4:	d402      	bmi.n	80071ec <_printf_i+0xe8>
 80071e6:	0649      	lsls	r1, r1, #25
 80071e8:	bf48      	it	mi
 80071ea:	b2ad      	uxthmi	r5, r5
 80071ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80071ee:	6033      	str	r3, [r6, #0]
 80071f0:	bf14      	ite	ne
 80071f2:	230a      	movne	r3, #10
 80071f4:	2308      	moveq	r3, #8
 80071f6:	4851      	ldr	r0, [pc, #324]	@ (800733c <_printf_i+0x238>)
 80071f8:	2100      	movs	r1, #0
 80071fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80071fe:	6866      	ldr	r6, [r4, #4]
 8007200:	2e00      	cmp	r6, #0
 8007202:	bfa8      	it	ge
 8007204:	6821      	ldrge	r1, [r4, #0]
 8007206:	60a6      	str	r6, [r4, #8]
 8007208:	bfa4      	itt	ge
 800720a:	f021 0104 	bicge.w	r1, r1, #4
 800720e:	6021      	strge	r1, [r4, #0]
 8007210:	b90d      	cbnz	r5, 8007216 <_printf_i+0x112>
 8007212:	2e00      	cmp	r6, #0
 8007214:	d04b      	beq.n	80072ae <_printf_i+0x1aa>
 8007216:	4616      	mov	r6, r2
 8007218:	fbb5 f1f3 	udiv	r1, r5, r3
 800721c:	fb03 5711 	mls	r7, r3, r1, r5
 8007220:	5dc7      	ldrb	r7, [r0, r7]
 8007222:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007226:	462f      	mov	r7, r5
 8007228:	42bb      	cmp	r3, r7
 800722a:	460d      	mov	r5, r1
 800722c:	d9f4      	bls.n	8007218 <_printf_i+0x114>
 800722e:	2b08      	cmp	r3, #8
 8007230:	d10b      	bne.n	800724a <_printf_i+0x146>
 8007232:	6823      	ldr	r3, [r4, #0]
 8007234:	07df      	lsls	r7, r3, #31
 8007236:	d508      	bpl.n	800724a <_printf_i+0x146>
 8007238:	6923      	ldr	r3, [r4, #16]
 800723a:	6861      	ldr	r1, [r4, #4]
 800723c:	4299      	cmp	r1, r3
 800723e:	bfde      	ittt	le
 8007240:	2330      	movle	r3, #48	@ 0x30
 8007242:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007246:	f106 36ff 	addle.w	r6, r6, #4294967295
 800724a:	1b92      	subs	r2, r2, r6
 800724c:	6122      	str	r2, [r4, #16]
 800724e:	464b      	mov	r3, r9
 8007250:	4621      	mov	r1, r4
 8007252:	4640      	mov	r0, r8
 8007254:	f8cd a000 	str.w	sl, [sp]
 8007258:	aa03      	add	r2, sp, #12
 800725a:	f7ff fee1 	bl	8007020 <_printf_common>
 800725e:	3001      	adds	r0, #1
 8007260:	d14a      	bne.n	80072f8 <_printf_i+0x1f4>
 8007262:	f04f 30ff 	mov.w	r0, #4294967295
 8007266:	b004      	add	sp, #16
 8007268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	f043 0320 	orr.w	r3, r3, #32
 8007272:	6023      	str	r3, [r4, #0]
 8007274:	2778      	movs	r7, #120	@ 0x78
 8007276:	4832      	ldr	r0, [pc, #200]	@ (8007340 <_printf_i+0x23c>)
 8007278:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	6831      	ldr	r1, [r6, #0]
 8007280:	061f      	lsls	r7, r3, #24
 8007282:	f851 5b04 	ldr.w	r5, [r1], #4
 8007286:	d402      	bmi.n	800728e <_printf_i+0x18a>
 8007288:	065f      	lsls	r7, r3, #25
 800728a:	bf48      	it	mi
 800728c:	b2ad      	uxthmi	r5, r5
 800728e:	6031      	str	r1, [r6, #0]
 8007290:	07d9      	lsls	r1, r3, #31
 8007292:	bf44      	itt	mi
 8007294:	f043 0320 	orrmi.w	r3, r3, #32
 8007298:	6023      	strmi	r3, [r4, #0]
 800729a:	b11d      	cbz	r5, 80072a4 <_printf_i+0x1a0>
 800729c:	2310      	movs	r3, #16
 800729e:	e7ab      	b.n	80071f8 <_printf_i+0xf4>
 80072a0:	4826      	ldr	r0, [pc, #152]	@ (800733c <_printf_i+0x238>)
 80072a2:	e7e9      	b.n	8007278 <_printf_i+0x174>
 80072a4:	6823      	ldr	r3, [r4, #0]
 80072a6:	f023 0320 	bic.w	r3, r3, #32
 80072aa:	6023      	str	r3, [r4, #0]
 80072ac:	e7f6      	b.n	800729c <_printf_i+0x198>
 80072ae:	4616      	mov	r6, r2
 80072b0:	e7bd      	b.n	800722e <_printf_i+0x12a>
 80072b2:	6833      	ldr	r3, [r6, #0]
 80072b4:	6825      	ldr	r5, [r4, #0]
 80072b6:	1d18      	adds	r0, r3, #4
 80072b8:	6961      	ldr	r1, [r4, #20]
 80072ba:	6030      	str	r0, [r6, #0]
 80072bc:	062e      	lsls	r6, r5, #24
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	d501      	bpl.n	80072c6 <_printf_i+0x1c2>
 80072c2:	6019      	str	r1, [r3, #0]
 80072c4:	e002      	b.n	80072cc <_printf_i+0x1c8>
 80072c6:	0668      	lsls	r0, r5, #25
 80072c8:	d5fb      	bpl.n	80072c2 <_printf_i+0x1be>
 80072ca:	8019      	strh	r1, [r3, #0]
 80072cc:	2300      	movs	r3, #0
 80072ce:	4616      	mov	r6, r2
 80072d0:	6123      	str	r3, [r4, #16]
 80072d2:	e7bc      	b.n	800724e <_printf_i+0x14a>
 80072d4:	6833      	ldr	r3, [r6, #0]
 80072d6:	2100      	movs	r1, #0
 80072d8:	1d1a      	adds	r2, r3, #4
 80072da:	6032      	str	r2, [r6, #0]
 80072dc:	681e      	ldr	r6, [r3, #0]
 80072de:	6862      	ldr	r2, [r4, #4]
 80072e0:	4630      	mov	r0, r6
 80072e2:	f000 fc10 	bl	8007b06 <memchr>
 80072e6:	b108      	cbz	r0, 80072ec <_printf_i+0x1e8>
 80072e8:	1b80      	subs	r0, r0, r6
 80072ea:	6060      	str	r0, [r4, #4]
 80072ec:	6863      	ldr	r3, [r4, #4]
 80072ee:	6123      	str	r3, [r4, #16]
 80072f0:	2300      	movs	r3, #0
 80072f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072f6:	e7aa      	b.n	800724e <_printf_i+0x14a>
 80072f8:	4632      	mov	r2, r6
 80072fa:	4649      	mov	r1, r9
 80072fc:	4640      	mov	r0, r8
 80072fe:	6923      	ldr	r3, [r4, #16]
 8007300:	47d0      	blx	sl
 8007302:	3001      	adds	r0, #1
 8007304:	d0ad      	beq.n	8007262 <_printf_i+0x15e>
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	079b      	lsls	r3, r3, #30
 800730a:	d413      	bmi.n	8007334 <_printf_i+0x230>
 800730c:	68e0      	ldr	r0, [r4, #12]
 800730e:	9b03      	ldr	r3, [sp, #12]
 8007310:	4298      	cmp	r0, r3
 8007312:	bfb8      	it	lt
 8007314:	4618      	movlt	r0, r3
 8007316:	e7a6      	b.n	8007266 <_printf_i+0x162>
 8007318:	2301      	movs	r3, #1
 800731a:	4632      	mov	r2, r6
 800731c:	4649      	mov	r1, r9
 800731e:	4640      	mov	r0, r8
 8007320:	47d0      	blx	sl
 8007322:	3001      	adds	r0, #1
 8007324:	d09d      	beq.n	8007262 <_printf_i+0x15e>
 8007326:	3501      	adds	r5, #1
 8007328:	68e3      	ldr	r3, [r4, #12]
 800732a:	9903      	ldr	r1, [sp, #12]
 800732c:	1a5b      	subs	r3, r3, r1
 800732e:	42ab      	cmp	r3, r5
 8007330:	dcf2      	bgt.n	8007318 <_printf_i+0x214>
 8007332:	e7eb      	b.n	800730c <_printf_i+0x208>
 8007334:	2500      	movs	r5, #0
 8007336:	f104 0619 	add.w	r6, r4, #25
 800733a:	e7f5      	b.n	8007328 <_printf_i+0x224>
 800733c:	0800ba7c 	.word	0x0800ba7c
 8007340:	0800ba8d 	.word	0x0800ba8d

08007344 <_scanf_float>:
 8007344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007348:	b087      	sub	sp, #28
 800734a:	9303      	str	r3, [sp, #12]
 800734c:	688b      	ldr	r3, [r1, #8]
 800734e:	4617      	mov	r7, r2
 8007350:	1e5a      	subs	r2, r3, #1
 8007352:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007356:	bf82      	ittt	hi
 8007358:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800735c:	eb03 0b05 	addhi.w	fp, r3, r5
 8007360:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007364:	460a      	mov	r2, r1
 8007366:	f04f 0500 	mov.w	r5, #0
 800736a:	bf88      	it	hi
 800736c:	608b      	strhi	r3, [r1, #8]
 800736e:	680b      	ldr	r3, [r1, #0]
 8007370:	4680      	mov	r8, r0
 8007372:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007376:	f842 3b1c 	str.w	r3, [r2], #28
 800737a:	460c      	mov	r4, r1
 800737c:	bf98      	it	ls
 800737e:	f04f 0b00 	movls.w	fp, #0
 8007382:	4616      	mov	r6, r2
 8007384:	46aa      	mov	sl, r5
 8007386:	46a9      	mov	r9, r5
 8007388:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800738c:	9201      	str	r2, [sp, #4]
 800738e:	9502      	str	r5, [sp, #8]
 8007390:	68a2      	ldr	r2, [r4, #8]
 8007392:	b152      	cbz	r2, 80073aa <_scanf_float+0x66>
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	2b4e      	cmp	r3, #78	@ 0x4e
 800739a:	d865      	bhi.n	8007468 <_scanf_float+0x124>
 800739c:	2b40      	cmp	r3, #64	@ 0x40
 800739e:	d83d      	bhi.n	800741c <_scanf_float+0xd8>
 80073a0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80073a4:	b2c8      	uxtb	r0, r1
 80073a6:	280e      	cmp	r0, #14
 80073a8:	d93b      	bls.n	8007422 <_scanf_float+0xde>
 80073aa:	f1b9 0f00 	cmp.w	r9, #0
 80073ae:	d003      	beq.n	80073b8 <_scanf_float+0x74>
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073b6:	6023      	str	r3, [r4, #0]
 80073b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073bc:	f1ba 0f01 	cmp.w	sl, #1
 80073c0:	f200 8118 	bhi.w	80075f4 <_scanf_float+0x2b0>
 80073c4:	9b01      	ldr	r3, [sp, #4]
 80073c6:	429e      	cmp	r6, r3
 80073c8:	f200 8109 	bhi.w	80075de <_scanf_float+0x29a>
 80073cc:	2001      	movs	r0, #1
 80073ce:	b007      	add	sp, #28
 80073d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80073d8:	2a0d      	cmp	r2, #13
 80073da:	d8e6      	bhi.n	80073aa <_scanf_float+0x66>
 80073dc:	a101      	add	r1, pc, #4	@ (adr r1, 80073e4 <_scanf_float+0xa0>)
 80073de:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80073e2:	bf00      	nop
 80073e4:	0800752b 	.word	0x0800752b
 80073e8:	080073ab 	.word	0x080073ab
 80073ec:	080073ab 	.word	0x080073ab
 80073f0:	080073ab 	.word	0x080073ab
 80073f4:	0800758b 	.word	0x0800758b
 80073f8:	08007563 	.word	0x08007563
 80073fc:	080073ab 	.word	0x080073ab
 8007400:	080073ab 	.word	0x080073ab
 8007404:	08007539 	.word	0x08007539
 8007408:	080073ab 	.word	0x080073ab
 800740c:	080073ab 	.word	0x080073ab
 8007410:	080073ab 	.word	0x080073ab
 8007414:	080073ab 	.word	0x080073ab
 8007418:	080074f1 	.word	0x080074f1
 800741c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007420:	e7da      	b.n	80073d8 <_scanf_float+0x94>
 8007422:	290e      	cmp	r1, #14
 8007424:	d8c1      	bhi.n	80073aa <_scanf_float+0x66>
 8007426:	a001      	add	r0, pc, #4	@ (adr r0, 800742c <_scanf_float+0xe8>)
 8007428:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800742c:	080074e1 	.word	0x080074e1
 8007430:	080073ab 	.word	0x080073ab
 8007434:	080074e1 	.word	0x080074e1
 8007438:	08007577 	.word	0x08007577
 800743c:	080073ab 	.word	0x080073ab
 8007440:	08007489 	.word	0x08007489
 8007444:	080074c7 	.word	0x080074c7
 8007448:	080074c7 	.word	0x080074c7
 800744c:	080074c7 	.word	0x080074c7
 8007450:	080074c7 	.word	0x080074c7
 8007454:	080074c7 	.word	0x080074c7
 8007458:	080074c7 	.word	0x080074c7
 800745c:	080074c7 	.word	0x080074c7
 8007460:	080074c7 	.word	0x080074c7
 8007464:	080074c7 	.word	0x080074c7
 8007468:	2b6e      	cmp	r3, #110	@ 0x6e
 800746a:	d809      	bhi.n	8007480 <_scanf_float+0x13c>
 800746c:	2b60      	cmp	r3, #96	@ 0x60
 800746e:	d8b1      	bhi.n	80073d4 <_scanf_float+0x90>
 8007470:	2b54      	cmp	r3, #84	@ 0x54
 8007472:	d07b      	beq.n	800756c <_scanf_float+0x228>
 8007474:	2b59      	cmp	r3, #89	@ 0x59
 8007476:	d198      	bne.n	80073aa <_scanf_float+0x66>
 8007478:	2d07      	cmp	r5, #7
 800747a:	d196      	bne.n	80073aa <_scanf_float+0x66>
 800747c:	2508      	movs	r5, #8
 800747e:	e02c      	b.n	80074da <_scanf_float+0x196>
 8007480:	2b74      	cmp	r3, #116	@ 0x74
 8007482:	d073      	beq.n	800756c <_scanf_float+0x228>
 8007484:	2b79      	cmp	r3, #121	@ 0x79
 8007486:	e7f6      	b.n	8007476 <_scanf_float+0x132>
 8007488:	6821      	ldr	r1, [r4, #0]
 800748a:	05c8      	lsls	r0, r1, #23
 800748c:	d51b      	bpl.n	80074c6 <_scanf_float+0x182>
 800748e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007492:	6021      	str	r1, [r4, #0]
 8007494:	f109 0901 	add.w	r9, r9, #1
 8007498:	f1bb 0f00 	cmp.w	fp, #0
 800749c:	d003      	beq.n	80074a6 <_scanf_float+0x162>
 800749e:	3201      	adds	r2, #1
 80074a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80074a4:	60a2      	str	r2, [r4, #8]
 80074a6:	68a3      	ldr	r3, [r4, #8]
 80074a8:	3b01      	subs	r3, #1
 80074aa:	60a3      	str	r3, [r4, #8]
 80074ac:	6923      	ldr	r3, [r4, #16]
 80074ae:	3301      	adds	r3, #1
 80074b0:	6123      	str	r3, [r4, #16]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	3b01      	subs	r3, #1
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	607b      	str	r3, [r7, #4]
 80074ba:	f340 8087 	ble.w	80075cc <_scanf_float+0x288>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	3301      	adds	r3, #1
 80074c2:	603b      	str	r3, [r7, #0]
 80074c4:	e764      	b.n	8007390 <_scanf_float+0x4c>
 80074c6:	eb1a 0105 	adds.w	r1, sl, r5
 80074ca:	f47f af6e 	bne.w	80073aa <_scanf_float+0x66>
 80074ce:	460d      	mov	r5, r1
 80074d0:	468a      	mov	sl, r1
 80074d2:	6822      	ldr	r2, [r4, #0]
 80074d4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80074d8:	6022      	str	r2, [r4, #0]
 80074da:	f806 3b01 	strb.w	r3, [r6], #1
 80074de:	e7e2      	b.n	80074a6 <_scanf_float+0x162>
 80074e0:	6822      	ldr	r2, [r4, #0]
 80074e2:	0610      	lsls	r0, r2, #24
 80074e4:	f57f af61 	bpl.w	80073aa <_scanf_float+0x66>
 80074e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074ec:	6022      	str	r2, [r4, #0]
 80074ee:	e7f4      	b.n	80074da <_scanf_float+0x196>
 80074f0:	f1ba 0f00 	cmp.w	sl, #0
 80074f4:	d10e      	bne.n	8007514 <_scanf_float+0x1d0>
 80074f6:	f1b9 0f00 	cmp.w	r9, #0
 80074fa:	d10e      	bne.n	800751a <_scanf_float+0x1d6>
 80074fc:	6822      	ldr	r2, [r4, #0]
 80074fe:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007502:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007506:	d108      	bne.n	800751a <_scanf_float+0x1d6>
 8007508:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800750c:	f04f 0a01 	mov.w	sl, #1
 8007510:	6022      	str	r2, [r4, #0]
 8007512:	e7e2      	b.n	80074da <_scanf_float+0x196>
 8007514:	f1ba 0f02 	cmp.w	sl, #2
 8007518:	d055      	beq.n	80075c6 <_scanf_float+0x282>
 800751a:	2d01      	cmp	r5, #1
 800751c:	d002      	beq.n	8007524 <_scanf_float+0x1e0>
 800751e:	2d04      	cmp	r5, #4
 8007520:	f47f af43 	bne.w	80073aa <_scanf_float+0x66>
 8007524:	3501      	adds	r5, #1
 8007526:	b2ed      	uxtb	r5, r5
 8007528:	e7d7      	b.n	80074da <_scanf_float+0x196>
 800752a:	f1ba 0f01 	cmp.w	sl, #1
 800752e:	f47f af3c 	bne.w	80073aa <_scanf_float+0x66>
 8007532:	f04f 0a02 	mov.w	sl, #2
 8007536:	e7d0      	b.n	80074da <_scanf_float+0x196>
 8007538:	b97d      	cbnz	r5, 800755a <_scanf_float+0x216>
 800753a:	f1b9 0f00 	cmp.w	r9, #0
 800753e:	f47f af37 	bne.w	80073b0 <_scanf_float+0x6c>
 8007542:	6822      	ldr	r2, [r4, #0]
 8007544:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007548:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800754c:	f040 8103 	bne.w	8007756 <_scanf_float+0x412>
 8007550:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007554:	2501      	movs	r5, #1
 8007556:	6022      	str	r2, [r4, #0]
 8007558:	e7bf      	b.n	80074da <_scanf_float+0x196>
 800755a:	2d03      	cmp	r5, #3
 800755c:	d0e2      	beq.n	8007524 <_scanf_float+0x1e0>
 800755e:	2d05      	cmp	r5, #5
 8007560:	e7de      	b.n	8007520 <_scanf_float+0x1dc>
 8007562:	2d02      	cmp	r5, #2
 8007564:	f47f af21 	bne.w	80073aa <_scanf_float+0x66>
 8007568:	2503      	movs	r5, #3
 800756a:	e7b6      	b.n	80074da <_scanf_float+0x196>
 800756c:	2d06      	cmp	r5, #6
 800756e:	f47f af1c 	bne.w	80073aa <_scanf_float+0x66>
 8007572:	2507      	movs	r5, #7
 8007574:	e7b1      	b.n	80074da <_scanf_float+0x196>
 8007576:	6822      	ldr	r2, [r4, #0]
 8007578:	0591      	lsls	r1, r2, #22
 800757a:	f57f af16 	bpl.w	80073aa <_scanf_float+0x66>
 800757e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007582:	6022      	str	r2, [r4, #0]
 8007584:	f8cd 9008 	str.w	r9, [sp, #8]
 8007588:	e7a7      	b.n	80074da <_scanf_float+0x196>
 800758a:	6822      	ldr	r2, [r4, #0]
 800758c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007590:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007594:	d006      	beq.n	80075a4 <_scanf_float+0x260>
 8007596:	0550      	lsls	r0, r2, #21
 8007598:	f57f af07 	bpl.w	80073aa <_scanf_float+0x66>
 800759c:	f1b9 0f00 	cmp.w	r9, #0
 80075a0:	f000 80d9 	beq.w	8007756 <_scanf_float+0x412>
 80075a4:	0591      	lsls	r1, r2, #22
 80075a6:	bf58      	it	pl
 80075a8:	9902      	ldrpl	r1, [sp, #8]
 80075aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075ae:	bf58      	it	pl
 80075b0:	eba9 0101 	subpl.w	r1, r9, r1
 80075b4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80075b8:	f04f 0900 	mov.w	r9, #0
 80075bc:	bf58      	it	pl
 80075be:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80075c2:	6022      	str	r2, [r4, #0]
 80075c4:	e789      	b.n	80074da <_scanf_float+0x196>
 80075c6:	f04f 0a03 	mov.w	sl, #3
 80075ca:	e786      	b.n	80074da <_scanf_float+0x196>
 80075cc:	4639      	mov	r1, r7
 80075ce:	4640      	mov	r0, r8
 80075d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80075d4:	4798      	blx	r3
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f43f aeda 	beq.w	8007390 <_scanf_float+0x4c>
 80075dc:	e6e5      	b.n	80073aa <_scanf_float+0x66>
 80075de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80075e2:	463a      	mov	r2, r7
 80075e4:	4640      	mov	r0, r8
 80075e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80075ea:	4798      	blx	r3
 80075ec:	6923      	ldr	r3, [r4, #16]
 80075ee:	3b01      	subs	r3, #1
 80075f0:	6123      	str	r3, [r4, #16]
 80075f2:	e6e7      	b.n	80073c4 <_scanf_float+0x80>
 80075f4:	1e6b      	subs	r3, r5, #1
 80075f6:	2b06      	cmp	r3, #6
 80075f8:	d824      	bhi.n	8007644 <_scanf_float+0x300>
 80075fa:	2d02      	cmp	r5, #2
 80075fc:	d836      	bhi.n	800766c <_scanf_float+0x328>
 80075fe:	9b01      	ldr	r3, [sp, #4]
 8007600:	429e      	cmp	r6, r3
 8007602:	f67f aee3 	bls.w	80073cc <_scanf_float+0x88>
 8007606:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800760a:	463a      	mov	r2, r7
 800760c:	4640      	mov	r0, r8
 800760e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007612:	4798      	blx	r3
 8007614:	6923      	ldr	r3, [r4, #16]
 8007616:	3b01      	subs	r3, #1
 8007618:	6123      	str	r3, [r4, #16]
 800761a:	e7f0      	b.n	80075fe <_scanf_float+0x2ba>
 800761c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007620:	463a      	mov	r2, r7
 8007622:	4640      	mov	r0, r8
 8007624:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007628:	4798      	blx	r3
 800762a:	6923      	ldr	r3, [r4, #16]
 800762c:	3b01      	subs	r3, #1
 800762e:	6123      	str	r3, [r4, #16]
 8007630:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007634:	fa5f fa8a 	uxtb.w	sl, sl
 8007638:	f1ba 0f02 	cmp.w	sl, #2
 800763c:	d1ee      	bne.n	800761c <_scanf_float+0x2d8>
 800763e:	3d03      	subs	r5, #3
 8007640:	b2ed      	uxtb	r5, r5
 8007642:	1b76      	subs	r6, r6, r5
 8007644:	6823      	ldr	r3, [r4, #0]
 8007646:	05da      	lsls	r2, r3, #23
 8007648:	d530      	bpl.n	80076ac <_scanf_float+0x368>
 800764a:	055b      	lsls	r3, r3, #21
 800764c:	d511      	bpl.n	8007672 <_scanf_float+0x32e>
 800764e:	9b01      	ldr	r3, [sp, #4]
 8007650:	429e      	cmp	r6, r3
 8007652:	f67f aebb 	bls.w	80073cc <_scanf_float+0x88>
 8007656:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800765a:	463a      	mov	r2, r7
 800765c:	4640      	mov	r0, r8
 800765e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007662:	4798      	blx	r3
 8007664:	6923      	ldr	r3, [r4, #16]
 8007666:	3b01      	subs	r3, #1
 8007668:	6123      	str	r3, [r4, #16]
 800766a:	e7f0      	b.n	800764e <_scanf_float+0x30a>
 800766c:	46aa      	mov	sl, r5
 800766e:	46b3      	mov	fp, r6
 8007670:	e7de      	b.n	8007630 <_scanf_float+0x2ec>
 8007672:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007676:	6923      	ldr	r3, [r4, #16]
 8007678:	2965      	cmp	r1, #101	@ 0x65
 800767a:	f103 33ff 	add.w	r3, r3, #4294967295
 800767e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007682:	6123      	str	r3, [r4, #16]
 8007684:	d00c      	beq.n	80076a0 <_scanf_float+0x35c>
 8007686:	2945      	cmp	r1, #69	@ 0x45
 8007688:	d00a      	beq.n	80076a0 <_scanf_float+0x35c>
 800768a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800768e:	463a      	mov	r2, r7
 8007690:	4640      	mov	r0, r8
 8007692:	4798      	blx	r3
 8007694:	6923      	ldr	r3, [r4, #16]
 8007696:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800769a:	3b01      	subs	r3, #1
 800769c:	1eb5      	subs	r5, r6, #2
 800769e:	6123      	str	r3, [r4, #16]
 80076a0:	463a      	mov	r2, r7
 80076a2:	4640      	mov	r0, r8
 80076a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076a8:	4798      	blx	r3
 80076aa:	462e      	mov	r6, r5
 80076ac:	6822      	ldr	r2, [r4, #0]
 80076ae:	f012 0210 	ands.w	r2, r2, #16
 80076b2:	d001      	beq.n	80076b8 <_scanf_float+0x374>
 80076b4:	2000      	movs	r0, #0
 80076b6:	e68a      	b.n	80073ce <_scanf_float+0x8a>
 80076b8:	7032      	strb	r2, [r6, #0]
 80076ba:	6823      	ldr	r3, [r4, #0]
 80076bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80076c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076c4:	d11c      	bne.n	8007700 <_scanf_float+0x3bc>
 80076c6:	9b02      	ldr	r3, [sp, #8]
 80076c8:	454b      	cmp	r3, r9
 80076ca:	eba3 0209 	sub.w	r2, r3, r9
 80076ce:	d123      	bne.n	8007718 <_scanf_float+0x3d4>
 80076d0:	2200      	movs	r2, #0
 80076d2:	4640      	mov	r0, r8
 80076d4:	9901      	ldr	r1, [sp, #4]
 80076d6:	f002 fc27 	bl	8009f28 <_strtod_r>
 80076da:	9b03      	ldr	r3, [sp, #12]
 80076dc:	6825      	ldr	r5, [r4, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f015 0f02 	tst.w	r5, #2
 80076e4:	4606      	mov	r6, r0
 80076e6:	460f      	mov	r7, r1
 80076e8:	f103 0204 	add.w	r2, r3, #4
 80076ec:	d01f      	beq.n	800772e <_scanf_float+0x3ea>
 80076ee:	9903      	ldr	r1, [sp, #12]
 80076f0:	600a      	str	r2, [r1, #0]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	e9c3 6700 	strd	r6, r7, [r3]
 80076f8:	68e3      	ldr	r3, [r4, #12]
 80076fa:	3301      	adds	r3, #1
 80076fc:	60e3      	str	r3, [r4, #12]
 80076fe:	e7d9      	b.n	80076b4 <_scanf_float+0x370>
 8007700:	9b04      	ldr	r3, [sp, #16]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0e4      	beq.n	80076d0 <_scanf_float+0x38c>
 8007706:	9905      	ldr	r1, [sp, #20]
 8007708:	230a      	movs	r3, #10
 800770a:	4640      	mov	r0, r8
 800770c:	3101      	adds	r1, #1
 800770e:	f002 fc8b 	bl	800a028 <_strtol_r>
 8007712:	9b04      	ldr	r3, [sp, #16]
 8007714:	9e05      	ldr	r6, [sp, #20]
 8007716:	1ac2      	subs	r2, r0, r3
 8007718:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800771c:	429e      	cmp	r6, r3
 800771e:	bf28      	it	cs
 8007720:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007724:	4630      	mov	r0, r6
 8007726:	490d      	ldr	r1, [pc, #52]	@ (800775c <_scanf_float+0x418>)
 8007728:	f000 f8f0 	bl	800790c <siprintf>
 800772c:	e7d0      	b.n	80076d0 <_scanf_float+0x38c>
 800772e:	076d      	lsls	r5, r5, #29
 8007730:	d4dd      	bmi.n	80076ee <_scanf_float+0x3aa>
 8007732:	9d03      	ldr	r5, [sp, #12]
 8007734:	602a      	str	r2, [r5, #0]
 8007736:	681d      	ldr	r5, [r3, #0]
 8007738:	4602      	mov	r2, r0
 800773a:	460b      	mov	r3, r1
 800773c:	f7f9 f966 	bl	8000a0c <__aeabi_dcmpun>
 8007740:	b120      	cbz	r0, 800774c <_scanf_float+0x408>
 8007742:	4807      	ldr	r0, [pc, #28]	@ (8007760 <_scanf_float+0x41c>)
 8007744:	f000 f9fc 	bl	8007b40 <nanf>
 8007748:	6028      	str	r0, [r5, #0]
 800774a:	e7d5      	b.n	80076f8 <_scanf_float+0x3b4>
 800774c:	4630      	mov	r0, r6
 800774e:	4639      	mov	r1, r7
 8007750:	f7f9 f9ba 	bl	8000ac8 <__aeabi_d2f>
 8007754:	e7f8      	b.n	8007748 <_scanf_float+0x404>
 8007756:	f04f 0900 	mov.w	r9, #0
 800775a:	e62d      	b.n	80073b8 <_scanf_float+0x74>
 800775c:	0800ba9e 	.word	0x0800ba9e
 8007760:	0800be35 	.word	0x0800be35

08007764 <std>:
 8007764:	2300      	movs	r3, #0
 8007766:	b510      	push	{r4, lr}
 8007768:	4604      	mov	r4, r0
 800776a:	e9c0 3300 	strd	r3, r3, [r0]
 800776e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007772:	6083      	str	r3, [r0, #8]
 8007774:	8181      	strh	r1, [r0, #12]
 8007776:	6643      	str	r3, [r0, #100]	@ 0x64
 8007778:	81c2      	strh	r2, [r0, #14]
 800777a:	6183      	str	r3, [r0, #24]
 800777c:	4619      	mov	r1, r3
 800777e:	2208      	movs	r2, #8
 8007780:	305c      	adds	r0, #92	@ 0x5c
 8007782:	f000 f940 	bl	8007a06 <memset>
 8007786:	4b0d      	ldr	r3, [pc, #52]	@ (80077bc <std+0x58>)
 8007788:	6224      	str	r4, [r4, #32]
 800778a:	6263      	str	r3, [r4, #36]	@ 0x24
 800778c:	4b0c      	ldr	r3, [pc, #48]	@ (80077c0 <std+0x5c>)
 800778e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007790:	4b0c      	ldr	r3, [pc, #48]	@ (80077c4 <std+0x60>)
 8007792:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007794:	4b0c      	ldr	r3, [pc, #48]	@ (80077c8 <std+0x64>)
 8007796:	6323      	str	r3, [r4, #48]	@ 0x30
 8007798:	4b0c      	ldr	r3, [pc, #48]	@ (80077cc <std+0x68>)
 800779a:	429c      	cmp	r4, r3
 800779c:	d006      	beq.n	80077ac <std+0x48>
 800779e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80077a2:	4294      	cmp	r4, r2
 80077a4:	d002      	beq.n	80077ac <std+0x48>
 80077a6:	33d0      	adds	r3, #208	@ 0xd0
 80077a8:	429c      	cmp	r4, r3
 80077aa:	d105      	bne.n	80077b8 <std+0x54>
 80077ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80077b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077b4:	f000 b9a4 	b.w	8007b00 <__retarget_lock_init_recursive>
 80077b8:	bd10      	pop	{r4, pc}
 80077ba:	bf00      	nop
 80077bc:	0800794d 	.word	0x0800794d
 80077c0:	0800796f 	.word	0x0800796f
 80077c4:	080079a7 	.word	0x080079a7
 80077c8:	080079cb 	.word	0x080079cb
 80077cc:	20000778 	.word	0x20000778

080077d0 <stdio_exit_handler>:
 80077d0:	4a02      	ldr	r2, [pc, #8]	@ (80077dc <stdio_exit_handler+0xc>)
 80077d2:	4903      	ldr	r1, [pc, #12]	@ (80077e0 <stdio_exit_handler+0x10>)
 80077d4:	4803      	ldr	r0, [pc, #12]	@ (80077e4 <stdio_exit_handler+0x14>)
 80077d6:	f000 b869 	b.w	80078ac <_fwalk_sglue>
 80077da:	bf00      	nop
 80077dc:	20000020 	.word	0x20000020
 80077e0:	0800a65d 	.word	0x0800a65d
 80077e4:	20000030 	.word	0x20000030

080077e8 <cleanup_stdio>:
 80077e8:	6841      	ldr	r1, [r0, #4]
 80077ea:	4b0c      	ldr	r3, [pc, #48]	@ (800781c <cleanup_stdio+0x34>)
 80077ec:	b510      	push	{r4, lr}
 80077ee:	4299      	cmp	r1, r3
 80077f0:	4604      	mov	r4, r0
 80077f2:	d001      	beq.n	80077f8 <cleanup_stdio+0x10>
 80077f4:	f002 ff32 	bl	800a65c <_fflush_r>
 80077f8:	68a1      	ldr	r1, [r4, #8]
 80077fa:	4b09      	ldr	r3, [pc, #36]	@ (8007820 <cleanup_stdio+0x38>)
 80077fc:	4299      	cmp	r1, r3
 80077fe:	d002      	beq.n	8007806 <cleanup_stdio+0x1e>
 8007800:	4620      	mov	r0, r4
 8007802:	f002 ff2b 	bl	800a65c <_fflush_r>
 8007806:	68e1      	ldr	r1, [r4, #12]
 8007808:	4b06      	ldr	r3, [pc, #24]	@ (8007824 <cleanup_stdio+0x3c>)
 800780a:	4299      	cmp	r1, r3
 800780c:	d004      	beq.n	8007818 <cleanup_stdio+0x30>
 800780e:	4620      	mov	r0, r4
 8007810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007814:	f002 bf22 	b.w	800a65c <_fflush_r>
 8007818:	bd10      	pop	{r4, pc}
 800781a:	bf00      	nop
 800781c:	20000778 	.word	0x20000778
 8007820:	200007e0 	.word	0x200007e0
 8007824:	20000848 	.word	0x20000848

08007828 <global_stdio_init.part.0>:
 8007828:	b510      	push	{r4, lr}
 800782a:	4b0b      	ldr	r3, [pc, #44]	@ (8007858 <global_stdio_init.part.0+0x30>)
 800782c:	4c0b      	ldr	r4, [pc, #44]	@ (800785c <global_stdio_init.part.0+0x34>)
 800782e:	4a0c      	ldr	r2, [pc, #48]	@ (8007860 <global_stdio_init.part.0+0x38>)
 8007830:	4620      	mov	r0, r4
 8007832:	601a      	str	r2, [r3, #0]
 8007834:	2104      	movs	r1, #4
 8007836:	2200      	movs	r2, #0
 8007838:	f7ff ff94 	bl	8007764 <std>
 800783c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007840:	2201      	movs	r2, #1
 8007842:	2109      	movs	r1, #9
 8007844:	f7ff ff8e 	bl	8007764 <std>
 8007848:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800784c:	2202      	movs	r2, #2
 800784e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007852:	2112      	movs	r1, #18
 8007854:	f7ff bf86 	b.w	8007764 <std>
 8007858:	200008b0 	.word	0x200008b0
 800785c:	20000778 	.word	0x20000778
 8007860:	080077d1 	.word	0x080077d1

08007864 <__sfp_lock_acquire>:
 8007864:	4801      	ldr	r0, [pc, #4]	@ (800786c <__sfp_lock_acquire+0x8>)
 8007866:	f000 b94c 	b.w	8007b02 <__retarget_lock_acquire_recursive>
 800786a:	bf00      	nop
 800786c:	200008b9 	.word	0x200008b9

08007870 <__sfp_lock_release>:
 8007870:	4801      	ldr	r0, [pc, #4]	@ (8007878 <__sfp_lock_release+0x8>)
 8007872:	f000 b947 	b.w	8007b04 <__retarget_lock_release_recursive>
 8007876:	bf00      	nop
 8007878:	200008b9 	.word	0x200008b9

0800787c <__sinit>:
 800787c:	b510      	push	{r4, lr}
 800787e:	4604      	mov	r4, r0
 8007880:	f7ff fff0 	bl	8007864 <__sfp_lock_acquire>
 8007884:	6a23      	ldr	r3, [r4, #32]
 8007886:	b11b      	cbz	r3, 8007890 <__sinit+0x14>
 8007888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800788c:	f7ff bff0 	b.w	8007870 <__sfp_lock_release>
 8007890:	4b04      	ldr	r3, [pc, #16]	@ (80078a4 <__sinit+0x28>)
 8007892:	6223      	str	r3, [r4, #32]
 8007894:	4b04      	ldr	r3, [pc, #16]	@ (80078a8 <__sinit+0x2c>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d1f5      	bne.n	8007888 <__sinit+0xc>
 800789c:	f7ff ffc4 	bl	8007828 <global_stdio_init.part.0>
 80078a0:	e7f2      	b.n	8007888 <__sinit+0xc>
 80078a2:	bf00      	nop
 80078a4:	080077e9 	.word	0x080077e9
 80078a8:	200008b0 	.word	0x200008b0

080078ac <_fwalk_sglue>:
 80078ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078b0:	4607      	mov	r7, r0
 80078b2:	4688      	mov	r8, r1
 80078b4:	4614      	mov	r4, r2
 80078b6:	2600      	movs	r6, #0
 80078b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078bc:	f1b9 0901 	subs.w	r9, r9, #1
 80078c0:	d505      	bpl.n	80078ce <_fwalk_sglue+0x22>
 80078c2:	6824      	ldr	r4, [r4, #0]
 80078c4:	2c00      	cmp	r4, #0
 80078c6:	d1f7      	bne.n	80078b8 <_fwalk_sglue+0xc>
 80078c8:	4630      	mov	r0, r6
 80078ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ce:	89ab      	ldrh	r3, [r5, #12]
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d907      	bls.n	80078e4 <_fwalk_sglue+0x38>
 80078d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078d8:	3301      	adds	r3, #1
 80078da:	d003      	beq.n	80078e4 <_fwalk_sglue+0x38>
 80078dc:	4629      	mov	r1, r5
 80078de:	4638      	mov	r0, r7
 80078e0:	47c0      	blx	r8
 80078e2:	4306      	orrs	r6, r0
 80078e4:	3568      	adds	r5, #104	@ 0x68
 80078e6:	e7e9      	b.n	80078bc <_fwalk_sglue+0x10>

080078e8 <iprintf>:
 80078e8:	b40f      	push	{r0, r1, r2, r3}
 80078ea:	b507      	push	{r0, r1, r2, lr}
 80078ec:	4906      	ldr	r1, [pc, #24]	@ (8007908 <iprintf+0x20>)
 80078ee:	ab04      	add	r3, sp, #16
 80078f0:	6808      	ldr	r0, [r1, #0]
 80078f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80078f6:	6881      	ldr	r1, [r0, #8]
 80078f8:	9301      	str	r3, [sp, #4]
 80078fa:	f002 fd17 	bl	800a32c <_vfiprintf_r>
 80078fe:	b003      	add	sp, #12
 8007900:	f85d eb04 	ldr.w	lr, [sp], #4
 8007904:	b004      	add	sp, #16
 8007906:	4770      	bx	lr
 8007908:	2000002c 	.word	0x2000002c

0800790c <siprintf>:
 800790c:	b40e      	push	{r1, r2, r3}
 800790e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007912:	b500      	push	{lr}
 8007914:	b09c      	sub	sp, #112	@ 0x70
 8007916:	ab1d      	add	r3, sp, #116	@ 0x74
 8007918:	9002      	str	r0, [sp, #8]
 800791a:	9006      	str	r0, [sp, #24]
 800791c:	9107      	str	r1, [sp, #28]
 800791e:	9104      	str	r1, [sp, #16]
 8007920:	4808      	ldr	r0, [pc, #32]	@ (8007944 <siprintf+0x38>)
 8007922:	4909      	ldr	r1, [pc, #36]	@ (8007948 <siprintf+0x3c>)
 8007924:	f853 2b04 	ldr.w	r2, [r3], #4
 8007928:	9105      	str	r1, [sp, #20]
 800792a:	6800      	ldr	r0, [r0, #0]
 800792c:	a902      	add	r1, sp, #8
 800792e:	9301      	str	r3, [sp, #4]
 8007930:	f002 fbd8 	bl	800a0e4 <_svfiprintf_r>
 8007934:	2200      	movs	r2, #0
 8007936:	9b02      	ldr	r3, [sp, #8]
 8007938:	701a      	strb	r2, [r3, #0]
 800793a:	b01c      	add	sp, #112	@ 0x70
 800793c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007940:	b003      	add	sp, #12
 8007942:	4770      	bx	lr
 8007944:	2000002c 	.word	0x2000002c
 8007948:	ffff0208 	.word	0xffff0208

0800794c <__sread>:
 800794c:	b510      	push	{r4, lr}
 800794e:	460c      	mov	r4, r1
 8007950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007954:	f000 f886 	bl	8007a64 <_read_r>
 8007958:	2800      	cmp	r0, #0
 800795a:	bfab      	itete	ge
 800795c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800795e:	89a3      	ldrhlt	r3, [r4, #12]
 8007960:	181b      	addge	r3, r3, r0
 8007962:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007966:	bfac      	ite	ge
 8007968:	6563      	strge	r3, [r4, #84]	@ 0x54
 800796a:	81a3      	strhlt	r3, [r4, #12]
 800796c:	bd10      	pop	{r4, pc}

0800796e <__swrite>:
 800796e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007972:	461f      	mov	r7, r3
 8007974:	898b      	ldrh	r3, [r1, #12]
 8007976:	4605      	mov	r5, r0
 8007978:	05db      	lsls	r3, r3, #23
 800797a:	460c      	mov	r4, r1
 800797c:	4616      	mov	r6, r2
 800797e:	d505      	bpl.n	800798c <__swrite+0x1e>
 8007980:	2302      	movs	r3, #2
 8007982:	2200      	movs	r2, #0
 8007984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007988:	f000 f85a 	bl	8007a40 <_lseek_r>
 800798c:	89a3      	ldrh	r3, [r4, #12]
 800798e:	4632      	mov	r2, r6
 8007990:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007994:	81a3      	strh	r3, [r4, #12]
 8007996:	4628      	mov	r0, r5
 8007998:	463b      	mov	r3, r7
 800799a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800799e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079a2:	f000 b871 	b.w	8007a88 <_write_r>

080079a6 <__sseek>:
 80079a6:	b510      	push	{r4, lr}
 80079a8:	460c      	mov	r4, r1
 80079aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ae:	f000 f847 	bl	8007a40 <_lseek_r>
 80079b2:	1c43      	adds	r3, r0, #1
 80079b4:	89a3      	ldrh	r3, [r4, #12]
 80079b6:	bf15      	itete	ne
 80079b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80079ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80079be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80079c2:	81a3      	strheq	r3, [r4, #12]
 80079c4:	bf18      	it	ne
 80079c6:	81a3      	strhne	r3, [r4, #12]
 80079c8:	bd10      	pop	{r4, pc}

080079ca <__sclose>:
 80079ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ce:	f000 b827 	b.w	8007a20 <_close_r>

080079d2 <memmove>:
 80079d2:	4288      	cmp	r0, r1
 80079d4:	b510      	push	{r4, lr}
 80079d6:	eb01 0402 	add.w	r4, r1, r2
 80079da:	d902      	bls.n	80079e2 <memmove+0x10>
 80079dc:	4284      	cmp	r4, r0
 80079de:	4623      	mov	r3, r4
 80079e0:	d807      	bhi.n	80079f2 <memmove+0x20>
 80079e2:	1e43      	subs	r3, r0, #1
 80079e4:	42a1      	cmp	r1, r4
 80079e6:	d008      	beq.n	80079fa <memmove+0x28>
 80079e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079f0:	e7f8      	b.n	80079e4 <memmove+0x12>
 80079f2:	4601      	mov	r1, r0
 80079f4:	4402      	add	r2, r0
 80079f6:	428a      	cmp	r2, r1
 80079f8:	d100      	bne.n	80079fc <memmove+0x2a>
 80079fa:	bd10      	pop	{r4, pc}
 80079fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a00:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a04:	e7f7      	b.n	80079f6 <memmove+0x24>

08007a06 <memset>:
 8007a06:	4603      	mov	r3, r0
 8007a08:	4402      	add	r2, r0
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d100      	bne.n	8007a10 <memset+0xa>
 8007a0e:	4770      	bx	lr
 8007a10:	f803 1b01 	strb.w	r1, [r3], #1
 8007a14:	e7f9      	b.n	8007a0a <memset+0x4>
	...

08007a18 <_localeconv_r>:
 8007a18:	4800      	ldr	r0, [pc, #0]	@ (8007a1c <_localeconv_r+0x4>)
 8007a1a:	4770      	bx	lr
 8007a1c:	2000016c 	.word	0x2000016c

08007a20 <_close_r>:
 8007a20:	b538      	push	{r3, r4, r5, lr}
 8007a22:	2300      	movs	r3, #0
 8007a24:	4d05      	ldr	r5, [pc, #20]	@ (8007a3c <_close_r+0x1c>)
 8007a26:	4604      	mov	r4, r0
 8007a28:	4608      	mov	r0, r1
 8007a2a:	602b      	str	r3, [r5, #0]
 8007a2c:	f7fa fdc9 	bl	80025c2 <_close>
 8007a30:	1c43      	adds	r3, r0, #1
 8007a32:	d102      	bne.n	8007a3a <_close_r+0x1a>
 8007a34:	682b      	ldr	r3, [r5, #0]
 8007a36:	b103      	cbz	r3, 8007a3a <_close_r+0x1a>
 8007a38:	6023      	str	r3, [r4, #0]
 8007a3a:	bd38      	pop	{r3, r4, r5, pc}
 8007a3c:	200008b4 	.word	0x200008b4

08007a40 <_lseek_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	4604      	mov	r4, r0
 8007a44:	4608      	mov	r0, r1
 8007a46:	4611      	mov	r1, r2
 8007a48:	2200      	movs	r2, #0
 8007a4a:	4d05      	ldr	r5, [pc, #20]	@ (8007a60 <_lseek_r+0x20>)
 8007a4c:	602a      	str	r2, [r5, #0]
 8007a4e:	461a      	mov	r2, r3
 8007a50:	f7fa fddb 	bl	800260a <_lseek>
 8007a54:	1c43      	adds	r3, r0, #1
 8007a56:	d102      	bne.n	8007a5e <_lseek_r+0x1e>
 8007a58:	682b      	ldr	r3, [r5, #0]
 8007a5a:	b103      	cbz	r3, 8007a5e <_lseek_r+0x1e>
 8007a5c:	6023      	str	r3, [r4, #0]
 8007a5e:	bd38      	pop	{r3, r4, r5, pc}
 8007a60:	200008b4 	.word	0x200008b4

08007a64 <_read_r>:
 8007a64:	b538      	push	{r3, r4, r5, lr}
 8007a66:	4604      	mov	r4, r0
 8007a68:	4608      	mov	r0, r1
 8007a6a:	4611      	mov	r1, r2
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4d05      	ldr	r5, [pc, #20]	@ (8007a84 <_read_r+0x20>)
 8007a70:	602a      	str	r2, [r5, #0]
 8007a72:	461a      	mov	r2, r3
 8007a74:	f7fa fd6c 	bl	8002550 <_read>
 8007a78:	1c43      	adds	r3, r0, #1
 8007a7a:	d102      	bne.n	8007a82 <_read_r+0x1e>
 8007a7c:	682b      	ldr	r3, [r5, #0]
 8007a7e:	b103      	cbz	r3, 8007a82 <_read_r+0x1e>
 8007a80:	6023      	str	r3, [r4, #0]
 8007a82:	bd38      	pop	{r3, r4, r5, pc}
 8007a84:	200008b4 	.word	0x200008b4

08007a88 <_write_r>:
 8007a88:	b538      	push	{r3, r4, r5, lr}
 8007a8a:	4604      	mov	r4, r0
 8007a8c:	4608      	mov	r0, r1
 8007a8e:	4611      	mov	r1, r2
 8007a90:	2200      	movs	r2, #0
 8007a92:	4d05      	ldr	r5, [pc, #20]	@ (8007aa8 <_write_r+0x20>)
 8007a94:	602a      	str	r2, [r5, #0]
 8007a96:	461a      	mov	r2, r3
 8007a98:	f7fa fd77 	bl	800258a <_write>
 8007a9c:	1c43      	adds	r3, r0, #1
 8007a9e:	d102      	bne.n	8007aa6 <_write_r+0x1e>
 8007aa0:	682b      	ldr	r3, [r5, #0]
 8007aa2:	b103      	cbz	r3, 8007aa6 <_write_r+0x1e>
 8007aa4:	6023      	str	r3, [r4, #0]
 8007aa6:	bd38      	pop	{r3, r4, r5, pc}
 8007aa8:	200008b4 	.word	0x200008b4

08007aac <__errno>:
 8007aac:	4b01      	ldr	r3, [pc, #4]	@ (8007ab4 <__errno+0x8>)
 8007aae:	6818      	ldr	r0, [r3, #0]
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	2000002c 	.word	0x2000002c

08007ab8 <__libc_init_array>:
 8007ab8:	b570      	push	{r4, r5, r6, lr}
 8007aba:	2600      	movs	r6, #0
 8007abc:	4d0c      	ldr	r5, [pc, #48]	@ (8007af0 <__libc_init_array+0x38>)
 8007abe:	4c0d      	ldr	r4, [pc, #52]	@ (8007af4 <__libc_init_array+0x3c>)
 8007ac0:	1b64      	subs	r4, r4, r5
 8007ac2:	10a4      	asrs	r4, r4, #2
 8007ac4:	42a6      	cmp	r6, r4
 8007ac6:	d109      	bne.n	8007adc <__libc_init_array+0x24>
 8007ac8:	f003 fb4e 	bl	800b168 <_init>
 8007acc:	2600      	movs	r6, #0
 8007ace:	4d0a      	ldr	r5, [pc, #40]	@ (8007af8 <__libc_init_array+0x40>)
 8007ad0:	4c0a      	ldr	r4, [pc, #40]	@ (8007afc <__libc_init_array+0x44>)
 8007ad2:	1b64      	subs	r4, r4, r5
 8007ad4:	10a4      	asrs	r4, r4, #2
 8007ad6:	42a6      	cmp	r6, r4
 8007ad8:	d105      	bne.n	8007ae6 <__libc_init_array+0x2e>
 8007ada:	bd70      	pop	{r4, r5, r6, pc}
 8007adc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ae0:	4798      	blx	r3
 8007ae2:	3601      	adds	r6, #1
 8007ae4:	e7ee      	b.n	8007ac4 <__libc_init_array+0xc>
 8007ae6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007aea:	4798      	blx	r3
 8007aec:	3601      	adds	r6, #1
 8007aee:	e7f2      	b.n	8007ad6 <__libc_init_array+0x1e>
 8007af0:	0800bea0 	.word	0x0800bea0
 8007af4:	0800bea0 	.word	0x0800bea0
 8007af8:	0800bea0 	.word	0x0800bea0
 8007afc:	0800bea4 	.word	0x0800bea4

08007b00 <__retarget_lock_init_recursive>:
 8007b00:	4770      	bx	lr

08007b02 <__retarget_lock_acquire_recursive>:
 8007b02:	4770      	bx	lr

08007b04 <__retarget_lock_release_recursive>:
 8007b04:	4770      	bx	lr

08007b06 <memchr>:
 8007b06:	4603      	mov	r3, r0
 8007b08:	b510      	push	{r4, lr}
 8007b0a:	b2c9      	uxtb	r1, r1
 8007b0c:	4402      	add	r2, r0
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	4618      	mov	r0, r3
 8007b12:	d101      	bne.n	8007b18 <memchr+0x12>
 8007b14:	2000      	movs	r0, #0
 8007b16:	e003      	b.n	8007b20 <memchr+0x1a>
 8007b18:	7804      	ldrb	r4, [r0, #0]
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	428c      	cmp	r4, r1
 8007b1e:	d1f6      	bne.n	8007b0e <memchr+0x8>
 8007b20:	bd10      	pop	{r4, pc}

08007b22 <memcpy>:
 8007b22:	440a      	add	r2, r1
 8007b24:	4291      	cmp	r1, r2
 8007b26:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b2a:	d100      	bne.n	8007b2e <memcpy+0xc>
 8007b2c:	4770      	bx	lr
 8007b2e:	b510      	push	{r4, lr}
 8007b30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b34:	4291      	cmp	r1, r2
 8007b36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b3a:	d1f9      	bne.n	8007b30 <memcpy+0xe>
 8007b3c:	bd10      	pop	{r4, pc}
	...

08007b40 <nanf>:
 8007b40:	4800      	ldr	r0, [pc, #0]	@ (8007b44 <nanf+0x4>)
 8007b42:	4770      	bx	lr
 8007b44:	7fc00000 	.word	0x7fc00000

08007b48 <quorem>:
 8007b48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b4c:	6903      	ldr	r3, [r0, #16]
 8007b4e:	690c      	ldr	r4, [r1, #16]
 8007b50:	4607      	mov	r7, r0
 8007b52:	42a3      	cmp	r3, r4
 8007b54:	db7e      	blt.n	8007c54 <quorem+0x10c>
 8007b56:	3c01      	subs	r4, #1
 8007b58:	00a3      	lsls	r3, r4, #2
 8007b5a:	f100 0514 	add.w	r5, r0, #20
 8007b5e:	f101 0814 	add.w	r8, r1, #20
 8007b62:	9300      	str	r3, [sp, #0]
 8007b64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b68:	9301      	str	r3, [sp, #4]
 8007b6a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b72:	3301      	adds	r3, #1
 8007b74:	429a      	cmp	r2, r3
 8007b76:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b7a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b7e:	d32e      	bcc.n	8007bde <quorem+0x96>
 8007b80:	f04f 0a00 	mov.w	sl, #0
 8007b84:	46c4      	mov	ip, r8
 8007b86:	46ae      	mov	lr, r5
 8007b88:	46d3      	mov	fp, sl
 8007b8a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b8e:	b298      	uxth	r0, r3
 8007b90:	fb06 a000 	mla	r0, r6, r0, sl
 8007b94:	0c1b      	lsrs	r3, r3, #16
 8007b96:	0c02      	lsrs	r2, r0, #16
 8007b98:	fb06 2303 	mla	r3, r6, r3, r2
 8007b9c:	f8de 2000 	ldr.w	r2, [lr]
 8007ba0:	b280      	uxth	r0, r0
 8007ba2:	b292      	uxth	r2, r2
 8007ba4:	1a12      	subs	r2, r2, r0
 8007ba6:	445a      	add	r2, fp
 8007ba8:	f8de 0000 	ldr.w	r0, [lr]
 8007bac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007bb6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007bba:	b292      	uxth	r2, r2
 8007bbc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007bc0:	45e1      	cmp	r9, ip
 8007bc2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007bc6:	f84e 2b04 	str.w	r2, [lr], #4
 8007bca:	d2de      	bcs.n	8007b8a <quorem+0x42>
 8007bcc:	9b00      	ldr	r3, [sp, #0]
 8007bce:	58eb      	ldr	r3, [r5, r3]
 8007bd0:	b92b      	cbnz	r3, 8007bde <quorem+0x96>
 8007bd2:	9b01      	ldr	r3, [sp, #4]
 8007bd4:	3b04      	subs	r3, #4
 8007bd6:	429d      	cmp	r5, r3
 8007bd8:	461a      	mov	r2, r3
 8007bda:	d32f      	bcc.n	8007c3c <quorem+0xf4>
 8007bdc:	613c      	str	r4, [r7, #16]
 8007bde:	4638      	mov	r0, r7
 8007be0:	f001 f9c2 	bl	8008f68 <__mcmp>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	db25      	blt.n	8007c34 <quorem+0xec>
 8007be8:	4629      	mov	r1, r5
 8007bea:	2000      	movs	r0, #0
 8007bec:	f858 2b04 	ldr.w	r2, [r8], #4
 8007bf0:	f8d1 c000 	ldr.w	ip, [r1]
 8007bf4:	fa1f fe82 	uxth.w	lr, r2
 8007bf8:	fa1f f38c 	uxth.w	r3, ip
 8007bfc:	eba3 030e 	sub.w	r3, r3, lr
 8007c00:	4403      	add	r3, r0
 8007c02:	0c12      	lsrs	r2, r2, #16
 8007c04:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007c08:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c12:	45c1      	cmp	r9, r8
 8007c14:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c18:	f841 3b04 	str.w	r3, [r1], #4
 8007c1c:	d2e6      	bcs.n	8007bec <quorem+0xa4>
 8007c1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c26:	b922      	cbnz	r2, 8007c32 <quorem+0xea>
 8007c28:	3b04      	subs	r3, #4
 8007c2a:	429d      	cmp	r5, r3
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	d30b      	bcc.n	8007c48 <quorem+0x100>
 8007c30:	613c      	str	r4, [r7, #16]
 8007c32:	3601      	adds	r6, #1
 8007c34:	4630      	mov	r0, r6
 8007c36:	b003      	add	sp, #12
 8007c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c3c:	6812      	ldr	r2, [r2, #0]
 8007c3e:	3b04      	subs	r3, #4
 8007c40:	2a00      	cmp	r2, #0
 8007c42:	d1cb      	bne.n	8007bdc <quorem+0x94>
 8007c44:	3c01      	subs	r4, #1
 8007c46:	e7c6      	b.n	8007bd6 <quorem+0x8e>
 8007c48:	6812      	ldr	r2, [r2, #0]
 8007c4a:	3b04      	subs	r3, #4
 8007c4c:	2a00      	cmp	r2, #0
 8007c4e:	d1ef      	bne.n	8007c30 <quorem+0xe8>
 8007c50:	3c01      	subs	r4, #1
 8007c52:	e7ea      	b.n	8007c2a <quorem+0xe2>
 8007c54:	2000      	movs	r0, #0
 8007c56:	e7ee      	b.n	8007c36 <quorem+0xee>

08007c58 <_dtoa_r>:
 8007c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c5c:	4614      	mov	r4, r2
 8007c5e:	461d      	mov	r5, r3
 8007c60:	69c7      	ldr	r7, [r0, #28]
 8007c62:	b097      	sub	sp, #92	@ 0x5c
 8007c64:	4683      	mov	fp, r0
 8007c66:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007c6a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007c6c:	b97f      	cbnz	r7, 8007c8e <_dtoa_r+0x36>
 8007c6e:	2010      	movs	r0, #16
 8007c70:	f000 fe02 	bl	8008878 <malloc>
 8007c74:	4602      	mov	r2, r0
 8007c76:	f8cb 001c 	str.w	r0, [fp, #28]
 8007c7a:	b920      	cbnz	r0, 8007c86 <_dtoa_r+0x2e>
 8007c7c:	21ef      	movs	r1, #239	@ 0xef
 8007c7e:	4ba8      	ldr	r3, [pc, #672]	@ (8007f20 <_dtoa_r+0x2c8>)
 8007c80:	48a8      	ldr	r0, [pc, #672]	@ (8007f24 <_dtoa_r+0x2cc>)
 8007c82:	f002 fdcf 	bl	800a824 <__assert_func>
 8007c86:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007c8a:	6007      	str	r7, [r0, #0]
 8007c8c:	60c7      	str	r7, [r0, #12]
 8007c8e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007c92:	6819      	ldr	r1, [r3, #0]
 8007c94:	b159      	cbz	r1, 8007cae <_dtoa_r+0x56>
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	2301      	movs	r3, #1
 8007c9a:	4093      	lsls	r3, r2
 8007c9c:	604a      	str	r2, [r1, #4]
 8007c9e:	608b      	str	r3, [r1, #8]
 8007ca0:	4658      	mov	r0, fp
 8007ca2:	f000 fedf 	bl	8008a64 <_Bfree>
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	1e2b      	subs	r3, r5, #0
 8007cb0:	bfaf      	iteee	ge
 8007cb2:	2300      	movge	r3, #0
 8007cb4:	2201      	movlt	r2, #1
 8007cb6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007cba:	9303      	strlt	r3, [sp, #12]
 8007cbc:	bfa8      	it	ge
 8007cbe:	6033      	strge	r3, [r6, #0]
 8007cc0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007cc4:	4b98      	ldr	r3, [pc, #608]	@ (8007f28 <_dtoa_r+0x2d0>)
 8007cc6:	bfb8      	it	lt
 8007cc8:	6032      	strlt	r2, [r6, #0]
 8007cca:	ea33 0308 	bics.w	r3, r3, r8
 8007cce:	d112      	bne.n	8007cf6 <_dtoa_r+0x9e>
 8007cd0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007cd4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007cd6:	6013      	str	r3, [r2, #0]
 8007cd8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007cdc:	4323      	orrs	r3, r4
 8007cde:	f000 8550 	beq.w	8008782 <_dtoa_r+0xb2a>
 8007ce2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ce4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007f2c <_dtoa_r+0x2d4>
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 8552 	beq.w	8008792 <_dtoa_r+0xb3a>
 8007cee:	f10a 0303 	add.w	r3, sl, #3
 8007cf2:	f000 bd4c 	b.w	800878e <_dtoa_r+0xb36>
 8007cf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cfa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007cfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d02:	2200      	movs	r2, #0
 8007d04:	2300      	movs	r3, #0
 8007d06:	f7f8 fe4f 	bl	80009a8 <__aeabi_dcmpeq>
 8007d0a:	4607      	mov	r7, r0
 8007d0c:	b158      	cbz	r0, 8007d26 <_dtoa_r+0xce>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007d12:	6013      	str	r3, [r2, #0]
 8007d14:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d16:	b113      	cbz	r3, 8007d1e <_dtoa_r+0xc6>
 8007d18:	4b85      	ldr	r3, [pc, #532]	@ (8007f30 <_dtoa_r+0x2d8>)
 8007d1a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007d1c:	6013      	str	r3, [r2, #0]
 8007d1e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007f34 <_dtoa_r+0x2dc>
 8007d22:	f000 bd36 	b.w	8008792 <_dtoa_r+0xb3a>
 8007d26:	ab14      	add	r3, sp, #80	@ 0x50
 8007d28:	9301      	str	r3, [sp, #4]
 8007d2a:	ab15      	add	r3, sp, #84	@ 0x54
 8007d2c:	9300      	str	r3, [sp, #0]
 8007d2e:	4658      	mov	r0, fp
 8007d30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007d34:	f001 fa30 	bl	8009198 <__d2b>
 8007d38:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007d3c:	4681      	mov	r9, r0
 8007d3e:	2e00      	cmp	r6, #0
 8007d40:	d077      	beq.n	8007e32 <_dtoa_r+0x1da>
 8007d42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d48:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007d4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d50:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007d54:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007d58:	9712      	str	r7, [sp, #72]	@ 0x48
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	4b76      	ldr	r3, [pc, #472]	@ (8007f38 <_dtoa_r+0x2e0>)
 8007d60:	f7f8 fa02 	bl	8000168 <__aeabi_dsub>
 8007d64:	a368      	add	r3, pc, #416	@ (adr r3, 8007f08 <_dtoa_r+0x2b0>)
 8007d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6a:	f7f8 fbb5 	bl	80004d8 <__aeabi_dmul>
 8007d6e:	a368      	add	r3, pc, #416	@ (adr r3, 8007f10 <_dtoa_r+0x2b8>)
 8007d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d74:	f7f8 f9fa 	bl	800016c <__adddf3>
 8007d78:	4604      	mov	r4, r0
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	460d      	mov	r5, r1
 8007d7e:	f7f8 fb41 	bl	8000404 <__aeabi_i2d>
 8007d82:	a365      	add	r3, pc, #404	@ (adr r3, 8007f18 <_dtoa_r+0x2c0>)
 8007d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d88:	f7f8 fba6 	bl	80004d8 <__aeabi_dmul>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	4620      	mov	r0, r4
 8007d92:	4629      	mov	r1, r5
 8007d94:	f7f8 f9ea 	bl	800016c <__adddf3>
 8007d98:	4604      	mov	r4, r0
 8007d9a:	460d      	mov	r5, r1
 8007d9c:	f7f8 fe4c 	bl	8000a38 <__aeabi_d2iz>
 8007da0:	2200      	movs	r2, #0
 8007da2:	4607      	mov	r7, r0
 8007da4:	2300      	movs	r3, #0
 8007da6:	4620      	mov	r0, r4
 8007da8:	4629      	mov	r1, r5
 8007daa:	f7f8 fe07 	bl	80009bc <__aeabi_dcmplt>
 8007dae:	b140      	cbz	r0, 8007dc2 <_dtoa_r+0x16a>
 8007db0:	4638      	mov	r0, r7
 8007db2:	f7f8 fb27 	bl	8000404 <__aeabi_i2d>
 8007db6:	4622      	mov	r2, r4
 8007db8:	462b      	mov	r3, r5
 8007dba:	f7f8 fdf5 	bl	80009a8 <__aeabi_dcmpeq>
 8007dbe:	b900      	cbnz	r0, 8007dc2 <_dtoa_r+0x16a>
 8007dc0:	3f01      	subs	r7, #1
 8007dc2:	2f16      	cmp	r7, #22
 8007dc4:	d853      	bhi.n	8007e6e <_dtoa_r+0x216>
 8007dc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dca:	4b5c      	ldr	r3, [pc, #368]	@ (8007f3c <_dtoa_r+0x2e4>)
 8007dcc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd4:	f7f8 fdf2 	bl	80009bc <__aeabi_dcmplt>
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	d04a      	beq.n	8007e72 <_dtoa_r+0x21a>
 8007ddc:	2300      	movs	r3, #0
 8007dde:	3f01      	subs	r7, #1
 8007de0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007de2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007de4:	1b9b      	subs	r3, r3, r6
 8007de6:	1e5a      	subs	r2, r3, #1
 8007de8:	bf46      	itte	mi
 8007dea:	f1c3 0801 	rsbmi	r8, r3, #1
 8007dee:	2300      	movmi	r3, #0
 8007df0:	f04f 0800 	movpl.w	r8, #0
 8007df4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007df6:	bf48      	it	mi
 8007df8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007dfa:	2f00      	cmp	r7, #0
 8007dfc:	db3b      	blt.n	8007e76 <_dtoa_r+0x21e>
 8007dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e00:	970e      	str	r7, [sp, #56]	@ 0x38
 8007e02:	443b      	add	r3, r7
 8007e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e06:	2300      	movs	r3, #0
 8007e08:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e0a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e0c:	2b09      	cmp	r3, #9
 8007e0e:	d866      	bhi.n	8007ede <_dtoa_r+0x286>
 8007e10:	2b05      	cmp	r3, #5
 8007e12:	bfc4      	itt	gt
 8007e14:	3b04      	subgt	r3, #4
 8007e16:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007e18:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e1a:	bfc8      	it	gt
 8007e1c:	2400      	movgt	r4, #0
 8007e1e:	f1a3 0302 	sub.w	r3, r3, #2
 8007e22:	bfd8      	it	le
 8007e24:	2401      	movle	r4, #1
 8007e26:	2b03      	cmp	r3, #3
 8007e28:	d864      	bhi.n	8007ef4 <_dtoa_r+0x29c>
 8007e2a:	e8df f003 	tbb	[pc, r3]
 8007e2e:	382b      	.short	0x382b
 8007e30:	5636      	.short	0x5636
 8007e32:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007e36:	441e      	add	r6, r3
 8007e38:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007e3c:	2b20      	cmp	r3, #32
 8007e3e:	bfc1      	itttt	gt
 8007e40:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e44:	fa08 f803 	lslgt.w	r8, r8, r3
 8007e48:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e4c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e50:	bfd6      	itet	le
 8007e52:	f1c3 0320 	rsble	r3, r3, #32
 8007e56:	ea48 0003 	orrgt.w	r0, r8, r3
 8007e5a:	fa04 f003 	lslle.w	r0, r4, r3
 8007e5e:	f7f8 fac1 	bl	80003e4 <__aeabi_ui2d>
 8007e62:	2201      	movs	r2, #1
 8007e64:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007e68:	3e01      	subs	r6, #1
 8007e6a:	9212      	str	r2, [sp, #72]	@ 0x48
 8007e6c:	e775      	b.n	8007d5a <_dtoa_r+0x102>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e7b6      	b.n	8007de0 <_dtoa_r+0x188>
 8007e72:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007e74:	e7b5      	b.n	8007de2 <_dtoa_r+0x18a>
 8007e76:	427b      	negs	r3, r7
 8007e78:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	eba8 0807 	sub.w	r8, r8, r7
 8007e80:	930e      	str	r3, [sp, #56]	@ 0x38
 8007e82:	e7c2      	b.n	8007e0a <_dtoa_r+0x1b2>
 8007e84:	2300      	movs	r3, #0
 8007e86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	dc35      	bgt.n	8007efa <_dtoa_r+0x2a2>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	461a      	mov	r2, r3
 8007e92:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007e96:	9221      	str	r2, [sp, #132]	@ 0x84
 8007e98:	e00b      	b.n	8007eb2 <_dtoa_r+0x25a>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e7f3      	b.n	8007e86 <_dtoa_r+0x22e>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ea2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ea4:	18fb      	adds	r3, r7, r3
 8007ea6:	9308      	str	r3, [sp, #32]
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	9307      	str	r3, [sp, #28]
 8007eae:	bfb8      	it	lt
 8007eb0:	2301      	movlt	r3, #1
 8007eb2:	2100      	movs	r1, #0
 8007eb4:	2204      	movs	r2, #4
 8007eb6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007eba:	f102 0514 	add.w	r5, r2, #20
 8007ebe:	429d      	cmp	r5, r3
 8007ec0:	d91f      	bls.n	8007f02 <_dtoa_r+0x2aa>
 8007ec2:	6041      	str	r1, [r0, #4]
 8007ec4:	4658      	mov	r0, fp
 8007ec6:	f000 fd8d 	bl	80089e4 <_Balloc>
 8007eca:	4682      	mov	sl, r0
 8007ecc:	2800      	cmp	r0, #0
 8007ece:	d139      	bne.n	8007f44 <_dtoa_r+0x2ec>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8007f40 <_dtoa_r+0x2e8>)
 8007ed8:	e6d2      	b.n	8007c80 <_dtoa_r+0x28>
 8007eda:	2301      	movs	r3, #1
 8007edc:	e7e0      	b.n	8007ea0 <_dtoa_r+0x248>
 8007ede:	2401      	movs	r4, #1
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007ee4:	9320      	str	r3, [sp, #128]	@ 0x80
 8007ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8007eea:	2200      	movs	r2, #0
 8007eec:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007ef0:	2312      	movs	r3, #18
 8007ef2:	e7d0      	b.n	8007e96 <_dtoa_r+0x23e>
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ef8:	e7f5      	b.n	8007ee6 <_dtoa_r+0x28e>
 8007efa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007efc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007f00:	e7d7      	b.n	8007eb2 <_dtoa_r+0x25a>
 8007f02:	3101      	adds	r1, #1
 8007f04:	0052      	lsls	r2, r2, #1
 8007f06:	e7d8      	b.n	8007eba <_dtoa_r+0x262>
 8007f08:	636f4361 	.word	0x636f4361
 8007f0c:	3fd287a7 	.word	0x3fd287a7
 8007f10:	8b60c8b3 	.word	0x8b60c8b3
 8007f14:	3fc68a28 	.word	0x3fc68a28
 8007f18:	509f79fb 	.word	0x509f79fb
 8007f1c:	3fd34413 	.word	0x3fd34413
 8007f20:	0800bab0 	.word	0x0800bab0
 8007f24:	0800bac7 	.word	0x0800bac7
 8007f28:	7ff00000 	.word	0x7ff00000
 8007f2c:	0800baac 	.word	0x0800baac
 8007f30:	0800ba7b 	.word	0x0800ba7b
 8007f34:	0800ba7a 	.word	0x0800ba7a
 8007f38:	3ff80000 	.word	0x3ff80000
 8007f3c:	0800bbc0 	.word	0x0800bbc0
 8007f40:	0800bb1f 	.word	0x0800bb1f
 8007f44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007f48:	6018      	str	r0, [r3, #0]
 8007f4a:	9b07      	ldr	r3, [sp, #28]
 8007f4c:	2b0e      	cmp	r3, #14
 8007f4e:	f200 80a4 	bhi.w	800809a <_dtoa_r+0x442>
 8007f52:	2c00      	cmp	r4, #0
 8007f54:	f000 80a1 	beq.w	800809a <_dtoa_r+0x442>
 8007f58:	2f00      	cmp	r7, #0
 8007f5a:	dd33      	ble.n	8007fc4 <_dtoa_r+0x36c>
 8007f5c:	4b86      	ldr	r3, [pc, #536]	@ (8008178 <_dtoa_r+0x520>)
 8007f5e:	f007 020f 	and.w	r2, r7, #15
 8007f62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f66:	05f8      	lsls	r0, r7, #23
 8007f68:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007f6c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007f70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007f74:	d516      	bpl.n	8007fa4 <_dtoa_r+0x34c>
 8007f76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f7a:	4b80      	ldr	r3, [pc, #512]	@ (800817c <_dtoa_r+0x524>)
 8007f7c:	2603      	movs	r6, #3
 8007f7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f82:	f7f8 fbd3 	bl	800072c <__aeabi_ddiv>
 8007f86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f8a:	f004 040f 	and.w	r4, r4, #15
 8007f8e:	4d7b      	ldr	r5, [pc, #492]	@ (800817c <_dtoa_r+0x524>)
 8007f90:	b954      	cbnz	r4, 8007fa8 <_dtoa_r+0x350>
 8007f92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f9a:	f7f8 fbc7 	bl	800072c <__aeabi_ddiv>
 8007f9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fa2:	e028      	b.n	8007ff6 <_dtoa_r+0x39e>
 8007fa4:	2602      	movs	r6, #2
 8007fa6:	e7f2      	b.n	8007f8e <_dtoa_r+0x336>
 8007fa8:	07e1      	lsls	r1, r4, #31
 8007faa:	d508      	bpl.n	8007fbe <_dtoa_r+0x366>
 8007fac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fb4:	f7f8 fa90 	bl	80004d8 <__aeabi_dmul>
 8007fb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fbc:	3601      	adds	r6, #1
 8007fbe:	1064      	asrs	r4, r4, #1
 8007fc0:	3508      	adds	r5, #8
 8007fc2:	e7e5      	b.n	8007f90 <_dtoa_r+0x338>
 8007fc4:	f000 80d2 	beq.w	800816c <_dtoa_r+0x514>
 8007fc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007fcc:	427c      	negs	r4, r7
 8007fce:	4b6a      	ldr	r3, [pc, #424]	@ (8008178 <_dtoa_r+0x520>)
 8007fd0:	f004 020f 	and.w	r2, r4, #15
 8007fd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fdc:	f7f8 fa7c 	bl	80004d8 <__aeabi_dmul>
 8007fe0:	2602      	movs	r6, #2
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fe8:	4d64      	ldr	r5, [pc, #400]	@ (800817c <_dtoa_r+0x524>)
 8007fea:	1124      	asrs	r4, r4, #4
 8007fec:	2c00      	cmp	r4, #0
 8007fee:	f040 80b2 	bne.w	8008156 <_dtoa_r+0x4fe>
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1d3      	bne.n	8007f9e <_dtoa_r+0x346>
 8007ff6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007ffa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f000 80b7 	beq.w	8008170 <_dtoa_r+0x518>
 8008002:	2200      	movs	r2, #0
 8008004:	4620      	mov	r0, r4
 8008006:	4629      	mov	r1, r5
 8008008:	4b5d      	ldr	r3, [pc, #372]	@ (8008180 <_dtoa_r+0x528>)
 800800a:	f7f8 fcd7 	bl	80009bc <__aeabi_dcmplt>
 800800e:	2800      	cmp	r0, #0
 8008010:	f000 80ae 	beq.w	8008170 <_dtoa_r+0x518>
 8008014:	9b07      	ldr	r3, [sp, #28]
 8008016:	2b00      	cmp	r3, #0
 8008018:	f000 80aa 	beq.w	8008170 <_dtoa_r+0x518>
 800801c:	9b08      	ldr	r3, [sp, #32]
 800801e:	2b00      	cmp	r3, #0
 8008020:	dd37      	ble.n	8008092 <_dtoa_r+0x43a>
 8008022:	1e7b      	subs	r3, r7, #1
 8008024:	4620      	mov	r0, r4
 8008026:	9304      	str	r3, [sp, #16]
 8008028:	2200      	movs	r2, #0
 800802a:	4629      	mov	r1, r5
 800802c:	4b55      	ldr	r3, [pc, #340]	@ (8008184 <_dtoa_r+0x52c>)
 800802e:	f7f8 fa53 	bl	80004d8 <__aeabi_dmul>
 8008032:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008036:	9c08      	ldr	r4, [sp, #32]
 8008038:	3601      	adds	r6, #1
 800803a:	4630      	mov	r0, r6
 800803c:	f7f8 f9e2 	bl	8000404 <__aeabi_i2d>
 8008040:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008044:	f7f8 fa48 	bl	80004d8 <__aeabi_dmul>
 8008048:	2200      	movs	r2, #0
 800804a:	4b4f      	ldr	r3, [pc, #316]	@ (8008188 <_dtoa_r+0x530>)
 800804c:	f7f8 f88e 	bl	800016c <__adddf3>
 8008050:	4605      	mov	r5, r0
 8008052:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008056:	2c00      	cmp	r4, #0
 8008058:	f040 809a 	bne.w	8008190 <_dtoa_r+0x538>
 800805c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008060:	2200      	movs	r2, #0
 8008062:	4b4a      	ldr	r3, [pc, #296]	@ (800818c <_dtoa_r+0x534>)
 8008064:	f7f8 f880 	bl	8000168 <__aeabi_dsub>
 8008068:	4602      	mov	r2, r0
 800806a:	460b      	mov	r3, r1
 800806c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008070:	462a      	mov	r2, r5
 8008072:	4633      	mov	r3, r6
 8008074:	f7f8 fcc0 	bl	80009f8 <__aeabi_dcmpgt>
 8008078:	2800      	cmp	r0, #0
 800807a:	f040 828e 	bne.w	800859a <_dtoa_r+0x942>
 800807e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008082:	462a      	mov	r2, r5
 8008084:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008088:	f7f8 fc98 	bl	80009bc <__aeabi_dcmplt>
 800808c:	2800      	cmp	r0, #0
 800808e:	f040 8127 	bne.w	80082e0 <_dtoa_r+0x688>
 8008092:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008096:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800809a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800809c:	2b00      	cmp	r3, #0
 800809e:	f2c0 8163 	blt.w	8008368 <_dtoa_r+0x710>
 80080a2:	2f0e      	cmp	r7, #14
 80080a4:	f300 8160 	bgt.w	8008368 <_dtoa_r+0x710>
 80080a8:	4b33      	ldr	r3, [pc, #204]	@ (8008178 <_dtoa_r+0x520>)
 80080aa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080ae:	e9d3 3400 	ldrd	r3, r4, [r3]
 80080b2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80080b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	da03      	bge.n	80080c4 <_dtoa_r+0x46c>
 80080bc:	9b07      	ldr	r3, [sp, #28]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f340 8100 	ble.w	80082c4 <_dtoa_r+0x66c>
 80080c4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80080c8:	4656      	mov	r6, sl
 80080ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080ce:	4620      	mov	r0, r4
 80080d0:	4629      	mov	r1, r5
 80080d2:	f7f8 fb2b 	bl	800072c <__aeabi_ddiv>
 80080d6:	f7f8 fcaf 	bl	8000a38 <__aeabi_d2iz>
 80080da:	4680      	mov	r8, r0
 80080dc:	f7f8 f992 	bl	8000404 <__aeabi_i2d>
 80080e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080e4:	f7f8 f9f8 	bl	80004d8 <__aeabi_dmul>
 80080e8:	4602      	mov	r2, r0
 80080ea:	460b      	mov	r3, r1
 80080ec:	4620      	mov	r0, r4
 80080ee:	4629      	mov	r1, r5
 80080f0:	f7f8 f83a 	bl	8000168 <__aeabi_dsub>
 80080f4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80080f8:	9d07      	ldr	r5, [sp, #28]
 80080fa:	f806 4b01 	strb.w	r4, [r6], #1
 80080fe:	eba6 040a 	sub.w	r4, r6, sl
 8008102:	42a5      	cmp	r5, r4
 8008104:	4602      	mov	r2, r0
 8008106:	460b      	mov	r3, r1
 8008108:	f040 8116 	bne.w	8008338 <_dtoa_r+0x6e0>
 800810c:	f7f8 f82e 	bl	800016c <__adddf3>
 8008110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008114:	4604      	mov	r4, r0
 8008116:	460d      	mov	r5, r1
 8008118:	f7f8 fc6e 	bl	80009f8 <__aeabi_dcmpgt>
 800811c:	2800      	cmp	r0, #0
 800811e:	f040 80f8 	bne.w	8008312 <_dtoa_r+0x6ba>
 8008122:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008126:	4620      	mov	r0, r4
 8008128:	4629      	mov	r1, r5
 800812a:	f7f8 fc3d 	bl	80009a8 <__aeabi_dcmpeq>
 800812e:	b118      	cbz	r0, 8008138 <_dtoa_r+0x4e0>
 8008130:	f018 0f01 	tst.w	r8, #1
 8008134:	f040 80ed 	bne.w	8008312 <_dtoa_r+0x6ba>
 8008138:	4649      	mov	r1, r9
 800813a:	4658      	mov	r0, fp
 800813c:	f000 fc92 	bl	8008a64 <_Bfree>
 8008140:	2300      	movs	r3, #0
 8008142:	7033      	strb	r3, [r6, #0]
 8008144:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008146:	3701      	adds	r7, #1
 8008148:	601f      	str	r7, [r3, #0]
 800814a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800814c:	2b00      	cmp	r3, #0
 800814e:	f000 8320 	beq.w	8008792 <_dtoa_r+0xb3a>
 8008152:	601e      	str	r6, [r3, #0]
 8008154:	e31d      	b.n	8008792 <_dtoa_r+0xb3a>
 8008156:	07e2      	lsls	r2, r4, #31
 8008158:	d505      	bpl.n	8008166 <_dtoa_r+0x50e>
 800815a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800815e:	f7f8 f9bb 	bl	80004d8 <__aeabi_dmul>
 8008162:	2301      	movs	r3, #1
 8008164:	3601      	adds	r6, #1
 8008166:	1064      	asrs	r4, r4, #1
 8008168:	3508      	adds	r5, #8
 800816a:	e73f      	b.n	8007fec <_dtoa_r+0x394>
 800816c:	2602      	movs	r6, #2
 800816e:	e742      	b.n	8007ff6 <_dtoa_r+0x39e>
 8008170:	9c07      	ldr	r4, [sp, #28]
 8008172:	9704      	str	r7, [sp, #16]
 8008174:	e761      	b.n	800803a <_dtoa_r+0x3e2>
 8008176:	bf00      	nop
 8008178:	0800bbc0 	.word	0x0800bbc0
 800817c:	0800bb98 	.word	0x0800bb98
 8008180:	3ff00000 	.word	0x3ff00000
 8008184:	40240000 	.word	0x40240000
 8008188:	401c0000 	.word	0x401c0000
 800818c:	40140000 	.word	0x40140000
 8008190:	4b70      	ldr	r3, [pc, #448]	@ (8008354 <_dtoa_r+0x6fc>)
 8008192:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008194:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008198:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800819c:	4454      	add	r4, sl
 800819e:	2900      	cmp	r1, #0
 80081a0:	d045      	beq.n	800822e <_dtoa_r+0x5d6>
 80081a2:	2000      	movs	r0, #0
 80081a4:	496c      	ldr	r1, [pc, #432]	@ (8008358 <_dtoa_r+0x700>)
 80081a6:	f7f8 fac1 	bl	800072c <__aeabi_ddiv>
 80081aa:	4633      	mov	r3, r6
 80081ac:	462a      	mov	r2, r5
 80081ae:	f7f7 ffdb 	bl	8000168 <__aeabi_dsub>
 80081b2:	4656      	mov	r6, sl
 80081b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80081b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081bc:	f7f8 fc3c 	bl	8000a38 <__aeabi_d2iz>
 80081c0:	4605      	mov	r5, r0
 80081c2:	f7f8 f91f 	bl	8000404 <__aeabi_i2d>
 80081c6:	4602      	mov	r2, r0
 80081c8:	460b      	mov	r3, r1
 80081ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081ce:	f7f7 ffcb 	bl	8000168 <__aeabi_dsub>
 80081d2:	4602      	mov	r2, r0
 80081d4:	460b      	mov	r3, r1
 80081d6:	3530      	adds	r5, #48	@ 0x30
 80081d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80081dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80081e0:	f806 5b01 	strb.w	r5, [r6], #1
 80081e4:	f7f8 fbea 	bl	80009bc <__aeabi_dcmplt>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	d163      	bne.n	80082b4 <_dtoa_r+0x65c>
 80081ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081f0:	2000      	movs	r0, #0
 80081f2:	495a      	ldr	r1, [pc, #360]	@ (800835c <_dtoa_r+0x704>)
 80081f4:	f7f7 ffb8 	bl	8000168 <__aeabi_dsub>
 80081f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80081fc:	f7f8 fbde 	bl	80009bc <__aeabi_dcmplt>
 8008200:	2800      	cmp	r0, #0
 8008202:	f040 8087 	bne.w	8008314 <_dtoa_r+0x6bc>
 8008206:	42a6      	cmp	r6, r4
 8008208:	f43f af43 	beq.w	8008092 <_dtoa_r+0x43a>
 800820c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008210:	2200      	movs	r2, #0
 8008212:	4b53      	ldr	r3, [pc, #332]	@ (8008360 <_dtoa_r+0x708>)
 8008214:	f7f8 f960 	bl	80004d8 <__aeabi_dmul>
 8008218:	2200      	movs	r2, #0
 800821a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800821e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008222:	4b4f      	ldr	r3, [pc, #316]	@ (8008360 <_dtoa_r+0x708>)
 8008224:	f7f8 f958 	bl	80004d8 <__aeabi_dmul>
 8008228:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800822c:	e7c4      	b.n	80081b8 <_dtoa_r+0x560>
 800822e:	4631      	mov	r1, r6
 8008230:	4628      	mov	r0, r5
 8008232:	f7f8 f951 	bl	80004d8 <__aeabi_dmul>
 8008236:	4656      	mov	r6, sl
 8008238:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800823c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800823e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008242:	f7f8 fbf9 	bl	8000a38 <__aeabi_d2iz>
 8008246:	4605      	mov	r5, r0
 8008248:	f7f8 f8dc 	bl	8000404 <__aeabi_i2d>
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008254:	f7f7 ff88 	bl	8000168 <__aeabi_dsub>
 8008258:	4602      	mov	r2, r0
 800825a:	460b      	mov	r3, r1
 800825c:	3530      	adds	r5, #48	@ 0x30
 800825e:	f806 5b01 	strb.w	r5, [r6], #1
 8008262:	42a6      	cmp	r6, r4
 8008264:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008268:	f04f 0200 	mov.w	r2, #0
 800826c:	d124      	bne.n	80082b8 <_dtoa_r+0x660>
 800826e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008272:	4b39      	ldr	r3, [pc, #228]	@ (8008358 <_dtoa_r+0x700>)
 8008274:	f7f7 ff7a 	bl	800016c <__adddf3>
 8008278:	4602      	mov	r2, r0
 800827a:	460b      	mov	r3, r1
 800827c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008280:	f7f8 fbba 	bl	80009f8 <__aeabi_dcmpgt>
 8008284:	2800      	cmp	r0, #0
 8008286:	d145      	bne.n	8008314 <_dtoa_r+0x6bc>
 8008288:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800828c:	2000      	movs	r0, #0
 800828e:	4932      	ldr	r1, [pc, #200]	@ (8008358 <_dtoa_r+0x700>)
 8008290:	f7f7 ff6a 	bl	8000168 <__aeabi_dsub>
 8008294:	4602      	mov	r2, r0
 8008296:	460b      	mov	r3, r1
 8008298:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800829c:	f7f8 fb8e 	bl	80009bc <__aeabi_dcmplt>
 80082a0:	2800      	cmp	r0, #0
 80082a2:	f43f aef6 	beq.w	8008092 <_dtoa_r+0x43a>
 80082a6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80082a8:	1e73      	subs	r3, r6, #1
 80082aa:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80082b0:	2b30      	cmp	r3, #48	@ 0x30
 80082b2:	d0f8      	beq.n	80082a6 <_dtoa_r+0x64e>
 80082b4:	9f04      	ldr	r7, [sp, #16]
 80082b6:	e73f      	b.n	8008138 <_dtoa_r+0x4e0>
 80082b8:	4b29      	ldr	r3, [pc, #164]	@ (8008360 <_dtoa_r+0x708>)
 80082ba:	f7f8 f90d 	bl	80004d8 <__aeabi_dmul>
 80082be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082c2:	e7bc      	b.n	800823e <_dtoa_r+0x5e6>
 80082c4:	d10c      	bne.n	80082e0 <_dtoa_r+0x688>
 80082c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082ca:	2200      	movs	r2, #0
 80082cc:	4b25      	ldr	r3, [pc, #148]	@ (8008364 <_dtoa_r+0x70c>)
 80082ce:	f7f8 f903 	bl	80004d8 <__aeabi_dmul>
 80082d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082d6:	f7f8 fb85 	bl	80009e4 <__aeabi_dcmpge>
 80082da:	2800      	cmp	r0, #0
 80082dc:	f000 815b 	beq.w	8008596 <_dtoa_r+0x93e>
 80082e0:	2400      	movs	r4, #0
 80082e2:	4625      	mov	r5, r4
 80082e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082e6:	4656      	mov	r6, sl
 80082e8:	43db      	mvns	r3, r3
 80082ea:	9304      	str	r3, [sp, #16]
 80082ec:	2700      	movs	r7, #0
 80082ee:	4621      	mov	r1, r4
 80082f0:	4658      	mov	r0, fp
 80082f2:	f000 fbb7 	bl	8008a64 <_Bfree>
 80082f6:	2d00      	cmp	r5, #0
 80082f8:	d0dc      	beq.n	80082b4 <_dtoa_r+0x65c>
 80082fa:	b12f      	cbz	r7, 8008308 <_dtoa_r+0x6b0>
 80082fc:	42af      	cmp	r7, r5
 80082fe:	d003      	beq.n	8008308 <_dtoa_r+0x6b0>
 8008300:	4639      	mov	r1, r7
 8008302:	4658      	mov	r0, fp
 8008304:	f000 fbae 	bl	8008a64 <_Bfree>
 8008308:	4629      	mov	r1, r5
 800830a:	4658      	mov	r0, fp
 800830c:	f000 fbaa 	bl	8008a64 <_Bfree>
 8008310:	e7d0      	b.n	80082b4 <_dtoa_r+0x65c>
 8008312:	9704      	str	r7, [sp, #16]
 8008314:	4633      	mov	r3, r6
 8008316:	461e      	mov	r6, r3
 8008318:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800831c:	2a39      	cmp	r2, #57	@ 0x39
 800831e:	d107      	bne.n	8008330 <_dtoa_r+0x6d8>
 8008320:	459a      	cmp	sl, r3
 8008322:	d1f8      	bne.n	8008316 <_dtoa_r+0x6be>
 8008324:	9a04      	ldr	r2, [sp, #16]
 8008326:	3201      	adds	r2, #1
 8008328:	9204      	str	r2, [sp, #16]
 800832a:	2230      	movs	r2, #48	@ 0x30
 800832c:	f88a 2000 	strb.w	r2, [sl]
 8008330:	781a      	ldrb	r2, [r3, #0]
 8008332:	3201      	adds	r2, #1
 8008334:	701a      	strb	r2, [r3, #0]
 8008336:	e7bd      	b.n	80082b4 <_dtoa_r+0x65c>
 8008338:	2200      	movs	r2, #0
 800833a:	4b09      	ldr	r3, [pc, #36]	@ (8008360 <_dtoa_r+0x708>)
 800833c:	f7f8 f8cc 	bl	80004d8 <__aeabi_dmul>
 8008340:	2200      	movs	r2, #0
 8008342:	2300      	movs	r3, #0
 8008344:	4604      	mov	r4, r0
 8008346:	460d      	mov	r5, r1
 8008348:	f7f8 fb2e 	bl	80009a8 <__aeabi_dcmpeq>
 800834c:	2800      	cmp	r0, #0
 800834e:	f43f aebc 	beq.w	80080ca <_dtoa_r+0x472>
 8008352:	e6f1      	b.n	8008138 <_dtoa_r+0x4e0>
 8008354:	0800bbc0 	.word	0x0800bbc0
 8008358:	3fe00000 	.word	0x3fe00000
 800835c:	3ff00000 	.word	0x3ff00000
 8008360:	40240000 	.word	0x40240000
 8008364:	40140000 	.word	0x40140000
 8008368:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800836a:	2a00      	cmp	r2, #0
 800836c:	f000 80db 	beq.w	8008526 <_dtoa_r+0x8ce>
 8008370:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008372:	2a01      	cmp	r2, #1
 8008374:	f300 80bf 	bgt.w	80084f6 <_dtoa_r+0x89e>
 8008378:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800837a:	2a00      	cmp	r2, #0
 800837c:	f000 80b7 	beq.w	80084ee <_dtoa_r+0x896>
 8008380:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008384:	4646      	mov	r6, r8
 8008386:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008388:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800838a:	2101      	movs	r1, #1
 800838c:	441a      	add	r2, r3
 800838e:	4658      	mov	r0, fp
 8008390:	4498      	add	r8, r3
 8008392:	9209      	str	r2, [sp, #36]	@ 0x24
 8008394:	f000 fc64 	bl	8008c60 <__i2b>
 8008398:	4605      	mov	r5, r0
 800839a:	b15e      	cbz	r6, 80083b4 <_dtoa_r+0x75c>
 800839c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800839e:	2b00      	cmp	r3, #0
 80083a0:	dd08      	ble.n	80083b4 <_dtoa_r+0x75c>
 80083a2:	42b3      	cmp	r3, r6
 80083a4:	bfa8      	it	ge
 80083a6:	4633      	movge	r3, r6
 80083a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083aa:	eba8 0803 	sub.w	r8, r8, r3
 80083ae:	1af6      	subs	r6, r6, r3
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80083b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083b6:	b1f3      	cbz	r3, 80083f6 <_dtoa_r+0x79e>
 80083b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f000 80b7 	beq.w	800852e <_dtoa_r+0x8d6>
 80083c0:	b18c      	cbz	r4, 80083e6 <_dtoa_r+0x78e>
 80083c2:	4629      	mov	r1, r5
 80083c4:	4622      	mov	r2, r4
 80083c6:	4658      	mov	r0, fp
 80083c8:	f000 fd08 	bl	8008ddc <__pow5mult>
 80083cc:	464a      	mov	r2, r9
 80083ce:	4601      	mov	r1, r0
 80083d0:	4605      	mov	r5, r0
 80083d2:	4658      	mov	r0, fp
 80083d4:	f000 fc5a 	bl	8008c8c <__multiply>
 80083d8:	4649      	mov	r1, r9
 80083da:	9004      	str	r0, [sp, #16]
 80083dc:	4658      	mov	r0, fp
 80083de:	f000 fb41 	bl	8008a64 <_Bfree>
 80083e2:	9b04      	ldr	r3, [sp, #16]
 80083e4:	4699      	mov	r9, r3
 80083e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083e8:	1b1a      	subs	r2, r3, r4
 80083ea:	d004      	beq.n	80083f6 <_dtoa_r+0x79e>
 80083ec:	4649      	mov	r1, r9
 80083ee:	4658      	mov	r0, fp
 80083f0:	f000 fcf4 	bl	8008ddc <__pow5mult>
 80083f4:	4681      	mov	r9, r0
 80083f6:	2101      	movs	r1, #1
 80083f8:	4658      	mov	r0, fp
 80083fa:	f000 fc31 	bl	8008c60 <__i2b>
 80083fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008400:	4604      	mov	r4, r0
 8008402:	2b00      	cmp	r3, #0
 8008404:	f000 81c9 	beq.w	800879a <_dtoa_r+0xb42>
 8008408:	461a      	mov	r2, r3
 800840a:	4601      	mov	r1, r0
 800840c:	4658      	mov	r0, fp
 800840e:	f000 fce5 	bl	8008ddc <__pow5mult>
 8008412:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008414:	4604      	mov	r4, r0
 8008416:	2b01      	cmp	r3, #1
 8008418:	f300 808f 	bgt.w	800853a <_dtoa_r+0x8e2>
 800841c:	9b02      	ldr	r3, [sp, #8]
 800841e:	2b00      	cmp	r3, #0
 8008420:	f040 8087 	bne.w	8008532 <_dtoa_r+0x8da>
 8008424:	9b03      	ldr	r3, [sp, #12]
 8008426:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800842a:	2b00      	cmp	r3, #0
 800842c:	f040 8083 	bne.w	8008536 <_dtoa_r+0x8de>
 8008430:	9b03      	ldr	r3, [sp, #12]
 8008432:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008436:	0d1b      	lsrs	r3, r3, #20
 8008438:	051b      	lsls	r3, r3, #20
 800843a:	b12b      	cbz	r3, 8008448 <_dtoa_r+0x7f0>
 800843c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800843e:	f108 0801 	add.w	r8, r8, #1
 8008442:	3301      	adds	r3, #1
 8008444:	9309      	str	r3, [sp, #36]	@ 0x24
 8008446:	2301      	movs	r3, #1
 8008448:	930a      	str	r3, [sp, #40]	@ 0x28
 800844a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800844c:	2b00      	cmp	r3, #0
 800844e:	f000 81aa 	beq.w	80087a6 <_dtoa_r+0xb4e>
 8008452:	6923      	ldr	r3, [r4, #16]
 8008454:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008458:	6918      	ldr	r0, [r3, #16]
 800845a:	f000 fbb5 	bl	8008bc8 <__hi0bits>
 800845e:	f1c0 0020 	rsb	r0, r0, #32
 8008462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008464:	4418      	add	r0, r3
 8008466:	f010 001f 	ands.w	r0, r0, #31
 800846a:	d071      	beq.n	8008550 <_dtoa_r+0x8f8>
 800846c:	f1c0 0320 	rsb	r3, r0, #32
 8008470:	2b04      	cmp	r3, #4
 8008472:	dd65      	ble.n	8008540 <_dtoa_r+0x8e8>
 8008474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008476:	f1c0 001c 	rsb	r0, r0, #28
 800847a:	4403      	add	r3, r0
 800847c:	4480      	add	r8, r0
 800847e:	4406      	add	r6, r0
 8008480:	9309      	str	r3, [sp, #36]	@ 0x24
 8008482:	f1b8 0f00 	cmp.w	r8, #0
 8008486:	dd05      	ble.n	8008494 <_dtoa_r+0x83c>
 8008488:	4649      	mov	r1, r9
 800848a:	4642      	mov	r2, r8
 800848c:	4658      	mov	r0, fp
 800848e:	f000 fcff 	bl	8008e90 <__lshift>
 8008492:	4681      	mov	r9, r0
 8008494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008496:	2b00      	cmp	r3, #0
 8008498:	dd05      	ble.n	80084a6 <_dtoa_r+0x84e>
 800849a:	4621      	mov	r1, r4
 800849c:	461a      	mov	r2, r3
 800849e:	4658      	mov	r0, fp
 80084a0:	f000 fcf6 	bl	8008e90 <__lshift>
 80084a4:	4604      	mov	r4, r0
 80084a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d053      	beq.n	8008554 <_dtoa_r+0x8fc>
 80084ac:	4621      	mov	r1, r4
 80084ae:	4648      	mov	r0, r9
 80084b0:	f000 fd5a 	bl	8008f68 <__mcmp>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	da4d      	bge.n	8008554 <_dtoa_r+0x8fc>
 80084b8:	1e7b      	subs	r3, r7, #1
 80084ba:	4649      	mov	r1, r9
 80084bc:	9304      	str	r3, [sp, #16]
 80084be:	220a      	movs	r2, #10
 80084c0:	2300      	movs	r3, #0
 80084c2:	4658      	mov	r0, fp
 80084c4:	f000 faf0 	bl	8008aa8 <__multadd>
 80084c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084ca:	4681      	mov	r9, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 816c 	beq.w	80087aa <_dtoa_r+0xb52>
 80084d2:	2300      	movs	r3, #0
 80084d4:	4629      	mov	r1, r5
 80084d6:	220a      	movs	r2, #10
 80084d8:	4658      	mov	r0, fp
 80084da:	f000 fae5 	bl	8008aa8 <__multadd>
 80084de:	9b08      	ldr	r3, [sp, #32]
 80084e0:	4605      	mov	r5, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	dc61      	bgt.n	80085aa <_dtoa_r+0x952>
 80084e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80084e8:	2b02      	cmp	r3, #2
 80084ea:	dc3b      	bgt.n	8008564 <_dtoa_r+0x90c>
 80084ec:	e05d      	b.n	80085aa <_dtoa_r+0x952>
 80084ee:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80084f0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80084f4:	e746      	b.n	8008384 <_dtoa_r+0x72c>
 80084f6:	9b07      	ldr	r3, [sp, #28]
 80084f8:	1e5c      	subs	r4, r3, #1
 80084fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084fc:	42a3      	cmp	r3, r4
 80084fe:	bfbf      	itttt	lt
 8008500:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008502:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8008504:	1ae3      	sublt	r3, r4, r3
 8008506:	18d2      	addlt	r2, r2, r3
 8008508:	bfa8      	it	ge
 800850a:	1b1c      	subge	r4, r3, r4
 800850c:	9b07      	ldr	r3, [sp, #28]
 800850e:	bfbe      	ittt	lt
 8008510:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008512:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8008514:	2400      	movlt	r4, #0
 8008516:	2b00      	cmp	r3, #0
 8008518:	bfb5      	itete	lt
 800851a:	eba8 0603 	sublt.w	r6, r8, r3
 800851e:	4646      	movge	r6, r8
 8008520:	2300      	movlt	r3, #0
 8008522:	9b07      	ldrge	r3, [sp, #28]
 8008524:	e730      	b.n	8008388 <_dtoa_r+0x730>
 8008526:	4646      	mov	r6, r8
 8008528:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800852a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800852c:	e735      	b.n	800839a <_dtoa_r+0x742>
 800852e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008530:	e75c      	b.n	80083ec <_dtoa_r+0x794>
 8008532:	2300      	movs	r3, #0
 8008534:	e788      	b.n	8008448 <_dtoa_r+0x7f0>
 8008536:	9b02      	ldr	r3, [sp, #8]
 8008538:	e786      	b.n	8008448 <_dtoa_r+0x7f0>
 800853a:	2300      	movs	r3, #0
 800853c:	930a      	str	r3, [sp, #40]	@ 0x28
 800853e:	e788      	b.n	8008452 <_dtoa_r+0x7fa>
 8008540:	d09f      	beq.n	8008482 <_dtoa_r+0x82a>
 8008542:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008544:	331c      	adds	r3, #28
 8008546:	441a      	add	r2, r3
 8008548:	4498      	add	r8, r3
 800854a:	441e      	add	r6, r3
 800854c:	9209      	str	r2, [sp, #36]	@ 0x24
 800854e:	e798      	b.n	8008482 <_dtoa_r+0x82a>
 8008550:	4603      	mov	r3, r0
 8008552:	e7f6      	b.n	8008542 <_dtoa_r+0x8ea>
 8008554:	9b07      	ldr	r3, [sp, #28]
 8008556:	9704      	str	r7, [sp, #16]
 8008558:	2b00      	cmp	r3, #0
 800855a:	dc20      	bgt.n	800859e <_dtoa_r+0x946>
 800855c:	9308      	str	r3, [sp, #32]
 800855e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008560:	2b02      	cmp	r3, #2
 8008562:	dd1e      	ble.n	80085a2 <_dtoa_r+0x94a>
 8008564:	9b08      	ldr	r3, [sp, #32]
 8008566:	2b00      	cmp	r3, #0
 8008568:	f47f aebc 	bne.w	80082e4 <_dtoa_r+0x68c>
 800856c:	4621      	mov	r1, r4
 800856e:	2205      	movs	r2, #5
 8008570:	4658      	mov	r0, fp
 8008572:	f000 fa99 	bl	8008aa8 <__multadd>
 8008576:	4601      	mov	r1, r0
 8008578:	4604      	mov	r4, r0
 800857a:	4648      	mov	r0, r9
 800857c:	f000 fcf4 	bl	8008f68 <__mcmp>
 8008580:	2800      	cmp	r0, #0
 8008582:	f77f aeaf 	ble.w	80082e4 <_dtoa_r+0x68c>
 8008586:	2331      	movs	r3, #49	@ 0x31
 8008588:	4656      	mov	r6, sl
 800858a:	f806 3b01 	strb.w	r3, [r6], #1
 800858e:	9b04      	ldr	r3, [sp, #16]
 8008590:	3301      	adds	r3, #1
 8008592:	9304      	str	r3, [sp, #16]
 8008594:	e6aa      	b.n	80082ec <_dtoa_r+0x694>
 8008596:	9c07      	ldr	r4, [sp, #28]
 8008598:	9704      	str	r7, [sp, #16]
 800859a:	4625      	mov	r5, r4
 800859c:	e7f3      	b.n	8008586 <_dtoa_r+0x92e>
 800859e:	9b07      	ldr	r3, [sp, #28]
 80085a0:	9308      	str	r3, [sp, #32]
 80085a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f000 8104 	beq.w	80087b2 <_dtoa_r+0xb5a>
 80085aa:	2e00      	cmp	r6, #0
 80085ac:	dd05      	ble.n	80085ba <_dtoa_r+0x962>
 80085ae:	4629      	mov	r1, r5
 80085b0:	4632      	mov	r2, r6
 80085b2:	4658      	mov	r0, fp
 80085b4:	f000 fc6c 	bl	8008e90 <__lshift>
 80085b8:	4605      	mov	r5, r0
 80085ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d05a      	beq.n	8008676 <_dtoa_r+0xa1e>
 80085c0:	4658      	mov	r0, fp
 80085c2:	6869      	ldr	r1, [r5, #4]
 80085c4:	f000 fa0e 	bl	80089e4 <_Balloc>
 80085c8:	4606      	mov	r6, r0
 80085ca:	b928      	cbnz	r0, 80085d8 <_dtoa_r+0x980>
 80085cc:	4602      	mov	r2, r0
 80085ce:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80085d2:	4b83      	ldr	r3, [pc, #524]	@ (80087e0 <_dtoa_r+0xb88>)
 80085d4:	f7ff bb54 	b.w	8007c80 <_dtoa_r+0x28>
 80085d8:	692a      	ldr	r2, [r5, #16]
 80085da:	f105 010c 	add.w	r1, r5, #12
 80085de:	3202      	adds	r2, #2
 80085e0:	0092      	lsls	r2, r2, #2
 80085e2:	300c      	adds	r0, #12
 80085e4:	f7ff fa9d 	bl	8007b22 <memcpy>
 80085e8:	2201      	movs	r2, #1
 80085ea:	4631      	mov	r1, r6
 80085ec:	4658      	mov	r0, fp
 80085ee:	f000 fc4f 	bl	8008e90 <__lshift>
 80085f2:	462f      	mov	r7, r5
 80085f4:	4605      	mov	r5, r0
 80085f6:	f10a 0301 	add.w	r3, sl, #1
 80085fa:	9307      	str	r3, [sp, #28]
 80085fc:	9b08      	ldr	r3, [sp, #32]
 80085fe:	4453      	add	r3, sl
 8008600:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008602:	9b02      	ldr	r3, [sp, #8]
 8008604:	f003 0301 	and.w	r3, r3, #1
 8008608:	930a      	str	r3, [sp, #40]	@ 0x28
 800860a:	9b07      	ldr	r3, [sp, #28]
 800860c:	4621      	mov	r1, r4
 800860e:	3b01      	subs	r3, #1
 8008610:	4648      	mov	r0, r9
 8008612:	9302      	str	r3, [sp, #8]
 8008614:	f7ff fa98 	bl	8007b48 <quorem>
 8008618:	4639      	mov	r1, r7
 800861a:	9008      	str	r0, [sp, #32]
 800861c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008620:	4648      	mov	r0, r9
 8008622:	f000 fca1 	bl	8008f68 <__mcmp>
 8008626:	462a      	mov	r2, r5
 8008628:	9009      	str	r0, [sp, #36]	@ 0x24
 800862a:	4621      	mov	r1, r4
 800862c:	4658      	mov	r0, fp
 800862e:	f000 fcb7 	bl	8008fa0 <__mdiff>
 8008632:	68c2      	ldr	r2, [r0, #12]
 8008634:	4606      	mov	r6, r0
 8008636:	bb02      	cbnz	r2, 800867a <_dtoa_r+0xa22>
 8008638:	4601      	mov	r1, r0
 800863a:	4648      	mov	r0, r9
 800863c:	f000 fc94 	bl	8008f68 <__mcmp>
 8008640:	4602      	mov	r2, r0
 8008642:	4631      	mov	r1, r6
 8008644:	4658      	mov	r0, fp
 8008646:	920c      	str	r2, [sp, #48]	@ 0x30
 8008648:	f000 fa0c 	bl	8008a64 <_Bfree>
 800864c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800864e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008650:	9e07      	ldr	r6, [sp, #28]
 8008652:	ea43 0102 	orr.w	r1, r3, r2
 8008656:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008658:	4319      	orrs	r1, r3
 800865a:	d110      	bne.n	800867e <_dtoa_r+0xa26>
 800865c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008660:	d029      	beq.n	80086b6 <_dtoa_r+0xa5e>
 8008662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008664:	2b00      	cmp	r3, #0
 8008666:	dd02      	ble.n	800866e <_dtoa_r+0xa16>
 8008668:	9b08      	ldr	r3, [sp, #32]
 800866a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800866e:	9b02      	ldr	r3, [sp, #8]
 8008670:	f883 8000 	strb.w	r8, [r3]
 8008674:	e63b      	b.n	80082ee <_dtoa_r+0x696>
 8008676:	4628      	mov	r0, r5
 8008678:	e7bb      	b.n	80085f2 <_dtoa_r+0x99a>
 800867a:	2201      	movs	r2, #1
 800867c:	e7e1      	b.n	8008642 <_dtoa_r+0x9ea>
 800867e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008680:	2b00      	cmp	r3, #0
 8008682:	db04      	blt.n	800868e <_dtoa_r+0xa36>
 8008684:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8008686:	430b      	orrs	r3, r1
 8008688:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800868a:	430b      	orrs	r3, r1
 800868c:	d120      	bne.n	80086d0 <_dtoa_r+0xa78>
 800868e:	2a00      	cmp	r2, #0
 8008690:	dded      	ble.n	800866e <_dtoa_r+0xa16>
 8008692:	4649      	mov	r1, r9
 8008694:	2201      	movs	r2, #1
 8008696:	4658      	mov	r0, fp
 8008698:	f000 fbfa 	bl	8008e90 <__lshift>
 800869c:	4621      	mov	r1, r4
 800869e:	4681      	mov	r9, r0
 80086a0:	f000 fc62 	bl	8008f68 <__mcmp>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	dc03      	bgt.n	80086b0 <_dtoa_r+0xa58>
 80086a8:	d1e1      	bne.n	800866e <_dtoa_r+0xa16>
 80086aa:	f018 0f01 	tst.w	r8, #1
 80086ae:	d0de      	beq.n	800866e <_dtoa_r+0xa16>
 80086b0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80086b4:	d1d8      	bne.n	8008668 <_dtoa_r+0xa10>
 80086b6:	2339      	movs	r3, #57	@ 0x39
 80086b8:	9a02      	ldr	r2, [sp, #8]
 80086ba:	7013      	strb	r3, [r2, #0]
 80086bc:	4633      	mov	r3, r6
 80086be:	461e      	mov	r6, r3
 80086c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80086c4:	3b01      	subs	r3, #1
 80086c6:	2a39      	cmp	r2, #57	@ 0x39
 80086c8:	d052      	beq.n	8008770 <_dtoa_r+0xb18>
 80086ca:	3201      	adds	r2, #1
 80086cc:	701a      	strb	r2, [r3, #0]
 80086ce:	e60e      	b.n	80082ee <_dtoa_r+0x696>
 80086d0:	2a00      	cmp	r2, #0
 80086d2:	dd07      	ble.n	80086e4 <_dtoa_r+0xa8c>
 80086d4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80086d8:	d0ed      	beq.n	80086b6 <_dtoa_r+0xa5e>
 80086da:	9a02      	ldr	r2, [sp, #8]
 80086dc:	f108 0301 	add.w	r3, r8, #1
 80086e0:	7013      	strb	r3, [r2, #0]
 80086e2:	e604      	b.n	80082ee <_dtoa_r+0x696>
 80086e4:	9b07      	ldr	r3, [sp, #28]
 80086e6:	9a07      	ldr	r2, [sp, #28]
 80086e8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80086ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d028      	beq.n	8008744 <_dtoa_r+0xaec>
 80086f2:	4649      	mov	r1, r9
 80086f4:	2300      	movs	r3, #0
 80086f6:	220a      	movs	r2, #10
 80086f8:	4658      	mov	r0, fp
 80086fa:	f000 f9d5 	bl	8008aa8 <__multadd>
 80086fe:	42af      	cmp	r7, r5
 8008700:	4681      	mov	r9, r0
 8008702:	f04f 0300 	mov.w	r3, #0
 8008706:	f04f 020a 	mov.w	r2, #10
 800870a:	4639      	mov	r1, r7
 800870c:	4658      	mov	r0, fp
 800870e:	d107      	bne.n	8008720 <_dtoa_r+0xac8>
 8008710:	f000 f9ca 	bl	8008aa8 <__multadd>
 8008714:	4607      	mov	r7, r0
 8008716:	4605      	mov	r5, r0
 8008718:	9b07      	ldr	r3, [sp, #28]
 800871a:	3301      	adds	r3, #1
 800871c:	9307      	str	r3, [sp, #28]
 800871e:	e774      	b.n	800860a <_dtoa_r+0x9b2>
 8008720:	f000 f9c2 	bl	8008aa8 <__multadd>
 8008724:	4629      	mov	r1, r5
 8008726:	4607      	mov	r7, r0
 8008728:	2300      	movs	r3, #0
 800872a:	220a      	movs	r2, #10
 800872c:	4658      	mov	r0, fp
 800872e:	f000 f9bb 	bl	8008aa8 <__multadd>
 8008732:	4605      	mov	r5, r0
 8008734:	e7f0      	b.n	8008718 <_dtoa_r+0xac0>
 8008736:	9b08      	ldr	r3, [sp, #32]
 8008738:	2700      	movs	r7, #0
 800873a:	2b00      	cmp	r3, #0
 800873c:	bfcc      	ite	gt
 800873e:	461e      	movgt	r6, r3
 8008740:	2601      	movle	r6, #1
 8008742:	4456      	add	r6, sl
 8008744:	4649      	mov	r1, r9
 8008746:	2201      	movs	r2, #1
 8008748:	4658      	mov	r0, fp
 800874a:	f000 fba1 	bl	8008e90 <__lshift>
 800874e:	4621      	mov	r1, r4
 8008750:	4681      	mov	r9, r0
 8008752:	f000 fc09 	bl	8008f68 <__mcmp>
 8008756:	2800      	cmp	r0, #0
 8008758:	dcb0      	bgt.n	80086bc <_dtoa_r+0xa64>
 800875a:	d102      	bne.n	8008762 <_dtoa_r+0xb0a>
 800875c:	f018 0f01 	tst.w	r8, #1
 8008760:	d1ac      	bne.n	80086bc <_dtoa_r+0xa64>
 8008762:	4633      	mov	r3, r6
 8008764:	461e      	mov	r6, r3
 8008766:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800876a:	2a30      	cmp	r2, #48	@ 0x30
 800876c:	d0fa      	beq.n	8008764 <_dtoa_r+0xb0c>
 800876e:	e5be      	b.n	80082ee <_dtoa_r+0x696>
 8008770:	459a      	cmp	sl, r3
 8008772:	d1a4      	bne.n	80086be <_dtoa_r+0xa66>
 8008774:	9b04      	ldr	r3, [sp, #16]
 8008776:	3301      	adds	r3, #1
 8008778:	9304      	str	r3, [sp, #16]
 800877a:	2331      	movs	r3, #49	@ 0x31
 800877c:	f88a 3000 	strb.w	r3, [sl]
 8008780:	e5b5      	b.n	80082ee <_dtoa_r+0x696>
 8008782:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008784:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80087e4 <_dtoa_r+0xb8c>
 8008788:	b11b      	cbz	r3, 8008792 <_dtoa_r+0xb3a>
 800878a:	f10a 0308 	add.w	r3, sl, #8
 800878e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008790:	6013      	str	r3, [r2, #0]
 8008792:	4650      	mov	r0, sl
 8008794:	b017      	add	sp, #92	@ 0x5c
 8008796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800879c:	2b01      	cmp	r3, #1
 800879e:	f77f ae3d 	ble.w	800841c <_dtoa_r+0x7c4>
 80087a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80087a6:	2001      	movs	r0, #1
 80087a8:	e65b      	b.n	8008462 <_dtoa_r+0x80a>
 80087aa:	9b08      	ldr	r3, [sp, #32]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f77f aed6 	ble.w	800855e <_dtoa_r+0x906>
 80087b2:	4656      	mov	r6, sl
 80087b4:	4621      	mov	r1, r4
 80087b6:	4648      	mov	r0, r9
 80087b8:	f7ff f9c6 	bl	8007b48 <quorem>
 80087bc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80087c0:	9b08      	ldr	r3, [sp, #32]
 80087c2:	f806 8b01 	strb.w	r8, [r6], #1
 80087c6:	eba6 020a 	sub.w	r2, r6, sl
 80087ca:	4293      	cmp	r3, r2
 80087cc:	ddb3      	ble.n	8008736 <_dtoa_r+0xade>
 80087ce:	4649      	mov	r1, r9
 80087d0:	2300      	movs	r3, #0
 80087d2:	220a      	movs	r2, #10
 80087d4:	4658      	mov	r0, fp
 80087d6:	f000 f967 	bl	8008aa8 <__multadd>
 80087da:	4681      	mov	r9, r0
 80087dc:	e7ea      	b.n	80087b4 <_dtoa_r+0xb5c>
 80087de:	bf00      	nop
 80087e0:	0800bb1f 	.word	0x0800bb1f
 80087e4:	0800baa3 	.word	0x0800baa3

080087e8 <_free_r>:
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	4605      	mov	r5, r0
 80087ec:	2900      	cmp	r1, #0
 80087ee:	d040      	beq.n	8008872 <_free_r+0x8a>
 80087f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087f4:	1f0c      	subs	r4, r1, #4
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	bfb8      	it	lt
 80087fa:	18e4      	addlt	r4, r4, r3
 80087fc:	f000 f8e6 	bl	80089cc <__malloc_lock>
 8008800:	4a1c      	ldr	r2, [pc, #112]	@ (8008874 <_free_r+0x8c>)
 8008802:	6813      	ldr	r3, [r2, #0]
 8008804:	b933      	cbnz	r3, 8008814 <_free_r+0x2c>
 8008806:	6063      	str	r3, [r4, #4]
 8008808:	6014      	str	r4, [r2, #0]
 800880a:	4628      	mov	r0, r5
 800880c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008810:	f000 b8e2 	b.w	80089d8 <__malloc_unlock>
 8008814:	42a3      	cmp	r3, r4
 8008816:	d908      	bls.n	800882a <_free_r+0x42>
 8008818:	6820      	ldr	r0, [r4, #0]
 800881a:	1821      	adds	r1, r4, r0
 800881c:	428b      	cmp	r3, r1
 800881e:	bf01      	itttt	eq
 8008820:	6819      	ldreq	r1, [r3, #0]
 8008822:	685b      	ldreq	r3, [r3, #4]
 8008824:	1809      	addeq	r1, r1, r0
 8008826:	6021      	streq	r1, [r4, #0]
 8008828:	e7ed      	b.n	8008806 <_free_r+0x1e>
 800882a:	461a      	mov	r2, r3
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	b10b      	cbz	r3, 8008834 <_free_r+0x4c>
 8008830:	42a3      	cmp	r3, r4
 8008832:	d9fa      	bls.n	800882a <_free_r+0x42>
 8008834:	6811      	ldr	r1, [r2, #0]
 8008836:	1850      	adds	r0, r2, r1
 8008838:	42a0      	cmp	r0, r4
 800883a:	d10b      	bne.n	8008854 <_free_r+0x6c>
 800883c:	6820      	ldr	r0, [r4, #0]
 800883e:	4401      	add	r1, r0
 8008840:	1850      	adds	r0, r2, r1
 8008842:	4283      	cmp	r3, r0
 8008844:	6011      	str	r1, [r2, #0]
 8008846:	d1e0      	bne.n	800880a <_free_r+0x22>
 8008848:	6818      	ldr	r0, [r3, #0]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	4408      	add	r0, r1
 800884e:	6010      	str	r0, [r2, #0]
 8008850:	6053      	str	r3, [r2, #4]
 8008852:	e7da      	b.n	800880a <_free_r+0x22>
 8008854:	d902      	bls.n	800885c <_free_r+0x74>
 8008856:	230c      	movs	r3, #12
 8008858:	602b      	str	r3, [r5, #0]
 800885a:	e7d6      	b.n	800880a <_free_r+0x22>
 800885c:	6820      	ldr	r0, [r4, #0]
 800885e:	1821      	adds	r1, r4, r0
 8008860:	428b      	cmp	r3, r1
 8008862:	bf01      	itttt	eq
 8008864:	6819      	ldreq	r1, [r3, #0]
 8008866:	685b      	ldreq	r3, [r3, #4]
 8008868:	1809      	addeq	r1, r1, r0
 800886a:	6021      	streq	r1, [r4, #0]
 800886c:	6063      	str	r3, [r4, #4]
 800886e:	6054      	str	r4, [r2, #4]
 8008870:	e7cb      	b.n	800880a <_free_r+0x22>
 8008872:	bd38      	pop	{r3, r4, r5, pc}
 8008874:	200008c0 	.word	0x200008c0

08008878 <malloc>:
 8008878:	4b02      	ldr	r3, [pc, #8]	@ (8008884 <malloc+0xc>)
 800887a:	4601      	mov	r1, r0
 800887c:	6818      	ldr	r0, [r3, #0]
 800887e:	f000 b825 	b.w	80088cc <_malloc_r>
 8008882:	bf00      	nop
 8008884:	2000002c 	.word	0x2000002c

08008888 <sbrk_aligned>:
 8008888:	b570      	push	{r4, r5, r6, lr}
 800888a:	4e0f      	ldr	r6, [pc, #60]	@ (80088c8 <sbrk_aligned+0x40>)
 800888c:	460c      	mov	r4, r1
 800888e:	6831      	ldr	r1, [r6, #0]
 8008890:	4605      	mov	r5, r0
 8008892:	b911      	cbnz	r1, 800889a <sbrk_aligned+0x12>
 8008894:	f001 ffb0 	bl	800a7f8 <_sbrk_r>
 8008898:	6030      	str	r0, [r6, #0]
 800889a:	4621      	mov	r1, r4
 800889c:	4628      	mov	r0, r5
 800889e:	f001 ffab 	bl	800a7f8 <_sbrk_r>
 80088a2:	1c43      	adds	r3, r0, #1
 80088a4:	d103      	bne.n	80088ae <sbrk_aligned+0x26>
 80088a6:	f04f 34ff 	mov.w	r4, #4294967295
 80088aa:	4620      	mov	r0, r4
 80088ac:	bd70      	pop	{r4, r5, r6, pc}
 80088ae:	1cc4      	adds	r4, r0, #3
 80088b0:	f024 0403 	bic.w	r4, r4, #3
 80088b4:	42a0      	cmp	r0, r4
 80088b6:	d0f8      	beq.n	80088aa <sbrk_aligned+0x22>
 80088b8:	1a21      	subs	r1, r4, r0
 80088ba:	4628      	mov	r0, r5
 80088bc:	f001 ff9c 	bl	800a7f8 <_sbrk_r>
 80088c0:	3001      	adds	r0, #1
 80088c2:	d1f2      	bne.n	80088aa <sbrk_aligned+0x22>
 80088c4:	e7ef      	b.n	80088a6 <sbrk_aligned+0x1e>
 80088c6:	bf00      	nop
 80088c8:	200008bc 	.word	0x200008bc

080088cc <_malloc_r>:
 80088cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088d0:	1ccd      	adds	r5, r1, #3
 80088d2:	f025 0503 	bic.w	r5, r5, #3
 80088d6:	3508      	adds	r5, #8
 80088d8:	2d0c      	cmp	r5, #12
 80088da:	bf38      	it	cc
 80088dc:	250c      	movcc	r5, #12
 80088de:	2d00      	cmp	r5, #0
 80088e0:	4606      	mov	r6, r0
 80088e2:	db01      	blt.n	80088e8 <_malloc_r+0x1c>
 80088e4:	42a9      	cmp	r1, r5
 80088e6:	d904      	bls.n	80088f2 <_malloc_r+0x26>
 80088e8:	230c      	movs	r3, #12
 80088ea:	6033      	str	r3, [r6, #0]
 80088ec:	2000      	movs	r0, #0
 80088ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80089c8 <_malloc_r+0xfc>
 80088f6:	f000 f869 	bl	80089cc <__malloc_lock>
 80088fa:	f8d8 3000 	ldr.w	r3, [r8]
 80088fe:	461c      	mov	r4, r3
 8008900:	bb44      	cbnz	r4, 8008954 <_malloc_r+0x88>
 8008902:	4629      	mov	r1, r5
 8008904:	4630      	mov	r0, r6
 8008906:	f7ff ffbf 	bl	8008888 <sbrk_aligned>
 800890a:	1c43      	adds	r3, r0, #1
 800890c:	4604      	mov	r4, r0
 800890e:	d158      	bne.n	80089c2 <_malloc_r+0xf6>
 8008910:	f8d8 4000 	ldr.w	r4, [r8]
 8008914:	4627      	mov	r7, r4
 8008916:	2f00      	cmp	r7, #0
 8008918:	d143      	bne.n	80089a2 <_malloc_r+0xd6>
 800891a:	2c00      	cmp	r4, #0
 800891c:	d04b      	beq.n	80089b6 <_malloc_r+0xea>
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	4639      	mov	r1, r7
 8008922:	4630      	mov	r0, r6
 8008924:	eb04 0903 	add.w	r9, r4, r3
 8008928:	f001 ff66 	bl	800a7f8 <_sbrk_r>
 800892c:	4581      	cmp	r9, r0
 800892e:	d142      	bne.n	80089b6 <_malloc_r+0xea>
 8008930:	6821      	ldr	r1, [r4, #0]
 8008932:	4630      	mov	r0, r6
 8008934:	1a6d      	subs	r5, r5, r1
 8008936:	4629      	mov	r1, r5
 8008938:	f7ff ffa6 	bl	8008888 <sbrk_aligned>
 800893c:	3001      	adds	r0, #1
 800893e:	d03a      	beq.n	80089b6 <_malloc_r+0xea>
 8008940:	6823      	ldr	r3, [r4, #0]
 8008942:	442b      	add	r3, r5
 8008944:	6023      	str	r3, [r4, #0]
 8008946:	f8d8 3000 	ldr.w	r3, [r8]
 800894a:	685a      	ldr	r2, [r3, #4]
 800894c:	bb62      	cbnz	r2, 80089a8 <_malloc_r+0xdc>
 800894e:	f8c8 7000 	str.w	r7, [r8]
 8008952:	e00f      	b.n	8008974 <_malloc_r+0xa8>
 8008954:	6822      	ldr	r2, [r4, #0]
 8008956:	1b52      	subs	r2, r2, r5
 8008958:	d420      	bmi.n	800899c <_malloc_r+0xd0>
 800895a:	2a0b      	cmp	r2, #11
 800895c:	d917      	bls.n	800898e <_malloc_r+0xc2>
 800895e:	1961      	adds	r1, r4, r5
 8008960:	42a3      	cmp	r3, r4
 8008962:	6025      	str	r5, [r4, #0]
 8008964:	bf18      	it	ne
 8008966:	6059      	strne	r1, [r3, #4]
 8008968:	6863      	ldr	r3, [r4, #4]
 800896a:	bf08      	it	eq
 800896c:	f8c8 1000 	streq.w	r1, [r8]
 8008970:	5162      	str	r2, [r4, r5]
 8008972:	604b      	str	r3, [r1, #4]
 8008974:	4630      	mov	r0, r6
 8008976:	f000 f82f 	bl	80089d8 <__malloc_unlock>
 800897a:	f104 000b 	add.w	r0, r4, #11
 800897e:	1d23      	adds	r3, r4, #4
 8008980:	f020 0007 	bic.w	r0, r0, #7
 8008984:	1ac2      	subs	r2, r0, r3
 8008986:	bf1c      	itt	ne
 8008988:	1a1b      	subne	r3, r3, r0
 800898a:	50a3      	strne	r3, [r4, r2]
 800898c:	e7af      	b.n	80088ee <_malloc_r+0x22>
 800898e:	6862      	ldr	r2, [r4, #4]
 8008990:	42a3      	cmp	r3, r4
 8008992:	bf0c      	ite	eq
 8008994:	f8c8 2000 	streq.w	r2, [r8]
 8008998:	605a      	strne	r2, [r3, #4]
 800899a:	e7eb      	b.n	8008974 <_malloc_r+0xa8>
 800899c:	4623      	mov	r3, r4
 800899e:	6864      	ldr	r4, [r4, #4]
 80089a0:	e7ae      	b.n	8008900 <_malloc_r+0x34>
 80089a2:	463c      	mov	r4, r7
 80089a4:	687f      	ldr	r7, [r7, #4]
 80089a6:	e7b6      	b.n	8008916 <_malloc_r+0x4a>
 80089a8:	461a      	mov	r2, r3
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	42a3      	cmp	r3, r4
 80089ae:	d1fb      	bne.n	80089a8 <_malloc_r+0xdc>
 80089b0:	2300      	movs	r3, #0
 80089b2:	6053      	str	r3, [r2, #4]
 80089b4:	e7de      	b.n	8008974 <_malloc_r+0xa8>
 80089b6:	230c      	movs	r3, #12
 80089b8:	4630      	mov	r0, r6
 80089ba:	6033      	str	r3, [r6, #0]
 80089bc:	f000 f80c 	bl	80089d8 <__malloc_unlock>
 80089c0:	e794      	b.n	80088ec <_malloc_r+0x20>
 80089c2:	6005      	str	r5, [r0, #0]
 80089c4:	e7d6      	b.n	8008974 <_malloc_r+0xa8>
 80089c6:	bf00      	nop
 80089c8:	200008c0 	.word	0x200008c0

080089cc <__malloc_lock>:
 80089cc:	4801      	ldr	r0, [pc, #4]	@ (80089d4 <__malloc_lock+0x8>)
 80089ce:	f7ff b898 	b.w	8007b02 <__retarget_lock_acquire_recursive>
 80089d2:	bf00      	nop
 80089d4:	200008b8 	.word	0x200008b8

080089d8 <__malloc_unlock>:
 80089d8:	4801      	ldr	r0, [pc, #4]	@ (80089e0 <__malloc_unlock+0x8>)
 80089da:	f7ff b893 	b.w	8007b04 <__retarget_lock_release_recursive>
 80089de:	bf00      	nop
 80089e0:	200008b8 	.word	0x200008b8

080089e4 <_Balloc>:
 80089e4:	b570      	push	{r4, r5, r6, lr}
 80089e6:	69c6      	ldr	r6, [r0, #28]
 80089e8:	4604      	mov	r4, r0
 80089ea:	460d      	mov	r5, r1
 80089ec:	b976      	cbnz	r6, 8008a0c <_Balloc+0x28>
 80089ee:	2010      	movs	r0, #16
 80089f0:	f7ff ff42 	bl	8008878 <malloc>
 80089f4:	4602      	mov	r2, r0
 80089f6:	61e0      	str	r0, [r4, #28]
 80089f8:	b920      	cbnz	r0, 8008a04 <_Balloc+0x20>
 80089fa:	216b      	movs	r1, #107	@ 0x6b
 80089fc:	4b17      	ldr	r3, [pc, #92]	@ (8008a5c <_Balloc+0x78>)
 80089fe:	4818      	ldr	r0, [pc, #96]	@ (8008a60 <_Balloc+0x7c>)
 8008a00:	f001 ff10 	bl	800a824 <__assert_func>
 8008a04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a08:	6006      	str	r6, [r0, #0]
 8008a0a:	60c6      	str	r6, [r0, #12]
 8008a0c:	69e6      	ldr	r6, [r4, #28]
 8008a0e:	68f3      	ldr	r3, [r6, #12]
 8008a10:	b183      	cbz	r3, 8008a34 <_Balloc+0x50>
 8008a12:	69e3      	ldr	r3, [r4, #28]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a1a:	b9b8      	cbnz	r0, 8008a4c <_Balloc+0x68>
 8008a1c:	2101      	movs	r1, #1
 8008a1e:	fa01 f605 	lsl.w	r6, r1, r5
 8008a22:	1d72      	adds	r2, r6, #5
 8008a24:	4620      	mov	r0, r4
 8008a26:	0092      	lsls	r2, r2, #2
 8008a28:	f001 ff1a 	bl	800a860 <_calloc_r>
 8008a2c:	b160      	cbz	r0, 8008a48 <_Balloc+0x64>
 8008a2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a32:	e00e      	b.n	8008a52 <_Balloc+0x6e>
 8008a34:	2221      	movs	r2, #33	@ 0x21
 8008a36:	2104      	movs	r1, #4
 8008a38:	4620      	mov	r0, r4
 8008a3a:	f001 ff11 	bl	800a860 <_calloc_r>
 8008a3e:	69e3      	ldr	r3, [r4, #28]
 8008a40:	60f0      	str	r0, [r6, #12]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d1e4      	bne.n	8008a12 <_Balloc+0x2e>
 8008a48:	2000      	movs	r0, #0
 8008a4a:	bd70      	pop	{r4, r5, r6, pc}
 8008a4c:	6802      	ldr	r2, [r0, #0]
 8008a4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a52:	2300      	movs	r3, #0
 8008a54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a58:	e7f7      	b.n	8008a4a <_Balloc+0x66>
 8008a5a:	bf00      	nop
 8008a5c:	0800bab0 	.word	0x0800bab0
 8008a60:	0800bb30 	.word	0x0800bb30

08008a64 <_Bfree>:
 8008a64:	b570      	push	{r4, r5, r6, lr}
 8008a66:	69c6      	ldr	r6, [r0, #28]
 8008a68:	4605      	mov	r5, r0
 8008a6a:	460c      	mov	r4, r1
 8008a6c:	b976      	cbnz	r6, 8008a8c <_Bfree+0x28>
 8008a6e:	2010      	movs	r0, #16
 8008a70:	f7ff ff02 	bl	8008878 <malloc>
 8008a74:	4602      	mov	r2, r0
 8008a76:	61e8      	str	r0, [r5, #28]
 8008a78:	b920      	cbnz	r0, 8008a84 <_Bfree+0x20>
 8008a7a:	218f      	movs	r1, #143	@ 0x8f
 8008a7c:	4b08      	ldr	r3, [pc, #32]	@ (8008aa0 <_Bfree+0x3c>)
 8008a7e:	4809      	ldr	r0, [pc, #36]	@ (8008aa4 <_Bfree+0x40>)
 8008a80:	f001 fed0 	bl	800a824 <__assert_func>
 8008a84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a88:	6006      	str	r6, [r0, #0]
 8008a8a:	60c6      	str	r6, [r0, #12]
 8008a8c:	b13c      	cbz	r4, 8008a9e <_Bfree+0x3a>
 8008a8e:	69eb      	ldr	r3, [r5, #28]
 8008a90:	6862      	ldr	r2, [r4, #4]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a98:	6021      	str	r1, [r4, #0]
 8008a9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a9e:	bd70      	pop	{r4, r5, r6, pc}
 8008aa0:	0800bab0 	.word	0x0800bab0
 8008aa4:	0800bb30 	.word	0x0800bb30

08008aa8 <__multadd>:
 8008aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aac:	4607      	mov	r7, r0
 8008aae:	460c      	mov	r4, r1
 8008ab0:	461e      	mov	r6, r3
 8008ab2:	2000      	movs	r0, #0
 8008ab4:	690d      	ldr	r5, [r1, #16]
 8008ab6:	f101 0c14 	add.w	ip, r1, #20
 8008aba:	f8dc 3000 	ldr.w	r3, [ip]
 8008abe:	3001      	adds	r0, #1
 8008ac0:	b299      	uxth	r1, r3
 8008ac2:	fb02 6101 	mla	r1, r2, r1, r6
 8008ac6:	0c1e      	lsrs	r6, r3, #16
 8008ac8:	0c0b      	lsrs	r3, r1, #16
 8008aca:	fb02 3306 	mla	r3, r2, r6, r3
 8008ace:	b289      	uxth	r1, r1
 8008ad0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ad4:	4285      	cmp	r5, r0
 8008ad6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ada:	f84c 1b04 	str.w	r1, [ip], #4
 8008ade:	dcec      	bgt.n	8008aba <__multadd+0x12>
 8008ae0:	b30e      	cbz	r6, 8008b26 <__multadd+0x7e>
 8008ae2:	68a3      	ldr	r3, [r4, #8]
 8008ae4:	42ab      	cmp	r3, r5
 8008ae6:	dc19      	bgt.n	8008b1c <__multadd+0x74>
 8008ae8:	6861      	ldr	r1, [r4, #4]
 8008aea:	4638      	mov	r0, r7
 8008aec:	3101      	adds	r1, #1
 8008aee:	f7ff ff79 	bl	80089e4 <_Balloc>
 8008af2:	4680      	mov	r8, r0
 8008af4:	b928      	cbnz	r0, 8008b02 <__multadd+0x5a>
 8008af6:	4602      	mov	r2, r0
 8008af8:	21ba      	movs	r1, #186	@ 0xba
 8008afa:	4b0c      	ldr	r3, [pc, #48]	@ (8008b2c <__multadd+0x84>)
 8008afc:	480c      	ldr	r0, [pc, #48]	@ (8008b30 <__multadd+0x88>)
 8008afe:	f001 fe91 	bl	800a824 <__assert_func>
 8008b02:	6922      	ldr	r2, [r4, #16]
 8008b04:	f104 010c 	add.w	r1, r4, #12
 8008b08:	3202      	adds	r2, #2
 8008b0a:	0092      	lsls	r2, r2, #2
 8008b0c:	300c      	adds	r0, #12
 8008b0e:	f7ff f808 	bl	8007b22 <memcpy>
 8008b12:	4621      	mov	r1, r4
 8008b14:	4638      	mov	r0, r7
 8008b16:	f7ff ffa5 	bl	8008a64 <_Bfree>
 8008b1a:	4644      	mov	r4, r8
 8008b1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b20:	3501      	adds	r5, #1
 8008b22:	615e      	str	r6, [r3, #20]
 8008b24:	6125      	str	r5, [r4, #16]
 8008b26:	4620      	mov	r0, r4
 8008b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b2c:	0800bb1f 	.word	0x0800bb1f
 8008b30:	0800bb30 	.word	0x0800bb30

08008b34 <__s2b>:
 8008b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b38:	4615      	mov	r5, r2
 8008b3a:	2209      	movs	r2, #9
 8008b3c:	461f      	mov	r7, r3
 8008b3e:	3308      	adds	r3, #8
 8008b40:	460c      	mov	r4, r1
 8008b42:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b46:	4606      	mov	r6, r0
 8008b48:	2201      	movs	r2, #1
 8008b4a:	2100      	movs	r1, #0
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	db09      	blt.n	8008b64 <__s2b+0x30>
 8008b50:	4630      	mov	r0, r6
 8008b52:	f7ff ff47 	bl	80089e4 <_Balloc>
 8008b56:	b940      	cbnz	r0, 8008b6a <__s2b+0x36>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	21d3      	movs	r1, #211	@ 0xd3
 8008b5c:	4b18      	ldr	r3, [pc, #96]	@ (8008bc0 <__s2b+0x8c>)
 8008b5e:	4819      	ldr	r0, [pc, #100]	@ (8008bc4 <__s2b+0x90>)
 8008b60:	f001 fe60 	bl	800a824 <__assert_func>
 8008b64:	0052      	lsls	r2, r2, #1
 8008b66:	3101      	adds	r1, #1
 8008b68:	e7f0      	b.n	8008b4c <__s2b+0x18>
 8008b6a:	9b08      	ldr	r3, [sp, #32]
 8008b6c:	2d09      	cmp	r5, #9
 8008b6e:	6143      	str	r3, [r0, #20]
 8008b70:	f04f 0301 	mov.w	r3, #1
 8008b74:	6103      	str	r3, [r0, #16]
 8008b76:	dd16      	ble.n	8008ba6 <__s2b+0x72>
 8008b78:	f104 0909 	add.w	r9, r4, #9
 8008b7c:	46c8      	mov	r8, r9
 8008b7e:	442c      	add	r4, r5
 8008b80:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008b84:	4601      	mov	r1, r0
 8008b86:	220a      	movs	r2, #10
 8008b88:	4630      	mov	r0, r6
 8008b8a:	3b30      	subs	r3, #48	@ 0x30
 8008b8c:	f7ff ff8c 	bl	8008aa8 <__multadd>
 8008b90:	45a0      	cmp	r8, r4
 8008b92:	d1f5      	bne.n	8008b80 <__s2b+0x4c>
 8008b94:	f1a5 0408 	sub.w	r4, r5, #8
 8008b98:	444c      	add	r4, r9
 8008b9a:	1b2d      	subs	r5, r5, r4
 8008b9c:	1963      	adds	r3, r4, r5
 8008b9e:	42bb      	cmp	r3, r7
 8008ba0:	db04      	blt.n	8008bac <__s2b+0x78>
 8008ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ba6:	2509      	movs	r5, #9
 8008ba8:	340a      	adds	r4, #10
 8008baa:	e7f6      	b.n	8008b9a <__s2b+0x66>
 8008bac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008bb0:	4601      	mov	r1, r0
 8008bb2:	220a      	movs	r2, #10
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	3b30      	subs	r3, #48	@ 0x30
 8008bb8:	f7ff ff76 	bl	8008aa8 <__multadd>
 8008bbc:	e7ee      	b.n	8008b9c <__s2b+0x68>
 8008bbe:	bf00      	nop
 8008bc0:	0800bb1f 	.word	0x0800bb1f
 8008bc4:	0800bb30 	.word	0x0800bb30

08008bc8 <__hi0bits>:
 8008bc8:	4603      	mov	r3, r0
 8008bca:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008bce:	bf3a      	itte	cc
 8008bd0:	0403      	lslcc	r3, r0, #16
 8008bd2:	2010      	movcc	r0, #16
 8008bd4:	2000      	movcs	r0, #0
 8008bd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bda:	bf3c      	itt	cc
 8008bdc:	021b      	lslcc	r3, r3, #8
 8008bde:	3008      	addcc	r0, #8
 8008be0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008be4:	bf3c      	itt	cc
 8008be6:	011b      	lslcc	r3, r3, #4
 8008be8:	3004      	addcc	r0, #4
 8008bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bee:	bf3c      	itt	cc
 8008bf0:	009b      	lslcc	r3, r3, #2
 8008bf2:	3002      	addcc	r0, #2
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	db05      	blt.n	8008c04 <__hi0bits+0x3c>
 8008bf8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008bfc:	f100 0001 	add.w	r0, r0, #1
 8008c00:	bf08      	it	eq
 8008c02:	2020      	moveq	r0, #32
 8008c04:	4770      	bx	lr

08008c06 <__lo0bits>:
 8008c06:	6803      	ldr	r3, [r0, #0]
 8008c08:	4602      	mov	r2, r0
 8008c0a:	f013 0007 	ands.w	r0, r3, #7
 8008c0e:	d00b      	beq.n	8008c28 <__lo0bits+0x22>
 8008c10:	07d9      	lsls	r1, r3, #31
 8008c12:	d421      	bmi.n	8008c58 <__lo0bits+0x52>
 8008c14:	0798      	lsls	r0, r3, #30
 8008c16:	bf49      	itett	mi
 8008c18:	085b      	lsrmi	r3, r3, #1
 8008c1a:	089b      	lsrpl	r3, r3, #2
 8008c1c:	2001      	movmi	r0, #1
 8008c1e:	6013      	strmi	r3, [r2, #0]
 8008c20:	bf5c      	itt	pl
 8008c22:	2002      	movpl	r0, #2
 8008c24:	6013      	strpl	r3, [r2, #0]
 8008c26:	4770      	bx	lr
 8008c28:	b299      	uxth	r1, r3
 8008c2a:	b909      	cbnz	r1, 8008c30 <__lo0bits+0x2a>
 8008c2c:	2010      	movs	r0, #16
 8008c2e:	0c1b      	lsrs	r3, r3, #16
 8008c30:	b2d9      	uxtb	r1, r3
 8008c32:	b909      	cbnz	r1, 8008c38 <__lo0bits+0x32>
 8008c34:	3008      	adds	r0, #8
 8008c36:	0a1b      	lsrs	r3, r3, #8
 8008c38:	0719      	lsls	r1, r3, #28
 8008c3a:	bf04      	itt	eq
 8008c3c:	091b      	lsreq	r3, r3, #4
 8008c3e:	3004      	addeq	r0, #4
 8008c40:	0799      	lsls	r1, r3, #30
 8008c42:	bf04      	itt	eq
 8008c44:	089b      	lsreq	r3, r3, #2
 8008c46:	3002      	addeq	r0, #2
 8008c48:	07d9      	lsls	r1, r3, #31
 8008c4a:	d403      	bmi.n	8008c54 <__lo0bits+0x4e>
 8008c4c:	085b      	lsrs	r3, r3, #1
 8008c4e:	f100 0001 	add.w	r0, r0, #1
 8008c52:	d003      	beq.n	8008c5c <__lo0bits+0x56>
 8008c54:	6013      	str	r3, [r2, #0]
 8008c56:	4770      	bx	lr
 8008c58:	2000      	movs	r0, #0
 8008c5a:	4770      	bx	lr
 8008c5c:	2020      	movs	r0, #32
 8008c5e:	4770      	bx	lr

08008c60 <__i2b>:
 8008c60:	b510      	push	{r4, lr}
 8008c62:	460c      	mov	r4, r1
 8008c64:	2101      	movs	r1, #1
 8008c66:	f7ff febd 	bl	80089e4 <_Balloc>
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	b928      	cbnz	r0, 8008c7a <__i2b+0x1a>
 8008c6e:	f240 1145 	movw	r1, #325	@ 0x145
 8008c72:	4b04      	ldr	r3, [pc, #16]	@ (8008c84 <__i2b+0x24>)
 8008c74:	4804      	ldr	r0, [pc, #16]	@ (8008c88 <__i2b+0x28>)
 8008c76:	f001 fdd5 	bl	800a824 <__assert_func>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	6144      	str	r4, [r0, #20]
 8008c7e:	6103      	str	r3, [r0, #16]
 8008c80:	bd10      	pop	{r4, pc}
 8008c82:	bf00      	nop
 8008c84:	0800bb1f 	.word	0x0800bb1f
 8008c88:	0800bb30 	.word	0x0800bb30

08008c8c <__multiply>:
 8008c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c90:	4614      	mov	r4, r2
 8008c92:	690a      	ldr	r2, [r1, #16]
 8008c94:	6923      	ldr	r3, [r4, #16]
 8008c96:	460f      	mov	r7, r1
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	bfa2      	ittt	ge
 8008c9c:	4623      	movge	r3, r4
 8008c9e:	460c      	movge	r4, r1
 8008ca0:	461f      	movge	r7, r3
 8008ca2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008ca6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008caa:	68a3      	ldr	r3, [r4, #8]
 8008cac:	6861      	ldr	r1, [r4, #4]
 8008cae:	eb0a 0609 	add.w	r6, sl, r9
 8008cb2:	42b3      	cmp	r3, r6
 8008cb4:	b085      	sub	sp, #20
 8008cb6:	bfb8      	it	lt
 8008cb8:	3101      	addlt	r1, #1
 8008cba:	f7ff fe93 	bl	80089e4 <_Balloc>
 8008cbe:	b930      	cbnz	r0, 8008cce <__multiply+0x42>
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008cc6:	4b43      	ldr	r3, [pc, #268]	@ (8008dd4 <__multiply+0x148>)
 8008cc8:	4843      	ldr	r0, [pc, #268]	@ (8008dd8 <__multiply+0x14c>)
 8008cca:	f001 fdab 	bl	800a824 <__assert_func>
 8008cce:	f100 0514 	add.w	r5, r0, #20
 8008cd2:	462b      	mov	r3, r5
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008cda:	4543      	cmp	r3, r8
 8008cdc:	d321      	bcc.n	8008d22 <__multiply+0x96>
 8008cde:	f107 0114 	add.w	r1, r7, #20
 8008ce2:	f104 0214 	add.w	r2, r4, #20
 8008ce6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008cea:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008cee:	9302      	str	r3, [sp, #8]
 8008cf0:	1b13      	subs	r3, r2, r4
 8008cf2:	3b15      	subs	r3, #21
 8008cf4:	f023 0303 	bic.w	r3, r3, #3
 8008cf8:	3304      	adds	r3, #4
 8008cfa:	f104 0715 	add.w	r7, r4, #21
 8008cfe:	42ba      	cmp	r2, r7
 8008d00:	bf38      	it	cc
 8008d02:	2304      	movcc	r3, #4
 8008d04:	9301      	str	r3, [sp, #4]
 8008d06:	9b02      	ldr	r3, [sp, #8]
 8008d08:	9103      	str	r1, [sp, #12]
 8008d0a:	428b      	cmp	r3, r1
 8008d0c:	d80c      	bhi.n	8008d28 <__multiply+0x9c>
 8008d0e:	2e00      	cmp	r6, #0
 8008d10:	dd03      	ble.n	8008d1a <__multiply+0x8e>
 8008d12:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d05a      	beq.n	8008dd0 <__multiply+0x144>
 8008d1a:	6106      	str	r6, [r0, #16]
 8008d1c:	b005      	add	sp, #20
 8008d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d22:	f843 2b04 	str.w	r2, [r3], #4
 8008d26:	e7d8      	b.n	8008cda <__multiply+0x4e>
 8008d28:	f8b1 a000 	ldrh.w	sl, [r1]
 8008d2c:	f1ba 0f00 	cmp.w	sl, #0
 8008d30:	d023      	beq.n	8008d7a <__multiply+0xee>
 8008d32:	46a9      	mov	r9, r5
 8008d34:	f04f 0c00 	mov.w	ip, #0
 8008d38:	f104 0e14 	add.w	lr, r4, #20
 8008d3c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d40:	f8d9 3000 	ldr.w	r3, [r9]
 8008d44:	fa1f fb87 	uxth.w	fp, r7
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d4e:	4463      	add	r3, ip
 8008d50:	f8d9 c000 	ldr.w	ip, [r9]
 8008d54:	0c3f      	lsrs	r7, r7, #16
 8008d56:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008d5a:	fb0a c707 	mla	r7, sl, r7, ip
 8008d5e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008d68:	4572      	cmp	r2, lr
 8008d6a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008d6e:	f849 3b04 	str.w	r3, [r9], #4
 8008d72:	d8e3      	bhi.n	8008d3c <__multiply+0xb0>
 8008d74:	9b01      	ldr	r3, [sp, #4]
 8008d76:	f845 c003 	str.w	ip, [r5, r3]
 8008d7a:	9b03      	ldr	r3, [sp, #12]
 8008d7c:	3104      	adds	r1, #4
 8008d7e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d82:	f1b9 0f00 	cmp.w	r9, #0
 8008d86:	d021      	beq.n	8008dcc <__multiply+0x140>
 8008d88:	46ae      	mov	lr, r5
 8008d8a:	f04f 0a00 	mov.w	sl, #0
 8008d8e:	682b      	ldr	r3, [r5, #0]
 8008d90:	f104 0c14 	add.w	ip, r4, #20
 8008d94:	f8bc b000 	ldrh.w	fp, [ip]
 8008d98:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	fb09 770b 	mla	r7, r9, fp, r7
 8008da2:	4457      	add	r7, sl
 8008da4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008da8:	f84e 3b04 	str.w	r3, [lr], #4
 8008dac:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008db0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008db4:	f8be 3000 	ldrh.w	r3, [lr]
 8008db8:	4562      	cmp	r2, ip
 8008dba:	fb09 330a 	mla	r3, r9, sl, r3
 8008dbe:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008dc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008dc6:	d8e5      	bhi.n	8008d94 <__multiply+0x108>
 8008dc8:	9f01      	ldr	r7, [sp, #4]
 8008dca:	51eb      	str	r3, [r5, r7]
 8008dcc:	3504      	adds	r5, #4
 8008dce:	e79a      	b.n	8008d06 <__multiply+0x7a>
 8008dd0:	3e01      	subs	r6, #1
 8008dd2:	e79c      	b.n	8008d0e <__multiply+0x82>
 8008dd4:	0800bb1f 	.word	0x0800bb1f
 8008dd8:	0800bb30 	.word	0x0800bb30

08008ddc <__pow5mult>:
 8008ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008de0:	4615      	mov	r5, r2
 8008de2:	f012 0203 	ands.w	r2, r2, #3
 8008de6:	4607      	mov	r7, r0
 8008de8:	460e      	mov	r6, r1
 8008dea:	d007      	beq.n	8008dfc <__pow5mult+0x20>
 8008dec:	4c25      	ldr	r4, [pc, #148]	@ (8008e84 <__pow5mult+0xa8>)
 8008dee:	3a01      	subs	r2, #1
 8008df0:	2300      	movs	r3, #0
 8008df2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008df6:	f7ff fe57 	bl	8008aa8 <__multadd>
 8008dfa:	4606      	mov	r6, r0
 8008dfc:	10ad      	asrs	r5, r5, #2
 8008dfe:	d03d      	beq.n	8008e7c <__pow5mult+0xa0>
 8008e00:	69fc      	ldr	r4, [r7, #28]
 8008e02:	b97c      	cbnz	r4, 8008e24 <__pow5mult+0x48>
 8008e04:	2010      	movs	r0, #16
 8008e06:	f7ff fd37 	bl	8008878 <malloc>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	61f8      	str	r0, [r7, #28]
 8008e0e:	b928      	cbnz	r0, 8008e1c <__pow5mult+0x40>
 8008e10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008e14:	4b1c      	ldr	r3, [pc, #112]	@ (8008e88 <__pow5mult+0xac>)
 8008e16:	481d      	ldr	r0, [pc, #116]	@ (8008e8c <__pow5mult+0xb0>)
 8008e18:	f001 fd04 	bl	800a824 <__assert_func>
 8008e1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e20:	6004      	str	r4, [r0, #0]
 8008e22:	60c4      	str	r4, [r0, #12]
 8008e24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008e28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e2c:	b94c      	cbnz	r4, 8008e42 <__pow5mult+0x66>
 8008e2e:	f240 2171 	movw	r1, #625	@ 0x271
 8008e32:	4638      	mov	r0, r7
 8008e34:	f7ff ff14 	bl	8008c60 <__i2b>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	4604      	mov	r4, r0
 8008e3c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e40:	6003      	str	r3, [r0, #0]
 8008e42:	f04f 0900 	mov.w	r9, #0
 8008e46:	07eb      	lsls	r3, r5, #31
 8008e48:	d50a      	bpl.n	8008e60 <__pow5mult+0x84>
 8008e4a:	4631      	mov	r1, r6
 8008e4c:	4622      	mov	r2, r4
 8008e4e:	4638      	mov	r0, r7
 8008e50:	f7ff ff1c 	bl	8008c8c <__multiply>
 8008e54:	4680      	mov	r8, r0
 8008e56:	4631      	mov	r1, r6
 8008e58:	4638      	mov	r0, r7
 8008e5a:	f7ff fe03 	bl	8008a64 <_Bfree>
 8008e5e:	4646      	mov	r6, r8
 8008e60:	106d      	asrs	r5, r5, #1
 8008e62:	d00b      	beq.n	8008e7c <__pow5mult+0xa0>
 8008e64:	6820      	ldr	r0, [r4, #0]
 8008e66:	b938      	cbnz	r0, 8008e78 <__pow5mult+0x9c>
 8008e68:	4622      	mov	r2, r4
 8008e6a:	4621      	mov	r1, r4
 8008e6c:	4638      	mov	r0, r7
 8008e6e:	f7ff ff0d 	bl	8008c8c <__multiply>
 8008e72:	6020      	str	r0, [r4, #0]
 8008e74:	f8c0 9000 	str.w	r9, [r0]
 8008e78:	4604      	mov	r4, r0
 8008e7a:	e7e4      	b.n	8008e46 <__pow5mult+0x6a>
 8008e7c:	4630      	mov	r0, r6
 8008e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e82:	bf00      	nop
 8008e84:	0800bb8c 	.word	0x0800bb8c
 8008e88:	0800bab0 	.word	0x0800bab0
 8008e8c:	0800bb30 	.word	0x0800bb30

08008e90 <__lshift>:
 8008e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e94:	460c      	mov	r4, r1
 8008e96:	4607      	mov	r7, r0
 8008e98:	4691      	mov	r9, r2
 8008e9a:	6923      	ldr	r3, [r4, #16]
 8008e9c:	6849      	ldr	r1, [r1, #4]
 8008e9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ea2:	68a3      	ldr	r3, [r4, #8]
 8008ea4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ea8:	f108 0601 	add.w	r6, r8, #1
 8008eac:	42b3      	cmp	r3, r6
 8008eae:	db0b      	blt.n	8008ec8 <__lshift+0x38>
 8008eb0:	4638      	mov	r0, r7
 8008eb2:	f7ff fd97 	bl	80089e4 <_Balloc>
 8008eb6:	4605      	mov	r5, r0
 8008eb8:	b948      	cbnz	r0, 8008ece <__lshift+0x3e>
 8008eba:	4602      	mov	r2, r0
 8008ebc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ec0:	4b27      	ldr	r3, [pc, #156]	@ (8008f60 <__lshift+0xd0>)
 8008ec2:	4828      	ldr	r0, [pc, #160]	@ (8008f64 <__lshift+0xd4>)
 8008ec4:	f001 fcae 	bl	800a824 <__assert_func>
 8008ec8:	3101      	adds	r1, #1
 8008eca:	005b      	lsls	r3, r3, #1
 8008ecc:	e7ee      	b.n	8008eac <__lshift+0x1c>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	f100 0114 	add.w	r1, r0, #20
 8008ed4:	f100 0210 	add.w	r2, r0, #16
 8008ed8:	4618      	mov	r0, r3
 8008eda:	4553      	cmp	r3, sl
 8008edc:	db33      	blt.n	8008f46 <__lshift+0xb6>
 8008ede:	6920      	ldr	r0, [r4, #16]
 8008ee0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ee4:	f104 0314 	add.w	r3, r4, #20
 8008ee8:	f019 091f 	ands.w	r9, r9, #31
 8008eec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ef0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ef4:	d02b      	beq.n	8008f4e <__lshift+0xbe>
 8008ef6:	468a      	mov	sl, r1
 8008ef8:	2200      	movs	r2, #0
 8008efa:	f1c9 0e20 	rsb	lr, r9, #32
 8008efe:	6818      	ldr	r0, [r3, #0]
 8008f00:	fa00 f009 	lsl.w	r0, r0, r9
 8008f04:	4310      	orrs	r0, r2
 8008f06:	f84a 0b04 	str.w	r0, [sl], #4
 8008f0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f0e:	459c      	cmp	ip, r3
 8008f10:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f14:	d8f3      	bhi.n	8008efe <__lshift+0x6e>
 8008f16:	ebac 0304 	sub.w	r3, ip, r4
 8008f1a:	3b15      	subs	r3, #21
 8008f1c:	f023 0303 	bic.w	r3, r3, #3
 8008f20:	3304      	adds	r3, #4
 8008f22:	f104 0015 	add.w	r0, r4, #21
 8008f26:	4584      	cmp	ip, r0
 8008f28:	bf38      	it	cc
 8008f2a:	2304      	movcc	r3, #4
 8008f2c:	50ca      	str	r2, [r1, r3]
 8008f2e:	b10a      	cbz	r2, 8008f34 <__lshift+0xa4>
 8008f30:	f108 0602 	add.w	r6, r8, #2
 8008f34:	3e01      	subs	r6, #1
 8008f36:	4638      	mov	r0, r7
 8008f38:	4621      	mov	r1, r4
 8008f3a:	612e      	str	r6, [r5, #16]
 8008f3c:	f7ff fd92 	bl	8008a64 <_Bfree>
 8008f40:	4628      	mov	r0, r5
 8008f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f46:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	e7c5      	b.n	8008eda <__lshift+0x4a>
 8008f4e:	3904      	subs	r1, #4
 8008f50:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f54:	459c      	cmp	ip, r3
 8008f56:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f5a:	d8f9      	bhi.n	8008f50 <__lshift+0xc0>
 8008f5c:	e7ea      	b.n	8008f34 <__lshift+0xa4>
 8008f5e:	bf00      	nop
 8008f60:	0800bb1f 	.word	0x0800bb1f
 8008f64:	0800bb30 	.word	0x0800bb30

08008f68 <__mcmp>:
 8008f68:	4603      	mov	r3, r0
 8008f6a:	690a      	ldr	r2, [r1, #16]
 8008f6c:	6900      	ldr	r0, [r0, #16]
 8008f6e:	b530      	push	{r4, r5, lr}
 8008f70:	1a80      	subs	r0, r0, r2
 8008f72:	d10e      	bne.n	8008f92 <__mcmp+0x2a>
 8008f74:	3314      	adds	r3, #20
 8008f76:	3114      	adds	r1, #20
 8008f78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f88:	4295      	cmp	r5, r2
 8008f8a:	d003      	beq.n	8008f94 <__mcmp+0x2c>
 8008f8c:	d205      	bcs.n	8008f9a <__mcmp+0x32>
 8008f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f92:	bd30      	pop	{r4, r5, pc}
 8008f94:	42a3      	cmp	r3, r4
 8008f96:	d3f3      	bcc.n	8008f80 <__mcmp+0x18>
 8008f98:	e7fb      	b.n	8008f92 <__mcmp+0x2a>
 8008f9a:	2001      	movs	r0, #1
 8008f9c:	e7f9      	b.n	8008f92 <__mcmp+0x2a>
	...

08008fa0 <__mdiff>:
 8008fa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa4:	4689      	mov	r9, r1
 8008fa6:	4606      	mov	r6, r0
 8008fa8:	4611      	mov	r1, r2
 8008faa:	4648      	mov	r0, r9
 8008fac:	4614      	mov	r4, r2
 8008fae:	f7ff ffdb 	bl	8008f68 <__mcmp>
 8008fb2:	1e05      	subs	r5, r0, #0
 8008fb4:	d112      	bne.n	8008fdc <__mdiff+0x3c>
 8008fb6:	4629      	mov	r1, r5
 8008fb8:	4630      	mov	r0, r6
 8008fba:	f7ff fd13 	bl	80089e4 <_Balloc>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	b928      	cbnz	r0, 8008fce <__mdiff+0x2e>
 8008fc2:	f240 2137 	movw	r1, #567	@ 0x237
 8008fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80090c0 <__mdiff+0x120>)
 8008fc8:	483e      	ldr	r0, [pc, #248]	@ (80090c4 <__mdiff+0x124>)
 8008fca:	f001 fc2b 	bl	800a824 <__assert_func>
 8008fce:	2301      	movs	r3, #1
 8008fd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fd4:	4610      	mov	r0, r2
 8008fd6:	b003      	add	sp, #12
 8008fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fdc:	bfbc      	itt	lt
 8008fde:	464b      	movlt	r3, r9
 8008fe0:	46a1      	movlt	r9, r4
 8008fe2:	4630      	mov	r0, r6
 8008fe4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008fe8:	bfba      	itte	lt
 8008fea:	461c      	movlt	r4, r3
 8008fec:	2501      	movlt	r5, #1
 8008fee:	2500      	movge	r5, #0
 8008ff0:	f7ff fcf8 	bl	80089e4 <_Balloc>
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	b918      	cbnz	r0, 8009000 <__mdiff+0x60>
 8008ff8:	f240 2145 	movw	r1, #581	@ 0x245
 8008ffc:	4b30      	ldr	r3, [pc, #192]	@ (80090c0 <__mdiff+0x120>)
 8008ffe:	e7e3      	b.n	8008fc8 <__mdiff+0x28>
 8009000:	f100 0b14 	add.w	fp, r0, #20
 8009004:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009008:	f109 0310 	add.w	r3, r9, #16
 800900c:	60c5      	str	r5, [r0, #12]
 800900e:	f04f 0c00 	mov.w	ip, #0
 8009012:	f109 0514 	add.w	r5, r9, #20
 8009016:	46d9      	mov	r9, fp
 8009018:	6926      	ldr	r6, [r4, #16]
 800901a:	f104 0e14 	add.w	lr, r4, #20
 800901e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009022:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009026:	9301      	str	r3, [sp, #4]
 8009028:	9b01      	ldr	r3, [sp, #4]
 800902a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800902e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009032:	b281      	uxth	r1, r0
 8009034:	9301      	str	r3, [sp, #4]
 8009036:	fa1f f38a 	uxth.w	r3, sl
 800903a:	1a5b      	subs	r3, r3, r1
 800903c:	0c00      	lsrs	r0, r0, #16
 800903e:	4463      	add	r3, ip
 8009040:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009044:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009048:	b29b      	uxth	r3, r3
 800904a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800904e:	4576      	cmp	r6, lr
 8009050:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009054:	f849 3b04 	str.w	r3, [r9], #4
 8009058:	d8e6      	bhi.n	8009028 <__mdiff+0x88>
 800905a:	1b33      	subs	r3, r6, r4
 800905c:	3b15      	subs	r3, #21
 800905e:	f023 0303 	bic.w	r3, r3, #3
 8009062:	3415      	adds	r4, #21
 8009064:	3304      	adds	r3, #4
 8009066:	42a6      	cmp	r6, r4
 8009068:	bf38      	it	cc
 800906a:	2304      	movcc	r3, #4
 800906c:	441d      	add	r5, r3
 800906e:	445b      	add	r3, fp
 8009070:	461e      	mov	r6, r3
 8009072:	462c      	mov	r4, r5
 8009074:	4544      	cmp	r4, r8
 8009076:	d30e      	bcc.n	8009096 <__mdiff+0xf6>
 8009078:	f108 0103 	add.w	r1, r8, #3
 800907c:	1b49      	subs	r1, r1, r5
 800907e:	f021 0103 	bic.w	r1, r1, #3
 8009082:	3d03      	subs	r5, #3
 8009084:	45a8      	cmp	r8, r5
 8009086:	bf38      	it	cc
 8009088:	2100      	movcc	r1, #0
 800908a:	440b      	add	r3, r1
 800908c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009090:	b199      	cbz	r1, 80090ba <__mdiff+0x11a>
 8009092:	6117      	str	r7, [r2, #16]
 8009094:	e79e      	b.n	8008fd4 <__mdiff+0x34>
 8009096:	46e6      	mov	lr, ip
 8009098:	f854 1b04 	ldr.w	r1, [r4], #4
 800909c:	fa1f fc81 	uxth.w	ip, r1
 80090a0:	44f4      	add	ip, lr
 80090a2:	0c08      	lsrs	r0, r1, #16
 80090a4:	4471      	add	r1, lr
 80090a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80090aa:	b289      	uxth	r1, r1
 80090ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80090b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80090b4:	f846 1b04 	str.w	r1, [r6], #4
 80090b8:	e7dc      	b.n	8009074 <__mdiff+0xd4>
 80090ba:	3f01      	subs	r7, #1
 80090bc:	e7e6      	b.n	800908c <__mdiff+0xec>
 80090be:	bf00      	nop
 80090c0:	0800bb1f 	.word	0x0800bb1f
 80090c4:	0800bb30 	.word	0x0800bb30

080090c8 <__ulp>:
 80090c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009104 <__ulp+0x3c>)
 80090ca:	400b      	ands	r3, r1
 80090cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	dc08      	bgt.n	80090e6 <__ulp+0x1e>
 80090d4:	425b      	negs	r3, r3
 80090d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80090da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80090de:	da04      	bge.n	80090ea <__ulp+0x22>
 80090e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80090e4:	4113      	asrs	r3, r2
 80090e6:	2200      	movs	r2, #0
 80090e8:	e008      	b.n	80090fc <__ulp+0x34>
 80090ea:	f1a2 0314 	sub.w	r3, r2, #20
 80090ee:	2b1e      	cmp	r3, #30
 80090f0:	bfd6      	itet	le
 80090f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80090f6:	2201      	movgt	r2, #1
 80090f8:	40da      	lsrle	r2, r3
 80090fa:	2300      	movs	r3, #0
 80090fc:	4619      	mov	r1, r3
 80090fe:	4610      	mov	r0, r2
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop
 8009104:	7ff00000 	.word	0x7ff00000

08009108 <__b2d>:
 8009108:	6902      	ldr	r2, [r0, #16]
 800910a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800910c:	f100 0614 	add.w	r6, r0, #20
 8009110:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8009114:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8009118:	4f1e      	ldr	r7, [pc, #120]	@ (8009194 <__b2d+0x8c>)
 800911a:	4620      	mov	r0, r4
 800911c:	f7ff fd54 	bl	8008bc8 <__hi0bits>
 8009120:	4603      	mov	r3, r0
 8009122:	f1c0 0020 	rsb	r0, r0, #32
 8009126:	2b0a      	cmp	r3, #10
 8009128:	f1a2 0504 	sub.w	r5, r2, #4
 800912c:	6008      	str	r0, [r1, #0]
 800912e:	dc12      	bgt.n	8009156 <__b2d+0x4e>
 8009130:	42ae      	cmp	r6, r5
 8009132:	bf2c      	ite	cs
 8009134:	2200      	movcs	r2, #0
 8009136:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800913a:	f1c3 0c0b 	rsb	ip, r3, #11
 800913e:	3315      	adds	r3, #21
 8009140:	fa24 fe0c 	lsr.w	lr, r4, ip
 8009144:	fa04 f303 	lsl.w	r3, r4, r3
 8009148:	fa22 f20c 	lsr.w	r2, r2, ip
 800914c:	ea4e 0107 	orr.w	r1, lr, r7
 8009150:	431a      	orrs	r2, r3
 8009152:	4610      	mov	r0, r2
 8009154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009156:	42ae      	cmp	r6, r5
 8009158:	bf36      	itet	cc
 800915a:	f1a2 0508 	subcc.w	r5, r2, #8
 800915e:	2200      	movcs	r2, #0
 8009160:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009164:	3b0b      	subs	r3, #11
 8009166:	d012      	beq.n	800918e <__b2d+0x86>
 8009168:	f1c3 0720 	rsb	r7, r3, #32
 800916c:	fa22 f107 	lsr.w	r1, r2, r7
 8009170:	409c      	lsls	r4, r3
 8009172:	430c      	orrs	r4, r1
 8009174:	42b5      	cmp	r5, r6
 8009176:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800917a:	bf94      	ite	ls
 800917c:	2400      	movls	r4, #0
 800917e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8009182:	409a      	lsls	r2, r3
 8009184:	40fc      	lsrs	r4, r7
 8009186:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800918a:	4322      	orrs	r2, r4
 800918c:	e7e1      	b.n	8009152 <__b2d+0x4a>
 800918e:	ea44 0107 	orr.w	r1, r4, r7
 8009192:	e7de      	b.n	8009152 <__b2d+0x4a>
 8009194:	3ff00000 	.word	0x3ff00000

08009198 <__d2b>:
 8009198:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800919c:	2101      	movs	r1, #1
 800919e:	4690      	mov	r8, r2
 80091a0:	4699      	mov	r9, r3
 80091a2:	9e08      	ldr	r6, [sp, #32]
 80091a4:	f7ff fc1e 	bl	80089e4 <_Balloc>
 80091a8:	4604      	mov	r4, r0
 80091aa:	b930      	cbnz	r0, 80091ba <__d2b+0x22>
 80091ac:	4602      	mov	r2, r0
 80091ae:	f240 310f 	movw	r1, #783	@ 0x30f
 80091b2:	4b23      	ldr	r3, [pc, #140]	@ (8009240 <__d2b+0xa8>)
 80091b4:	4823      	ldr	r0, [pc, #140]	@ (8009244 <__d2b+0xac>)
 80091b6:	f001 fb35 	bl	800a824 <__assert_func>
 80091ba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80091be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091c2:	b10d      	cbz	r5, 80091c8 <__d2b+0x30>
 80091c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091c8:	9301      	str	r3, [sp, #4]
 80091ca:	f1b8 0300 	subs.w	r3, r8, #0
 80091ce:	d024      	beq.n	800921a <__d2b+0x82>
 80091d0:	4668      	mov	r0, sp
 80091d2:	9300      	str	r3, [sp, #0]
 80091d4:	f7ff fd17 	bl	8008c06 <__lo0bits>
 80091d8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80091dc:	b1d8      	cbz	r0, 8009216 <__d2b+0x7e>
 80091de:	f1c0 0320 	rsb	r3, r0, #32
 80091e2:	fa02 f303 	lsl.w	r3, r2, r3
 80091e6:	430b      	orrs	r3, r1
 80091e8:	40c2      	lsrs	r2, r0
 80091ea:	6163      	str	r3, [r4, #20]
 80091ec:	9201      	str	r2, [sp, #4]
 80091ee:	9b01      	ldr	r3, [sp, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	bf0c      	ite	eq
 80091f4:	2201      	moveq	r2, #1
 80091f6:	2202      	movne	r2, #2
 80091f8:	61a3      	str	r3, [r4, #24]
 80091fa:	6122      	str	r2, [r4, #16]
 80091fc:	b1ad      	cbz	r5, 800922a <__d2b+0x92>
 80091fe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009202:	4405      	add	r5, r0
 8009204:	6035      	str	r5, [r6, #0]
 8009206:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800920a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800920c:	6018      	str	r0, [r3, #0]
 800920e:	4620      	mov	r0, r4
 8009210:	b002      	add	sp, #8
 8009212:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8009216:	6161      	str	r1, [r4, #20]
 8009218:	e7e9      	b.n	80091ee <__d2b+0x56>
 800921a:	a801      	add	r0, sp, #4
 800921c:	f7ff fcf3 	bl	8008c06 <__lo0bits>
 8009220:	9b01      	ldr	r3, [sp, #4]
 8009222:	2201      	movs	r2, #1
 8009224:	6163      	str	r3, [r4, #20]
 8009226:	3020      	adds	r0, #32
 8009228:	e7e7      	b.n	80091fa <__d2b+0x62>
 800922a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800922e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009232:	6030      	str	r0, [r6, #0]
 8009234:	6918      	ldr	r0, [r3, #16]
 8009236:	f7ff fcc7 	bl	8008bc8 <__hi0bits>
 800923a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800923e:	e7e4      	b.n	800920a <__d2b+0x72>
 8009240:	0800bb1f 	.word	0x0800bb1f
 8009244:	0800bb30 	.word	0x0800bb30

08009248 <__ratio>:
 8009248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800924c:	b085      	sub	sp, #20
 800924e:	e9cd 1000 	strd	r1, r0, [sp]
 8009252:	a902      	add	r1, sp, #8
 8009254:	f7ff ff58 	bl	8009108 <__b2d>
 8009258:	468b      	mov	fp, r1
 800925a:	4606      	mov	r6, r0
 800925c:	460f      	mov	r7, r1
 800925e:	9800      	ldr	r0, [sp, #0]
 8009260:	a903      	add	r1, sp, #12
 8009262:	f7ff ff51 	bl	8009108 <__b2d>
 8009266:	460d      	mov	r5, r1
 8009268:	9b01      	ldr	r3, [sp, #4]
 800926a:	4689      	mov	r9, r1
 800926c:	6919      	ldr	r1, [r3, #16]
 800926e:	9b00      	ldr	r3, [sp, #0]
 8009270:	4604      	mov	r4, r0
 8009272:	691b      	ldr	r3, [r3, #16]
 8009274:	4630      	mov	r0, r6
 8009276:	1ac9      	subs	r1, r1, r3
 8009278:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800927c:	1a9b      	subs	r3, r3, r2
 800927e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009282:	2b00      	cmp	r3, #0
 8009284:	bfcd      	iteet	gt
 8009286:	463a      	movgt	r2, r7
 8009288:	462a      	movle	r2, r5
 800928a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800928e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009292:	bfd8      	it	le
 8009294:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009298:	464b      	mov	r3, r9
 800929a:	4622      	mov	r2, r4
 800929c:	4659      	mov	r1, fp
 800929e:	f7f7 fa45 	bl	800072c <__aeabi_ddiv>
 80092a2:	b005      	add	sp, #20
 80092a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080092a8 <__copybits>:
 80092a8:	3901      	subs	r1, #1
 80092aa:	b570      	push	{r4, r5, r6, lr}
 80092ac:	1149      	asrs	r1, r1, #5
 80092ae:	6914      	ldr	r4, [r2, #16]
 80092b0:	3101      	adds	r1, #1
 80092b2:	f102 0314 	add.w	r3, r2, #20
 80092b6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80092ba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80092be:	1f05      	subs	r5, r0, #4
 80092c0:	42a3      	cmp	r3, r4
 80092c2:	d30c      	bcc.n	80092de <__copybits+0x36>
 80092c4:	1aa3      	subs	r3, r4, r2
 80092c6:	3b11      	subs	r3, #17
 80092c8:	f023 0303 	bic.w	r3, r3, #3
 80092cc:	3211      	adds	r2, #17
 80092ce:	42a2      	cmp	r2, r4
 80092d0:	bf88      	it	hi
 80092d2:	2300      	movhi	r3, #0
 80092d4:	4418      	add	r0, r3
 80092d6:	2300      	movs	r3, #0
 80092d8:	4288      	cmp	r0, r1
 80092da:	d305      	bcc.n	80092e8 <__copybits+0x40>
 80092dc:	bd70      	pop	{r4, r5, r6, pc}
 80092de:	f853 6b04 	ldr.w	r6, [r3], #4
 80092e2:	f845 6f04 	str.w	r6, [r5, #4]!
 80092e6:	e7eb      	b.n	80092c0 <__copybits+0x18>
 80092e8:	f840 3b04 	str.w	r3, [r0], #4
 80092ec:	e7f4      	b.n	80092d8 <__copybits+0x30>

080092ee <__any_on>:
 80092ee:	f100 0214 	add.w	r2, r0, #20
 80092f2:	6900      	ldr	r0, [r0, #16]
 80092f4:	114b      	asrs	r3, r1, #5
 80092f6:	4298      	cmp	r0, r3
 80092f8:	b510      	push	{r4, lr}
 80092fa:	db11      	blt.n	8009320 <__any_on+0x32>
 80092fc:	dd0a      	ble.n	8009314 <__any_on+0x26>
 80092fe:	f011 011f 	ands.w	r1, r1, #31
 8009302:	d007      	beq.n	8009314 <__any_on+0x26>
 8009304:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009308:	fa24 f001 	lsr.w	r0, r4, r1
 800930c:	fa00 f101 	lsl.w	r1, r0, r1
 8009310:	428c      	cmp	r4, r1
 8009312:	d10b      	bne.n	800932c <__any_on+0x3e>
 8009314:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009318:	4293      	cmp	r3, r2
 800931a:	d803      	bhi.n	8009324 <__any_on+0x36>
 800931c:	2000      	movs	r0, #0
 800931e:	bd10      	pop	{r4, pc}
 8009320:	4603      	mov	r3, r0
 8009322:	e7f7      	b.n	8009314 <__any_on+0x26>
 8009324:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009328:	2900      	cmp	r1, #0
 800932a:	d0f5      	beq.n	8009318 <__any_on+0x2a>
 800932c:	2001      	movs	r0, #1
 800932e:	e7f6      	b.n	800931e <__any_on+0x30>

08009330 <sulp>:
 8009330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009334:	460f      	mov	r7, r1
 8009336:	4690      	mov	r8, r2
 8009338:	f7ff fec6 	bl	80090c8 <__ulp>
 800933c:	4604      	mov	r4, r0
 800933e:	460d      	mov	r5, r1
 8009340:	f1b8 0f00 	cmp.w	r8, #0
 8009344:	d011      	beq.n	800936a <sulp+0x3a>
 8009346:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800934a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800934e:	2b00      	cmp	r3, #0
 8009350:	dd0b      	ble.n	800936a <sulp+0x3a>
 8009352:	2400      	movs	r4, #0
 8009354:	051b      	lsls	r3, r3, #20
 8009356:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800935a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800935e:	4622      	mov	r2, r4
 8009360:	462b      	mov	r3, r5
 8009362:	f7f7 f8b9 	bl	80004d8 <__aeabi_dmul>
 8009366:	4604      	mov	r4, r0
 8009368:	460d      	mov	r5, r1
 800936a:	4620      	mov	r0, r4
 800936c:	4629      	mov	r1, r5
 800936e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009372:	0000      	movs	r0, r0
 8009374:	0000      	movs	r0, r0
	...

08009378 <_strtod_l>:
 8009378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800937c:	b09f      	sub	sp, #124	@ 0x7c
 800937e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009380:	2200      	movs	r2, #0
 8009382:	460c      	mov	r4, r1
 8009384:	921a      	str	r2, [sp, #104]	@ 0x68
 8009386:	f04f 0a00 	mov.w	sl, #0
 800938a:	f04f 0b00 	mov.w	fp, #0
 800938e:	460a      	mov	r2, r1
 8009390:	9005      	str	r0, [sp, #20]
 8009392:	9219      	str	r2, [sp, #100]	@ 0x64
 8009394:	7811      	ldrb	r1, [r2, #0]
 8009396:	292b      	cmp	r1, #43	@ 0x2b
 8009398:	d048      	beq.n	800942c <_strtod_l+0xb4>
 800939a:	d836      	bhi.n	800940a <_strtod_l+0x92>
 800939c:	290d      	cmp	r1, #13
 800939e:	d830      	bhi.n	8009402 <_strtod_l+0x8a>
 80093a0:	2908      	cmp	r1, #8
 80093a2:	d830      	bhi.n	8009406 <_strtod_l+0x8e>
 80093a4:	2900      	cmp	r1, #0
 80093a6:	d039      	beq.n	800941c <_strtod_l+0xa4>
 80093a8:	2200      	movs	r2, #0
 80093aa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80093ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80093ae:	782a      	ldrb	r2, [r5, #0]
 80093b0:	2a30      	cmp	r2, #48	@ 0x30
 80093b2:	f040 80b1 	bne.w	8009518 <_strtod_l+0x1a0>
 80093b6:	786a      	ldrb	r2, [r5, #1]
 80093b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80093bc:	2a58      	cmp	r2, #88	@ 0x58
 80093be:	d16c      	bne.n	800949a <_strtod_l+0x122>
 80093c0:	9302      	str	r3, [sp, #8]
 80093c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093c4:	4a8e      	ldr	r2, [pc, #568]	@ (8009600 <_strtod_l+0x288>)
 80093c6:	9301      	str	r3, [sp, #4]
 80093c8:	ab1a      	add	r3, sp, #104	@ 0x68
 80093ca:	9300      	str	r3, [sp, #0]
 80093cc:	9805      	ldr	r0, [sp, #20]
 80093ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80093d0:	a919      	add	r1, sp, #100	@ 0x64
 80093d2:	f001 fac1 	bl	800a958 <__gethex>
 80093d6:	f010 060f 	ands.w	r6, r0, #15
 80093da:	4604      	mov	r4, r0
 80093dc:	d005      	beq.n	80093ea <_strtod_l+0x72>
 80093de:	2e06      	cmp	r6, #6
 80093e0:	d126      	bne.n	8009430 <_strtod_l+0xb8>
 80093e2:	2300      	movs	r3, #0
 80093e4:	3501      	adds	r5, #1
 80093e6:	9519      	str	r5, [sp, #100]	@ 0x64
 80093e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f040 8584 	bne.w	8009efa <_strtod_l+0xb82>
 80093f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093f4:	b1bb      	cbz	r3, 8009426 <_strtod_l+0xae>
 80093f6:	4650      	mov	r0, sl
 80093f8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80093fc:	b01f      	add	sp, #124	@ 0x7c
 80093fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009402:	2920      	cmp	r1, #32
 8009404:	d1d0      	bne.n	80093a8 <_strtod_l+0x30>
 8009406:	3201      	adds	r2, #1
 8009408:	e7c3      	b.n	8009392 <_strtod_l+0x1a>
 800940a:	292d      	cmp	r1, #45	@ 0x2d
 800940c:	d1cc      	bne.n	80093a8 <_strtod_l+0x30>
 800940e:	2101      	movs	r1, #1
 8009410:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009412:	1c51      	adds	r1, r2, #1
 8009414:	9119      	str	r1, [sp, #100]	@ 0x64
 8009416:	7852      	ldrb	r2, [r2, #1]
 8009418:	2a00      	cmp	r2, #0
 800941a:	d1c7      	bne.n	80093ac <_strtod_l+0x34>
 800941c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800941e:	9419      	str	r4, [sp, #100]	@ 0x64
 8009420:	2b00      	cmp	r3, #0
 8009422:	f040 8568 	bne.w	8009ef6 <_strtod_l+0xb7e>
 8009426:	4650      	mov	r0, sl
 8009428:	4659      	mov	r1, fp
 800942a:	e7e7      	b.n	80093fc <_strtod_l+0x84>
 800942c:	2100      	movs	r1, #0
 800942e:	e7ef      	b.n	8009410 <_strtod_l+0x98>
 8009430:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009432:	b13a      	cbz	r2, 8009444 <_strtod_l+0xcc>
 8009434:	2135      	movs	r1, #53	@ 0x35
 8009436:	a81c      	add	r0, sp, #112	@ 0x70
 8009438:	f7ff ff36 	bl	80092a8 <__copybits>
 800943c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800943e:	9805      	ldr	r0, [sp, #20]
 8009440:	f7ff fb10 	bl	8008a64 <_Bfree>
 8009444:	3e01      	subs	r6, #1
 8009446:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009448:	2e04      	cmp	r6, #4
 800944a:	d806      	bhi.n	800945a <_strtod_l+0xe2>
 800944c:	e8df f006 	tbb	[pc, r6]
 8009450:	201d0314 	.word	0x201d0314
 8009454:	14          	.byte	0x14
 8009455:	00          	.byte	0x00
 8009456:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800945a:	05e1      	lsls	r1, r4, #23
 800945c:	bf48      	it	mi
 800945e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009462:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009466:	0d1b      	lsrs	r3, r3, #20
 8009468:	051b      	lsls	r3, r3, #20
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1bd      	bne.n	80093ea <_strtod_l+0x72>
 800946e:	f7fe fb1d 	bl	8007aac <__errno>
 8009472:	2322      	movs	r3, #34	@ 0x22
 8009474:	6003      	str	r3, [r0, #0]
 8009476:	e7b8      	b.n	80093ea <_strtod_l+0x72>
 8009478:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800947c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009480:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009484:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009488:	e7e7      	b.n	800945a <_strtod_l+0xe2>
 800948a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8009604 <_strtod_l+0x28c>
 800948e:	e7e4      	b.n	800945a <_strtod_l+0xe2>
 8009490:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009494:	f04f 3aff 	mov.w	sl, #4294967295
 8009498:	e7df      	b.n	800945a <_strtod_l+0xe2>
 800949a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800949c:	1c5a      	adds	r2, r3, #1
 800949e:	9219      	str	r2, [sp, #100]	@ 0x64
 80094a0:	785b      	ldrb	r3, [r3, #1]
 80094a2:	2b30      	cmp	r3, #48	@ 0x30
 80094a4:	d0f9      	beq.n	800949a <_strtod_l+0x122>
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d09f      	beq.n	80093ea <_strtod_l+0x72>
 80094aa:	2301      	movs	r3, #1
 80094ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80094ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094b0:	220a      	movs	r2, #10
 80094b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80094b4:	2300      	movs	r3, #0
 80094b6:	461f      	mov	r7, r3
 80094b8:	9308      	str	r3, [sp, #32]
 80094ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80094bc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80094be:	7805      	ldrb	r5, [r0, #0]
 80094c0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80094c4:	b2d9      	uxtb	r1, r3
 80094c6:	2909      	cmp	r1, #9
 80094c8:	d928      	bls.n	800951c <_strtod_l+0x1a4>
 80094ca:	2201      	movs	r2, #1
 80094cc:	494e      	ldr	r1, [pc, #312]	@ (8009608 <_strtod_l+0x290>)
 80094ce:	f001 f981 	bl	800a7d4 <strncmp>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	d032      	beq.n	800953c <_strtod_l+0x1c4>
 80094d6:	2000      	movs	r0, #0
 80094d8:	462a      	mov	r2, r5
 80094da:	4681      	mov	r9, r0
 80094dc:	463d      	mov	r5, r7
 80094de:	4603      	mov	r3, r0
 80094e0:	2a65      	cmp	r2, #101	@ 0x65
 80094e2:	d001      	beq.n	80094e8 <_strtod_l+0x170>
 80094e4:	2a45      	cmp	r2, #69	@ 0x45
 80094e6:	d114      	bne.n	8009512 <_strtod_l+0x19a>
 80094e8:	b91d      	cbnz	r5, 80094f2 <_strtod_l+0x17a>
 80094ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094ec:	4302      	orrs	r2, r0
 80094ee:	d095      	beq.n	800941c <_strtod_l+0xa4>
 80094f0:	2500      	movs	r5, #0
 80094f2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80094f4:	1c62      	adds	r2, r4, #1
 80094f6:	9219      	str	r2, [sp, #100]	@ 0x64
 80094f8:	7862      	ldrb	r2, [r4, #1]
 80094fa:	2a2b      	cmp	r2, #43	@ 0x2b
 80094fc:	d077      	beq.n	80095ee <_strtod_l+0x276>
 80094fe:	2a2d      	cmp	r2, #45	@ 0x2d
 8009500:	d07b      	beq.n	80095fa <_strtod_l+0x282>
 8009502:	f04f 0c00 	mov.w	ip, #0
 8009506:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800950a:	2909      	cmp	r1, #9
 800950c:	f240 8082 	bls.w	8009614 <_strtod_l+0x29c>
 8009510:	9419      	str	r4, [sp, #100]	@ 0x64
 8009512:	f04f 0800 	mov.w	r8, #0
 8009516:	e0a2      	b.n	800965e <_strtod_l+0x2e6>
 8009518:	2300      	movs	r3, #0
 800951a:	e7c7      	b.n	80094ac <_strtod_l+0x134>
 800951c:	2f08      	cmp	r7, #8
 800951e:	bfd5      	itete	le
 8009520:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009522:	9908      	ldrgt	r1, [sp, #32]
 8009524:	fb02 3301 	mlale	r3, r2, r1, r3
 8009528:	fb02 3301 	mlagt	r3, r2, r1, r3
 800952c:	f100 0001 	add.w	r0, r0, #1
 8009530:	bfd4      	ite	le
 8009532:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009534:	9308      	strgt	r3, [sp, #32]
 8009536:	3701      	adds	r7, #1
 8009538:	9019      	str	r0, [sp, #100]	@ 0x64
 800953a:	e7bf      	b.n	80094bc <_strtod_l+0x144>
 800953c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800953e:	1c5a      	adds	r2, r3, #1
 8009540:	9219      	str	r2, [sp, #100]	@ 0x64
 8009542:	785a      	ldrb	r2, [r3, #1]
 8009544:	b37f      	cbz	r7, 80095a6 <_strtod_l+0x22e>
 8009546:	4681      	mov	r9, r0
 8009548:	463d      	mov	r5, r7
 800954a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800954e:	2b09      	cmp	r3, #9
 8009550:	d912      	bls.n	8009578 <_strtod_l+0x200>
 8009552:	2301      	movs	r3, #1
 8009554:	e7c4      	b.n	80094e0 <_strtod_l+0x168>
 8009556:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009558:	3001      	adds	r0, #1
 800955a:	1c5a      	adds	r2, r3, #1
 800955c:	9219      	str	r2, [sp, #100]	@ 0x64
 800955e:	785a      	ldrb	r2, [r3, #1]
 8009560:	2a30      	cmp	r2, #48	@ 0x30
 8009562:	d0f8      	beq.n	8009556 <_strtod_l+0x1de>
 8009564:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009568:	2b08      	cmp	r3, #8
 800956a:	f200 84cb 	bhi.w	8009f04 <_strtod_l+0xb8c>
 800956e:	4681      	mov	r9, r0
 8009570:	2000      	movs	r0, #0
 8009572:	4605      	mov	r5, r0
 8009574:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009576:	930c      	str	r3, [sp, #48]	@ 0x30
 8009578:	3a30      	subs	r2, #48	@ 0x30
 800957a:	f100 0301 	add.w	r3, r0, #1
 800957e:	d02a      	beq.n	80095d6 <_strtod_l+0x25e>
 8009580:	4499      	add	r9, r3
 8009582:	210a      	movs	r1, #10
 8009584:	462b      	mov	r3, r5
 8009586:	eb00 0c05 	add.w	ip, r0, r5
 800958a:	4563      	cmp	r3, ip
 800958c:	d10d      	bne.n	80095aa <_strtod_l+0x232>
 800958e:	1c69      	adds	r1, r5, #1
 8009590:	4401      	add	r1, r0
 8009592:	4428      	add	r0, r5
 8009594:	2808      	cmp	r0, #8
 8009596:	dc16      	bgt.n	80095c6 <_strtod_l+0x24e>
 8009598:	230a      	movs	r3, #10
 800959a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800959c:	fb03 2300 	mla	r3, r3, r0, r2
 80095a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80095a2:	2300      	movs	r3, #0
 80095a4:	e018      	b.n	80095d8 <_strtod_l+0x260>
 80095a6:	4638      	mov	r0, r7
 80095a8:	e7da      	b.n	8009560 <_strtod_l+0x1e8>
 80095aa:	2b08      	cmp	r3, #8
 80095ac:	f103 0301 	add.w	r3, r3, #1
 80095b0:	dc03      	bgt.n	80095ba <_strtod_l+0x242>
 80095b2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80095b4:	434e      	muls	r6, r1
 80095b6:	960a      	str	r6, [sp, #40]	@ 0x28
 80095b8:	e7e7      	b.n	800958a <_strtod_l+0x212>
 80095ba:	2b10      	cmp	r3, #16
 80095bc:	bfde      	ittt	le
 80095be:	9e08      	ldrle	r6, [sp, #32]
 80095c0:	434e      	mulle	r6, r1
 80095c2:	9608      	strle	r6, [sp, #32]
 80095c4:	e7e1      	b.n	800958a <_strtod_l+0x212>
 80095c6:	280f      	cmp	r0, #15
 80095c8:	dceb      	bgt.n	80095a2 <_strtod_l+0x22a>
 80095ca:	230a      	movs	r3, #10
 80095cc:	9808      	ldr	r0, [sp, #32]
 80095ce:	fb03 2300 	mla	r3, r3, r0, r2
 80095d2:	9308      	str	r3, [sp, #32]
 80095d4:	e7e5      	b.n	80095a2 <_strtod_l+0x22a>
 80095d6:	4629      	mov	r1, r5
 80095d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80095da:	460d      	mov	r5, r1
 80095dc:	1c50      	adds	r0, r2, #1
 80095de:	9019      	str	r0, [sp, #100]	@ 0x64
 80095e0:	7852      	ldrb	r2, [r2, #1]
 80095e2:	4618      	mov	r0, r3
 80095e4:	e7b1      	b.n	800954a <_strtod_l+0x1d2>
 80095e6:	f04f 0900 	mov.w	r9, #0
 80095ea:	2301      	movs	r3, #1
 80095ec:	e77d      	b.n	80094ea <_strtod_l+0x172>
 80095ee:	f04f 0c00 	mov.w	ip, #0
 80095f2:	1ca2      	adds	r2, r4, #2
 80095f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80095f6:	78a2      	ldrb	r2, [r4, #2]
 80095f8:	e785      	b.n	8009506 <_strtod_l+0x18e>
 80095fa:	f04f 0c01 	mov.w	ip, #1
 80095fe:	e7f8      	b.n	80095f2 <_strtod_l+0x27a>
 8009600:	0800bca0 	.word	0x0800bca0
 8009604:	7ff00000 	.word	0x7ff00000
 8009608:	0800bc88 	.word	0x0800bc88
 800960c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800960e:	1c51      	adds	r1, r2, #1
 8009610:	9119      	str	r1, [sp, #100]	@ 0x64
 8009612:	7852      	ldrb	r2, [r2, #1]
 8009614:	2a30      	cmp	r2, #48	@ 0x30
 8009616:	d0f9      	beq.n	800960c <_strtod_l+0x294>
 8009618:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800961c:	2908      	cmp	r1, #8
 800961e:	f63f af78 	bhi.w	8009512 <_strtod_l+0x19a>
 8009622:	f04f 080a 	mov.w	r8, #10
 8009626:	3a30      	subs	r2, #48	@ 0x30
 8009628:	920e      	str	r2, [sp, #56]	@ 0x38
 800962a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800962c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800962e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009630:	1c56      	adds	r6, r2, #1
 8009632:	9619      	str	r6, [sp, #100]	@ 0x64
 8009634:	7852      	ldrb	r2, [r2, #1]
 8009636:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800963a:	f1be 0f09 	cmp.w	lr, #9
 800963e:	d939      	bls.n	80096b4 <_strtod_l+0x33c>
 8009640:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009642:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009646:	1a76      	subs	r6, r6, r1
 8009648:	2e08      	cmp	r6, #8
 800964a:	dc03      	bgt.n	8009654 <_strtod_l+0x2dc>
 800964c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800964e:	4588      	cmp	r8, r1
 8009650:	bfa8      	it	ge
 8009652:	4688      	movge	r8, r1
 8009654:	f1bc 0f00 	cmp.w	ip, #0
 8009658:	d001      	beq.n	800965e <_strtod_l+0x2e6>
 800965a:	f1c8 0800 	rsb	r8, r8, #0
 800965e:	2d00      	cmp	r5, #0
 8009660:	d14e      	bne.n	8009700 <_strtod_l+0x388>
 8009662:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009664:	4308      	orrs	r0, r1
 8009666:	f47f aec0 	bne.w	80093ea <_strtod_l+0x72>
 800966a:	2b00      	cmp	r3, #0
 800966c:	f47f aed6 	bne.w	800941c <_strtod_l+0xa4>
 8009670:	2a69      	cmp	r2, #105	@ 0x69
 8009672:	d028      	beq.n	80096c6 <_strtod_l+0x34e>
 8009674:	dc25      	bgt.n	80096c2 <_strtod_l+0x34a>
 8009676:	2a49      	cmp	r2, #73	@ 0x49
 8009678:	d025      	beq.n	80096c6 <_strtod_l+0x34e>
 800967a:	2a4e      	cmp	r2, #78	@ 0x4e
 800967c:	f47f aece 	bne.w	800941c <_strtod_l+0xa4>
 8009680:	499a      	ldr	r1, [pc, #616]	@ (80098ec <_strtod_l+0x574>)
 8009682:	a819      	add	r0, sp, #100	@ 0x64
 8009684:	f001 fb8a 	bl	800ad9c <__match>
 8009688:	2800      	cmp	r0, #0
 800968a:	f43f aec7 	beq.w	800941c <_strtod_l+0xa4>
 800968e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009690:	781b      	ldrb	r3, [r3, #0]
 8009692:	2b28      	cmp	r3, #40	@ 0x28
 8009694:	d12e      	bne.n	80096f4 <_strtod_l+0x37c>
 8009696:	4996      	ldr	r1, [pc, #600]	@ (80098f0 <_strtod_l+0x578>)
 8009698:	aa1c      	add	r2, sp, #112	@ 0x70
 800969a:	a819      	add	r0, sp, #100	@ 0x64
 800969c:	f001 fb92 	bl	800adc4 <__hexnan>
 80096a0:	2805      	cmp	r0, #5
 80096a2:	d127      	bne.n	80096f4 <_strtod_l+0x37c>
 80096a4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80096a6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80096aa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80096ae:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80096b2:	e69a      	b.n	80093ea <_strtod_l+0x72>
 80096b4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80096b6:	fb08 2101 	mla	r1, r8, r1, r2
 80096ba:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80096be:	920e      	str	r2, [sp, #56]	@ 0x38
 80096c0:	e7b5      	b.n	800962e <_strtod_l+0x2b6>
 80096c2:	2a6e      	cmp	r2, #110	@ 0x6e
 80096c4:	e7da      	b.n	800967c <_strtod_l+0x304>
 80096c6:	498b      	ldr	r1, [pc, #556]	@ (80098f4 <_strtod_l+0x57c>)
 80096c8:	a819      	add	r0, sp, #100	@ 0x64
 80096ca:	f001 fb67 	bl	800ad9c <__match>
 80096ce:	2800      	cmp	r0, #0
 80096d0:	f43f aea4 	beq.w	800941c <_strtod_l+0xa4>
 80096d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096d6:	4988      	ldr	r1, [pc, #544]	@ (80098f8 <_strtod_l+0x580>)
 80096d8:	3b01      	subs	r3, #1
 80096da:	a819      	add	r0, sp, #100	@ 0x64
 80096dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80096de:	f001 fb5d 	bl	800ad9c <__match>
 80096e2:	b910      	cbnz	r0, 80096ea <_strtod_l+0x372>
 80096e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096e6:	3301      	adds	r3, #1
 80096e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80096ea:	f04f 0a00 	mov.w	sl, #0
 80096ee:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80098fc <_strtod_l+0x584>
 80096f2:	e67a      	b.n	80093ea <_strtod_l+0x72>
 80096f4:	4882      	ldr	r0, [pc, #520]	@ (8009900 <_strtod_l+0x588>)
 80096f6:	f001 f88f 	bl	800a818 <nan>
 80096fa:	4682      	mov	sl, r0
 80096fc:	468b      	mov	fp, r1
 80096fe:	e674      	b.n	80093ea <_strtod_l+0x72>
 8009700:	eba8 0309 	sub.w	r3, r8, r9
 8009704:	2f00      	cmp	r7, #0
 8009706:	bf08      	it	eq
 8009708:	462f      	moveq	r7, r5
 800970a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800970c:	2d10      	cmp	r5, #16
 800970e:	462c      	mov	r4, r5
 8009710:	9309      	str	r3, [sp, #36]	@ 0x24
 8009712:	bfa8      	it	ge
 8009714:	2410      	movge	r4, #16
 8009716:	f7f6 fe65 	bl	80003e4 <__aeabi_ui2d>
 800971a:	2d09      	cmp	r5, #9
 800971c:	4682      	mov	sl, r0
 800971e:	468b      	mov	fp, r1
 8009720:	dc11      	bgt.n	8009746 <_strtod_l+0x3ce>
 8009722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009724:	2b00      	cmp	r3, #0
 8009726:	f43f ae60 	beq.w	80093ea <_strtod_l+0x72>
 800972a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800972c:	dd76      	ble.n	800981c <_strtod_l+0x4a4>
 800972e:	2b16      	cmp	r3, #22
 8009730:	dc5d      	bgt.n	80097ee <_strtod_l+0x476>
 8009732:	4974      	ldr	r1, [pc, #464]	@ (8009904 <_strtod_l+0x58c>)
 8009734:	4652      	mov	r2, sl
 8009736:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800973a:	465b      	mov	r3, fp
 800973c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009740:	f7f6 feca 	bl	80004d8 <__aeabi_dmul>
 8009744:	e7d9      	b.n	80096fa <_strtod_l+0x382>
 8009746:	4b6f      	ldr	r3, [pc, #444]	@ (8009904 <_strtod_l+0x58c>)
 8009748:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800974c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009750:	f7f6 fec2 	bl	80004d8 <__aeabi_dmul>
 8009754:	4682      	mov	sl, r0
 8009756:	9808      	ldr	r0, [sp, #32]
 8009758:	468b      	mov	fp, r1
 800975a:	f7f6 fe43 	bl	80003e4 <__aeabi_ui2d>
 800975e:	4602      	mov	r2, r0
 8009760:	460b      	mov	r3, r1
 8009762:	4650      	mov	r0, sl
 8009764:	4659      	mov	r1, fp
 8009766:	f7f6 fd01 	bl	800016c <__adddf3>
 800976a:	2d0f      	cmp	r5, #15
 800976c:	4682      	mov	sl, r0
 800976e:	468b      	mov	fp, r1
 8009770:	ddd7      	ble.n	8009722 <_strtod_l+0x3aa>
 8009772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009774:	1b2c      	subs	r4, r5, r4
 8009776:	441c      	add	r4, r3
 8009778:	2c00      	cmp	r4, #0
 800977a:	f340 8096 	ble.w	80098aa <_strtod_l+0x532>
 800977e:	f014 030f 	ands.w	r3, r4, #15
 8009782:	d00a      	beq.n	800979a <_strtod_l+0x422>
 8009784:	495f      	ldr	r1, [pc, #380]	@ (8009904 <_strtod_l+0x58c>)
 8009786:	4652      	mov	r2, sl
 8009788:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800978c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009790:	465b      	mov	r3, fp
 8009792:	f7f6 fea1 	bl	80004d8 <__aeabi_dmul>
 8009796:	4682      	mov	sl, r0
 8009798:	468b      	mov	fp, r1
 800979a:	f034 040f 	bics.w	r4, r4, #15
 800979e:	d073      	beq.n	8009888 <_strtod_l+0x510>
 80097a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80097a4:	dd48      	ble.n	8009838 <_strtod_l+0x4c0>
 80097a6:	2400      	movs	r4, #0
 80097a8:	46a0      	mov	r8, r4
 80097aa:	46a1      	mov	r9, r4
 80097ac:	940a      	str	r4, [sp, #40]	@ 0x28
 80097ae:	2322      	movs	r3, #34	@ 0x22
 80097b0:	f04f 0a00 	mov.w	sl, #0
 80097b4:	9a05      	ldr	r2, [sp, #20]
 80097b6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80098fc <_strtod_l+0x584>
 80097ba:	6013      	str	r3, [r2, #0]
 80097bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097be:	2b00      	cmp	r3, #0
 80097c0:	f43f ae13 	beq.w	80093ea <_strtod_l+0x72>
 80097c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80097c6:	9805      	ldr	r0, [sp, #20]
 80097c8:	f7ff f94c 	bl	8008a64 <_Bfree>
 80097cc:	4649      	mov	r1, r9
 80097ce:	9805      	ldr	r0, [sp, #20]
 80097d0:	f7ff f948 	bl	8008a64 <_Bfree>
 80097d4:	4641      	mov	r1, r8
 80097d6:	9805      	ldr	r0, [sp, #20]
 80097d8:	f7ff f944 	bl	8008a64 <_Bfree>
 80097dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80097de:	9805      	ldr	r0, [sp, #20]
 80097e0:	f7ff f940 	bl	8008a64 <_Bfree>
 80097e4:	4621      	mov	r1, r4
 80097e6:	9805      	ldr	r0, [sp, #20]
 80097e8:	f7ff f93c 	bl	8008a64 <_Bfree>
 80097ec:	e5fd      	b.n	80093ea <_strtod_l+0x72>
 80097ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80097f4:	4293      	cmp	r3, r2
 80097f6:	dbbc      	blt.n	8009772 <_strtod_l+0x3fa>
 80097f8:	4c42      	ldr	r4, [pc, #264]	@ (8009904 <_strtod_l+0x58c>)
 80097fa:	f1c5 050f 	rsb	r5, r5, #15
 80097fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009802:	4652      	mov	r2, sl
 8009804:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009808:	465b      	mov	r3, fp
 800980a:	f7f6 fe65 	bl	80004d8 <__aeabi_dmul>
 800980e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009810:	1b5d      	subs	r5, r3, r5
 8009812:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009816:	e9d4 2300 	ldrd	r2, r3, [r4]
 800981a:	e791      	b.n	8009740 <_strtod_l+0x3c8>
 800981c:	3316      	adds	r3, #22
 800981e:	dba8      	blt.n	8009772 <_strtod_l+0x3fa>
 8009820:	4b38      	ldr	r3, [pc, #224]	@ (8009904 <_strtod_l+0x58c>)
 8009822:	eba9 0808 	sub.w	r8, r9, r8
 8009826:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800982a:	4650      	mov	r0, sl
 800982c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009830:	4659      	mov	r1, fp
 8009832:	f7f6 ff7b 	bl	800072c <__aeabi_ddiv>
 8009836:	e760      	b.n	80096fa <_strtod_l+0x382>
 8009838:	4b33      	ldr	r3, [pc, #204]	@ (8009908 <_strtod_l+0x590>)
 800983a:	4650      	mov	r0, sl
 800983c:	9308      	str	r3, [sp, #32]
 800983e:	2300      	movs	r3, #0
 8009840:	4659      	mov	r1, fp
 8009842:	461e      	mov	r6, r3
 8009844:	1124      	asrs	r4, r4, #4
 8009846:	2c01      	cmp	r4, #1
 8009848:	dc21      	bgt.n	800988e <_strtod_l+0x516>
 800984a:	b10b      	cbz	r3, 8009850 <_strtod_l+0x4d8>
 800984c:	4682      	mov	sl, r0
 800984e:	468b      	mov	fp, r1
 8009850:	492d      	ldr	r1, [pc, #180]	@ (8009908 <_strtod_l+0x590>)
 8009852:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009856:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800985a:	4652      	mov	r2, sl
 800985c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009860:	465b      	mov	r3, fp
 8009862:	f7f6 fe39 	bl	80004d8 <__aeabi_dmul>
 8009866:	4b25      	ldr	r3, [pc, #148]	@ (80098fc <_strtod_l+0x584>)
 8009868:	460a      	mov	r2, r1
 800986a:	400b      	ands	r3, r1
 800986c:	4927      	ldr	r1, [pc, #156]	@ (800990c <_strtod_l+0x594>)
 800986e:	4682      	mov	sl, r0
 8009870:	428b      	cmp	r3, r1
 8009872:	d898      	bhi.n	80097a6 <_strtod_l+0x42e>
 8009874:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009878:	428b      	cmp	r3, r1
 800987a:	bf86      	itte	hi
 800987c:	f04f 3aff 	movhi.w	sl, #4294967295
 8009880:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8009910 <_strtod_l+0x598>
 8009884:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009888:	2300      	movs	r3, #0
 800988a:	9308      	str	r3, [sp, #32]
 800988c:	e07a      	b.n	8009984 <_strtod_l+0x60c>
 800988e:	07e2      	lsls	r2, r4, #31
 8009890:	d505      	bpl.n	800989e <_strtod_l+0x526>
 8009892:	9b08      	ldr	r3, [sp, #32]
 8009894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009898:	f7f6 fe1e 	bl	80004d8 <__aeabi_dmul>
 800989c:	2301      	movs	r3, #1
 800989e:	9a08      	ldr	r2, [sp, #32]
 80098a0:	3601      	adds	r6, #1
 80098a2:	3208      	adds	r2, #8
 80098a4:	1064      	asrs	r4, r4, #1
 80098a6:	9208      	str	r2, [sp, #32]
 80098a8:	e7cd      	b.n	8009846 <_strtod_l+0x4ce>
 80098aa:	d0ed      	beq.n	8009888 <_strtod_l+0x510>
 80098ac:	4264      	negs	r4, r4
 80098ae:	f014 020f 	ands.w	r2, r4, #15
 80098b2:	d00a      	beq.n	80098ca <_strtod_l+0x552>
 80098b4:	4b13      	ldr	r3, [pc, #76]	@ (8009904 <_strtod_l+0x58c>)
 80098b6:	4650      	mov	r0, sl
 80098b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098bc:	4659      	mov	r1, fp
 80098be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c2:	f7f6 ff33 	bl	800072c <__aeabi_ddiv>
 80098c6:	4682      	mov	sl, r0
 80098c8:	468b      	mov	fp, r1
 80098ca:	1124      	asrs	r4, r4, #4
 80098cc:	d0dc      	beq.n	8009888 <_strtod_l+0x510>
 80098ce:	2c1f      	cmp	r4, #31
 80098d0:	dd20      	ble.n	8009914 <_strtod_l+0x59c>
 80098d2:	2400      	movs	r4, #0
 80098d4:	46a0      	mov	r8, r4
 80098d6:	46a1      	mov	r9, r4
 80098d8:	940a      	str	r4, [sp, #40]	@ 0x28
 80098da:	2322      	movs	r3, #34	@ 0x22
 80098dc:	9a05      	ldr	r2, [sp, #20]
 80098de:	f04f 0a00 	mov.w	sl, #0
 80098e2:	f04f 0b00 	mov.w	fp, #0
 80098e6:	6013      	str	r3, [r2, #0]
 80098e8:	e768      	b.n	80097bc <_strtod_l+0x444>
 80098ea:	bf00      	nop
 80098ec:	0800ba77 	.word	0x0800ba77
 80098f0:	0800bc8c 	.word	0x0800bc8c
 80098f4:	0800ba6f 	.word	0x0800ba6f
 80098f8:	0800baa6 	.word	0x0800baa6
 80098fc:	7ff00000 	.word	0x7ff00000
 8009900:	0800be35 	.word	0x0800be35
 8009904:	0800bbc0 	.word	0x0800bbc0
 8009908:	0800bb98 	.word	0x0800bb98
 800990c:	7ca00000 	.word	0x7ca00000
 8009910:	7fefffff 	.word	0x7fefffff
 8009914:	f014 0310 	ands.w	r3, r4, #16
 8009918:	bf18      	it	ne
 800991a:	236a      	movne	r3, #106	@ 0x6a
 800991c:	4650      	mov	r0, sl
 800991e:	9308      	str	r3, [sp, #32]
 8009920:	4659      	mov	r1, fp
 8009922:	2300      	movs	r3, #0
 8009924:	4ea9      	ldr	r6, [pc, #676]	@ (8009bcc <_strtod_l+0x854>)
 8009926:	07e2      	lsls	r2, r4, #31
 8009928:	d504      	bpl.n	8009934 <_strtod_l+0x5bc>
 800992a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800992e:	f7f6 fdd3 	bl	80004d8 <__aeabi_dmul>
 8009932:	2301      	movs	r3, #1
 8009934:	1064      	asrs	r4, r4, #1
 8009936:	f106 0608 	add.w	r6, r6, #8
 800993a:	d1f4      	bne.n	8009926 <_strtod_l+0x5ae>
 800993c:	b10b      	cbz	r3, 8009942 <_strtod_l+0x5ca>
 800993e:	4682      	mov	sl, r0
 8009940:	468b      	mov	fp, r1
 8009942:	9b08      	ldr	r3, [sp, #32]
 8009944:	b1b3      	cbz	r3, 8009974 <_strtod_l+0x5fc>
 8009946:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800994a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800994e:	2b00      	cmp	r3, #0
 8009950:	4659      	mov	r1, fp
 8009952:	dd0f      	ble.n	8009974 <_strtod_l+0x5fc>
 8009954:	2b1f      	cmp	r3, #31
 8009956:	dd57      	ble.n	8009a08 <_strtod_l+0x690>
 8009958:	2b34      	cmp	r3, #52	@ 0x34
 800995a:	bfd8      	it	le
 800995c:	f04f 33ff 	movle.w	r3, #4294967295
 8009960:	f04f 0a00 	mov.w	sl, #0
 8009964:	bfcf      	iteee	gt
 8009966:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800996a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800996e:	4093      	lslle	r3, r2
 8009970:	ea03 0b01 	andle.w	fp, r3, r1
 8009974:	2200      	movs	r2, #0
 8009976:	2300      	movs	r3, #0
 8009978:	4650      	mov	r0, sl
 800997a:	4659      	mov	r1, fp
 800997c:	f7f7 f814 	bl	80009a8 <__aeabi_dcmpeq>
 8009980:	2800      	cmp	r0, #0
 8009982:	d1a6      	bne.n	80098d2 <_strtod_l+0x55a>
 8009984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009986:	463a      	mov	r2, r7
 8009988:	9300      	str	r3, [sp, #0]
 800998a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800998c:	462b      	mov	r3, r5
 800998e:	9805      	ldr	r0, [sp, #20]
 8009990:	f7ff f8d0 	bl	8008b34 <__s2b>
 8009994:	900a      	str	r0, [sp, #40]	@ 0x28
 8009996:	2800      	cmp	r0, #0
 8009998:	f43f af05 	beq.w	80097a6 <_strtod_l+0x42e>
 800999c:	2400      	movs	r4, #0
 800999e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099a0:	eba9 0308 	sub.w	r3, r9, r8
 80099a4:	2a00      	cmp	r2, #0
 80099a6:	bfa8      	it	ge
 80099a8:	2300      	movge	r3, #0
 80099aa:	46a0      	mov	r8, r4
 80099ac:	9312      	str	r3, [sp, #72]	@ 0x48
 80099ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80099b2:	9316      	str	r3, [sp, #88]	@ 0x58
 80099b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099b6:	9805      	ldr	r0, [sp, #20]
 80099b8:	6859      	ldr	r1, [r3, #4]
 80099ba:	f7ff f813 	bl	80089e4 <_Balloc>
 80099be:	4681      	mov	r9, r0
 80099c0:	2800      	cmp	r0, #0
 80099c2:	f43f aef4 	beq.w	80097ae <_strtod_l+0x436>
 80099c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099c8:	300c      	adds	r0, #12
 80099ca:	691a      	ldr	r2, [r3, #16]
 80099cc:	f103 010c 	add.w	r1, r3, #12
 80099d0:	3202      	adds	r2, #2
 80099d2:	0092      	lsls	r2, r2, #2
 80099d4:	f7fe f8a5 	bl	8007b22 <memcpy>
 80099d8:	ab1c      	add	r3, sp, #112	@ 0x70
 80099da:	9301      	str	r3, [sp, #4]
 80099dc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80099de:	9300      	str	r3, [sp, #0]
 80099e0:	4652      	mov	r2, sl
 80099e2:	465b      	mov	r3, fp
 80099e4:	9805      	ldr	r0, [sp, #20]
 80099e6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80099ea:	f7ff fbd5 	bl	8009198 <__d2b>
 80099ee:	901a      	str	r0, [sp, #104]	@ 0x68
 80099f0:	2800      	cmp	r0, #0
 80099f2:	f43f aedc 	beq.w	80097ae <_strtod_l+0x436>
 80099f6:	2101      	movs	r1, #1
 80099f8:	9805      	ldr	r0, [sp, #20]
 80099fa:	f7ff f931 	bl	8008c60 <__i2b>
 80099fe:	4680      	mov	r8, r0
 8009a00:	b948      	cbnz	r0, 8009a16 <_strtod_l+0x69e>
 8009a02:	f04f 0800 	mov.w	r8, #0
 8009a06:	e6d2      	b.n	80097ae <_strtod_l+0x436>
 8009a08:	f04f 32ff 	mov.w	r2, #4294967295
 8009a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a10:	ea03 0a0a 	and.w	sl, r3, sl
 8009a14:	e7ae      	b.n	8009974 <_strtod_l+0x5fc>
 8009a16:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009a18:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009a1a:	2d00      	cmp	r5, #0
 8009a1c:	bfab      	itete	ge
 8009a1e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009a20:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009a22:	18ef      	addge	r7, r5, r3
 8009a24:	1b5e      	sublt	r6, r3, r5
 8009a26:	9b08      	ldr	r3, [sp, #32]
 8009a28:	bfa8      	it	ge
 8009a2a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009a2c:	eba5 0503 	sub.w	r5, r5, r3
 8009a30:	4415      	add	r5, r2
 8009a32:	4b67      	ldr	r3, [pc, #412]	@ (8009bd0 <_strtod_l+0x858>)
 8009a34:	f105 35ff 	add.w	r5, r5, #4294967295
 8009a38:	bfb8      	it	lt
 8009a3a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009a3c:	429d      	cmp	r5, r3
 8009a3e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009a42:	da50      	bge.n	8009ae6 <_strtod_l+0x76e>
 8009a44:	1b5b      	subs	r3, r3, r5
 8009a46:	2b1f      	cmp	r3, #31
 8009a48:	f04f 0101 	mov.w	r1, #1
 8009a4c:	eba2 0203 	sub.w	r2, r2, r3
 8009a50:	dc3d      	bgt.n	8009ace <_strtod_l+0x756>
 8009a52:	fa01 f303 	lsl.w	r3, r1, r3
 8009a56:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a58:	2300      	movs	r3, #0
 8009a5a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a5c:	18bd      	adds	r5, r7, r2
 8009a5e:	9b08      	ldr	r3, [sp, #32]
 8009a60:	42af      	cmp	r7, r5
 8009a62:	4416      	add	r6, r2
 8009a64:	441e      	add	r6, r3
 8009a66:	463b      	mov	r3, r7
 8009a68:	bfa8      	it	ge
 8009a6a:	462b      	movge	r3, r5
 8009a6c:	42b3      	cmp	r3, r6
 8009a6e:	bfa8      	it	ge
 8009a70:	4633      	movge	r3, r6
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	bfc2      	ittt	gt
 8009a76:	1aed      	subgt	r5, r5, r3
 8009a78:	1af6      	subgt	r6, r6, r3
 8009a7a:	1aff      	subgt	r7, r7, r3
 8009a7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	dd16      	ble.n	8009ab0 <_strtod_l+0x738>
 8009a82:	4641      	mov	r1, r8
 8009a84:	461a      	mov	r2, r3
 8009a86:	9805      	ldr	r0, [sp, #20]
 8009a88:	f7ff f9a8 	bl	8008ddc <__pow5mult>
 8009a8c:	4680      	mov	r8, r0
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d0b7      	beq.n	8009a02 <_strtod_l+0x68a>
 8009a92:	4601      	mov	r1, r0
 8009a94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009a96:	9805      	ldr	r0, [sp, #20]
 8009a98:	f7ff f8f8 	bl	8008c8c <__multiply>
 8009a9c:	900e      	str	r0, [sp, #56]	@ 0x38
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	f43f ae85 	beq.w	80097ae <_strtod_l+0x436>
 8009aa4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009aa6:	9805      	ldr	r0, [sp, #20]
 8009aa8:	f7fe ffdc 	bl	8008a64 <_Bfree>
 8009aac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009aae:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ab0:	2d00      	cmp	r5, #0
 8009ab2:	dc1d      	bgt.n	8009af0 <_strtod_l+0x778>
 8009ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	dd23      	ble.n	8009b02 <_strtod_l+0x78a>
 8009aba:	4649      	mov	r1, r9
 8009abc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009abe:	9805      	ldr	r0, [sp, #20]
 8009ac0:	f7ff f98c 	bl	8008ddc <__pow5mult>
 8009ac4:	4681      	mov	r9, r0
 8009ac6:	b9e0      	cbnz	r0, 8009b02 <_strtod_l+0x78a>
 8009ac8:	f04f 0900 	mov.w	r9, #0
 8009acc:	e66f      	b.n	80097ae <_strtod_l+0x436>
 8009ace:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009ad2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009ad6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009ada:	35e2      	adds	r5, #226	@ 0xe2
 8009adc:	fa01 f305 	lsl.w	r3, r1, r5
 8009ae0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ae2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009ae4:	e7ba      	b.n	8009a5c <_strtod_l+0x6e4>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009aea:	2301      	movs	r3, #1
 8009aec:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009aee:	e7b5      	b.n	8009a5c <_strtod_l+0x6e4>
 8009af0:	462a      	mov	r2, r5
 8009af2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009af4:	9805      	ldr	r0, [sp, #20]
 8009af6:	f7ff f9cb 	bl	8008e90 <__lshift>
 8009afa:	901a      	str	r0, [sp, #104]	@ 0x68
 8009afc:	2800      	cmp	r0, #0
 8009afe:	d1d9      	bne.n	8009ab4 <_strtod_l+0x73c>
 8009b00:	e655      	b.n	80097ae <_strtod_l+0x436>
 8009b02:	2e00      	cmp	r6, #0
 8009b04:	dd07      	ble.n	8009b16 <_strtod_l+0x79e>
 8009b06:	4649      	mov	r1, r9
 8009b08:	4632      	mov	r2, r6
 8009b0a:	9805      	ldr	r0, [sp, #20]
 8009b0c:	f7ff f9c0 	bl	8008e90 <__lshift>
 8009b10:	4681      	mov	r9, r0
 8009b12:	2800      	cmp	r0, #0
 8009b14:	d0d8      	beq.n	8009ac8 <_strtod_l+0x750>
 8009b16:	2f00      	cmp	r7, #0
 8009b18:	dd08      	ble.n	8009b2c <_strtod_l+0x7b4>
 8009b1a:	4641      	mov	r1, r8
 8009b1c:	463a      	mov	r2, r7
 8009b1e:	9805      	ldr	r0, [sp, #20]
 8009b20:	f7ff f9b6 	bl	8008e90 <__lshift>
 8009b24:	4680      	mov	r8, r0
 8009b26:	2800      	cmp	r0, #0
 8009b28:	f43f ae41 	beq.w	80097ae <_strtod_l+0x436>
 8009b2c:	464a      	mov	r2, r9
 8009b2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b30:	9805      	ldr	r0, [sp, #20]
 8009b32:	f7ff fa35 	bl	8008fa0 <__mdiff>
 8009b36:	4604      	mov	r4, r0
 8009b38:	2800      	cmp	r0, #0
 8009b3a:	f43f ae38 	beq.w	80097ae <_strtod_l+0x436>
 8009b3e:	68c3      	ldr	r3, [r0, #12]
 8009b40:	4641      	mov	r1, r8
 8009b42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b44:	2300      	movs	r3, #0
 8009b46:	60c3      	str	r3, [r0, #12]
 8009b48:	f7ff fa0e 	bl	8008f68 <__mcmp>
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	da45      	bge.n	8009bdc <_strtod_l+0x864>
 8009b50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b52:	ea53 030a 	orrs.w	r3, r3, sl
 8009b56:	d16b      	bne.n	8009c30 <_strtod_l+0x8b8>
 8009b58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d167      	bne.n	8009c30 <_strtod_l+0x8b8>
 8009b60:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b64:	0d1b      	lsrs	r3, r3, #20
 8009b66:	051b      	lsls	r3, r3, #20
 8009b68:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009b6c:	d960      	bls.n	8009c30 <_strtod_l+0x8b8>
 8009b6e:	6963      	ldr	r3, [r4, #20]
 8009b70:	b913      	cbnz	r3, 8009b78 <_strtod_l+0x800>
 8009b72:	6923      	ldr	r3, [r4, #16]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	dd5b      	ble.n	8009c30 <_strtod_l+0x8b8>
 8009b78:	4621      	mov	r1, r4
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	9805      	ldr	r0, [sp, #20]
 8009b7e:	f7ff f987 	bl	8008e90 <__lshift>
 8009b82:	4641      	mov	r1, r8
 8009b84:	4604      	mov	r4, r0
 8009b86:	f7ff f9ef 	bl	8008f68 <__mcmp>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	dd50      	ble.n	8009c30 <_strtod_l+0x8b8>
 8009b8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b92:	9a08      	ldr	r2, [sp, #32]
 8009b94:	0d1b      	lsrs	r3, r3, #20
 8009b96:	051b      	lsls	r3, r3, #20
 8009b98:	2a00      	cmp	r2, #0
 8009b9a:	d06a      	beq.n	8009c72 <_strtod_l+0x8fa>
 8009b9c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009ba0:	d867      	bhi.n	8009c72 <_strtod_l+0x8fa>
 8009ba2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009ba6:	f67f ae98 	bls.w	80098da <_strtod_l+0x562>
 8009baa:	4650      	mov	r0, sl
 8009bac:	4659      	mov	r1, fp
 8009bae:	4b09      	ldr	r3, [pc, #36]	@ (8009bd4 <_strtod_l+0x85c>)
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f7f6 fc91 	bl	80004d8 <__aeabi_dmul>
 8009bb6:	4b08      	ldr	r3, [pc, #32]	@ (8009bd8 <_strtod_l+0x860>)
 8009bb8:	4682      	mov	sl, r0
 8009bba:	400b      	ands	r3, r1
 8009bbc:	468b      	mov	fp, r1
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	f47f ae00 	bne.w	80097c4 <_strtod_l+0x44c>
 8009bc4:	2322      	movs	r3, #34	@ 0x22
 8009bc6:	9a05      	ldr	r2, [sp, #20]
 8009bc8:	6013      	str	r3, [r2, #0]
 8009bca:	e5fb      	b.n	80097c4 <_strtod_l+0x44c>
 8009bcc:	0800bcb8 	.word	0x0800bcb8
 8009bd0:	fffffc02 	.word	0xfffffc02
 8009bd4:	39500000 	.word	0x39500000
 8009bd8:	7ff00000 	.word	0x7ff00000
 8009bdc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009be0:	d165      	bne.n	8009cae <_strtod_l+0x936>
 8009be2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009be4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009be8:	b35a      	cbz	r2, 8009c42 <_strtod_l+0x8ca>
 8009bea:	4a99      	ldr	r2, [pc, #612]	@ (8009e50 <_strtod_l+0xad8>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d12b      	bne.n	8009c48 <_strtod_l+0x8d0>
 8009bf0:	9b08      	ldr	r3, [sp, #32]
 8009bf2:	4651      	mov	r1, sl
 8009bf4:	b303      	cbz	r3, 8009c38 <_strtod_l+0x8c0>
 8009bf6:	465a      	mov	r2, fp
 8009bf8:	4b96      	ldr	r3, [pc, #600]	@ (8009e54 <_strtod_l+0xadc>)
 8009bfa:	4013      	ands	r3, r2
 8009bfc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009c00:	f04f 32ff 	mov.w	r2, #4294967295
 8009c04:	d81b      	bhi.n	8009c3e <_strtod_l+0x8c6>
 8009c06:	0d1b      	lsrs	r3, r3, #20
 8009c08:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c10:	4299      	cmp	r1, r3
 8009c12:	d119      	bne.n	8009c48 <_strtod_l+0x8d0>
 8009c14:	4b90      	ldr	r3, [pc, #576]	@ (8009e58 <_strtod_l+0xae0>)
 8009c16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	d102      	bne.n	8009c22 <_strtod_l+0x8aa>
 8009c1c:	3101      	adds	r1, #1
 8009c1e:	f43f adc6 	beq.w	80097ae <_strtod_l+0x436>
 8009c22:	f04f 0a00 	mov.w	sl, #0
 8009c26:	4b8b      	ldr	r3, [pc, #556]	@ (8009e54 <_strtod_l+0xadc>)
 8009c28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c2a:	401a      	ands	r2, r3
 8009c2c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009c30:	9b08      	ldr	r3, [sp, #32]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1b9      	bne.n	8009baa <_strtod_l+0x832>
 8009c36:	e5c5      	b.n	80097c4 <_strtod_l+0x44c>
 8009c38:	f04f 33ff 	mov.w	r3, #4294967295
 8009c3c:	e7e8      	b.n	8009c10 <_strtod_l+0x898>
 8009c3e:	4613      	mov	r3, r2
 8009c40:	e7e6      	b.n	8009c10 <_strtod_l+0x898>
 8009c42:	ea53 030a 	orrs.w	r3, r3, sl
 8009c46:	d0a2      	beq.n	8009b8e <_strtod_l+0x816>
 8009c48:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c4a:	b1db      	cbz	r3, 8009c84 <_strtod_l+0x90c>
 8009c4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c4e:	4213      	tst	r3, r2
 8009c50:	d0ee      	beq.n	8009c30 <_strtod_l+0x8b8>
 8009c52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c54:	4650      	mov	r0, sl
 8009c56:	4659      	mov	r1, fp
 8009c58:	9a08      	ldr	r2, [sp, #32]
 8009c5a:	b1bb      	cbz	r3, 8009c8c <_strtod_l+0x914>
 8009c5c:	f7ff fb68 	bl	8009330 <sulp>
 8009c60:	4602      	mov	r2, r0
 8009c62:	460b      	mov	r3, r1
 8009c64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c68:	f7f6 fa80 	bl	800016c <__adddf3>
 8009c6c:	4682      	mov	sl, r0
 8009c6e:	468b      	mov	fp, r1
 8009c70:	e7de      	b.n	8009c30 <_strtod_l+0x8b8>
 8009c72:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009c76:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009c7a:	f04f 3aff 	mov.w	sl, #4294967295
 8009c7e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009c82:	e7d5      	b.n	8009c30 <_strtod_l+0x8b8>
 8009c84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c86:	ea13 0f0a 	tst.w	r3, sl
 8009c8a:	e7e1      	b.n	8009c50 <_strtod_l+0x8d8>
 8009c8c:	f7ff fb50 	bl	8009330 <sulp>
 8009c90:	4602      	mov	r2, r0
 8009c92:	460b      	mov	r3, r1
 8009c94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c98:	f7f6 fa66 	bl	8000168 <__aeabi_dsub>
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	4682      	mov	sl, r0
 8009ca2:	468b      	mov	fp, r1
 8009ca4:	f7f6 fe80 	bl	80009a8 <__aeabi_dcmpeq>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d0c1      	beq.n	8009c30 <_strtod_l+0x8b8>
 8009cac:	e615      	b.n	80098da <_strtod_l+0x562>
 8009cae:	4641      	mov	r1, r8
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	f7ff fac9 	bl	8009248 <__ratio>
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009cbc:	4606      	mov	r6, r0
 8009cbe:	460f      	mov	r7, r1
 8009cc0:	f7f6 fe86 	bl	80009d0 <__aeabi_dcmple>
 8009cc4:	2800      	cmp	r0, #0
 8009cc6:	d06d      	beq.n	8009da4 <_strtod_l+0xa2c>
 8009cc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d178      	bne.n	8009dc0 <_strtod_l+0xa48>
 8009cce:	f1ba 0f00 	cmp.w	sl, #0
 8009cd2:	d156      	bne.n	8009d82 <_strtod_l+0xa0a>
 8009cd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d158      	bne.n	8009d90 <_strtod_l+0xa18>
 8009cde:	2200      	movs	r2, #0
 8009ce0:	4630      	mov	r0, r6
 8009ce2:	4639      	mov	r1, r7
 8009ce4:	4b5d      	ldr	r3, [pc, #372]	@ (8009e5c <_strtod_l+0xae4>)
 8009ce6:	f7f6 fe69 	bl	80009bc <__aeabi_dcmplt>
 8009cea:	2800      	cmp	r0, #0
 8009cec:	d157      	bne.n	8009d9e <_strtod_l+0xa26>
 8009cee:	4630      	mov	r0, r6
 8009cf0:	4639      	mov	r1, r7
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	4b5a      	ldr	r3, [pc, #360]	@ (8009e60 <_strtod_l+0xae8>)
 8009cf6:	f7f6 fbef 	bl	80004d8 <__aeabi_dmul>
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	460f      	mov	r7, r1
 8009cfe:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009d02:	9606      	str	r6, [sp, #24]
 8009d04:	9307      	str	r3, [sp, #28]
 8009d06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d0a:	4d52      	ldr	r5, [pc, #328]	@ (8009e54 <_strtod_l+0xadc>)
 8009d0c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009d10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d12:	401d      	ands	r5, r3
 8009d14:	4b53      	ldr	r3, [pc, #332]	@ (8009e64 <_strtod_l+0xaec>)
 8009d16:	429d      	cmp	r5, r3
 8009d18:	f040 80aa 	bne.w	8009e70 <_strtod_l+0xaf8>
 8009d1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d1e:	4650      	mov	r0, sl
 8009d20:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009d24:	4659      	mov	r1, fp
 8009d26:	f7ff f9cf 	bl	80090c8 <__ulp>
 8009d2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d2e:	f7f6 fbd3 	bl	80004d8 <__aeabi_dmul>
 8009d32:	4652      	mov	r2, sl
 8009d34:	465b      	mov	r3, fp
 8009d36:	f7f6 fa19 	bl	800016c <__adddf3>
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	4945      	ldr	r1, [pc, #276]	@ (8009e54 <_strtod_l+0xadc>)
 8009d3e:	4a4a      	ldr	r2, [pc, #296]	@ (8009e68 <_strtod_l+0xaf0>)
 8009d40:	4019      	ands	r1, r3
 8009d42:	4291      	cmp	r1, r2
 8009d44:	4682      	mov	sl, r0
 8009d46:	d942      	bls.n	8009dce <_strtod_l+0xa56>
 8009d48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009d4a:	4b43      	ldr	r3, [pc, #268]	@ (8009e58 <_strtod_l+0xae0>)
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d103      	bne.n	8009d58 <_strtod_l+0x9e0>
 8009d50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d52:	3301      	adds	r3, #1
 8009d54:	f43f ad2b 	beq.w	80097ae <_strtod_l+0x436>
 8009d58:	f04f 3aff 	mov.w	sl, #4294967295
 8009d5c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8009e58 <_strtod_l+0xae0>
 8009d60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d62:	9805      	ldr	r0, [sp, #20]
 8009d64:	f7fe fe7e 	bl	8008a64 <_Bfree>
 8009d68:	4649      	mov	r1, r9
 8009d6a:	9805      	ldr	r0, [sp, #20]
 8009d6c:	f7fe fe7a 	bl	8008a64 <_Bfree>
 8009d70:	4641      	mov	r1, r8
 8009d72:	9805      	ldr	r0, [sp, #20]
 8009d74:	f7fe fe76 	bl	8008a64 <_Bfree>
 8009d78:	4621      	mov	r1, r4
 8009d7a:	9805      	ldr	r0, [sp, #20]
 8009d7c:	f7fe fe72 	bl	8008a64 <_Bfree>
 8009d80:	e618      	b.n	80099b4 <_strtod_l+0x63c>
 8009d82:	f1ba 0f01 	cmp.w	sl, #1
 8009d86:	d103      	bne.n	8009d90 <_strtod_l+0xa18>
 8009d88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	f43f ada5 	beq.w	80098da <_strtod_l+0x562>
 8009d90:	2200      	movs	r2, #0
 8009d92:	4b36      	ldr	r3, [pc, #216]	@ (8009e6c <_strtod_l+0xaf4>)
 8009d94:	2600      	movs	r6, #0
 8009d96:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009d9a:	4f30      	ldr	r7, [pc, #192]	@ (8009e5c <_strtod_l+0xae4>)
 8009d9c:	e7b3      	b.n	8009d06 <_strtod_l+0x98e>
 8009d9e:	2600      	movs	r6, #0
 8009da0:	4f2f      	ldr	r7, [pc, #188]	@ (8009e60 <_strtod_l+0xae8>)
 8009da2:	e7ac      	b.n	8009cfe <_strtod_l+0x986>
 8009da4:	4630      	mov	r0, r6
 8009da6:	4639      	mov	r1, r7
 8009da8:	4b2d      	ldr	r3, [pc, #180]	@ (8009e60 <_strtod_l+0xae8>)
 8009daa:	2200      	movs	r2, #0
 8009dac:	f7f6 fb94 	bl	80004d8 <__aeabi_dmul>
 8009db0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009db2:	4606      	mov	r6, r0
 8009db4:	460f      	mov	r7, r1
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d0a1      	beq.n	8009cfe <_strtod_l+0x986>
 8009dba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009dbe:	e7a2      	b.n	8009d06 <_strtod_l+0x98e>
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	4b26      	ldr	r3, [pc, #152]	@ (8009e5c <_strtod_l+0xae4>)
 8009dc4:	4616      	mov	r6, r2
 8009dc6:	461f      	mov	r7, r3
 8009dc8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009dcc:	e79b      	b.n	8009d06 <_strtod_l+0x98e>
 8009dce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009dd2:	9b08      	ldr	r3, [sp, #32]
 8009dd4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d1c1      	bne.n	8009d60 <_strtod_l+0x9e8>
 8009ddc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009de0:	0d1b      	lsrs	r3, r3, #20
 8009de2:	051b      	lsls	r3, r3, #20
 8009de4:	429d      	cmp	r5, r3
 8009de6:	d1bb      	bne.n	8009d60 <_strtod_l+0x9e8>
 8009de8:	4630      	mov	r0, r6
 8009dea:	4639      	mov	r1, r7
 8009dec:	f7f7 f8a8 	bl	8000f40 <__aeabi_d2lz>
 8009df0:	f7f6 fb44 	bl	800047c <__aeabi_l2d>
 8009df4:	4602      	mov	r2, r0
 8009df6:	460b      	mov	r3, r1
 8009df8:	4630      	mov	r0, r6
 8009dfa:	4639      	mov	r1, r7
 8009dfc:	f7f6 f9b4 	bl	8000168 <__aeabi_dsub>
 8009e00:	460b      	mov	r3, r1
 8009e02:	4602      	mov	r2, r0
 8009e04:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009e08:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009e0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e0e:	ea46 060a 	orr.w	r6, r6, sl
 8009e12:	431e      	orrs	r6, r3
 8009e14:	d069      	beq.n	8009eea <_strtod_l+0xb72>
 8009e16:	a30a      	add	r3, pc, #40	@ (adr r3, 8009e40 <_strtod_l+0xac8>)
 8009e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1c:	f7f6 fdce 	bl	80009bc <__aeabi_dcmplt>
 8009e20:	2800      	cmp	r0, #0
 8009e22:	f47f accf 	bne.w	80097c4 <_strtod_l+0x44c>
 8009e26:	a308      	add	r3, pc, #32	@ (adr r3, 8009e48 <_strtod_l+0xad0>)
 8009e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e30:	f7f6 fde2 	bl	80009f8 <__aeabi_dcmpgt>
 8009e34:	2800      	cmp	r0, #0
 8009e36:	d093      	beq.n	8009d60 <_strtod_l+0x9e8>
 8009e38:	e4c4      	b.n	80097c4 <_strtod_l+0x44c>
 8009e3a:	bf00      	nop
 8009e3c:	f3af 8000 	nop.w
 8009e40:	94a03595 	.word	0x94a03595
 8009e44:	3fdfffff 	.word	0x3fdfffff
 8009e48:	35afe535 	.word	0x35afe535
 8009e4c:	3fe00000 	.word	0x3fe00000
 8009e50:	000fffff 	.word	0x000fffff
 8009e54:	7ff00000 	.word	0x7ff00000
 8009e58:	7fefffff 	.word	0x7fefffff
 8009e5c:	3ff00000 	.word	0x3ff00000
 8009e60:	3fe00000 	.word	0x3fe00000
 8009e64:	7fe00000 	.word	0x7fe00000
 8009e68:	7c9fffff 	.word	0x7c9fffff
 8009e6c:	bff00000 	.word	0xbff00000
 8009e70:	9b08      	ldr	r3, [sp, #32]
 8009e72:	b323      	cbz	r3, 8009ebe <_strtod_l+0xb46>
 8009e74:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009e78:	d821      	bhi.n	8009ebe <_strtod_l+0xb46>
 8009e7a:	a327      	add	r3, pc, #156	@ (adr r3, 8009f18 <_strtod_l+0xba0>)
 8009e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e80:	4630      	mov	r0, r6
 8009e82:	4639      	mov	r1, r7
 8009e84:	f7f6 fda4 	bl	80009d0 <__aeabi_dcmple>
 8009e88:	b1a0      	cbz	r0, 8009eb4 <_strtod_l+0xb3c>
 8009e8a:	4639      	mov	r1, r7
 8009e8c:	4630      	mov	r0, r6
 8009e8e:	f7f6 fdfb 	bl	8000a88 <__aeabi_d2uiz>
 8009e92:	2801      	cmp	r0, #1
 8009e94:	bf38      	it	cc
 8009e96:	2001      	movcc	r0, #1
 8009e98:	f7f6 faa4 	bl	80003e4 <__aeabi_ui2d>
 8009e9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	460f      	mov	r7, r1
 8009ea2:	b9fb      	cbnz	r3, 8009ee4 <_strtod_l+0xb6c>
 8009ea4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ea8:	9014      	str	r0, [sp, #80]	@ 0x50
 8009eaa:	9315      	str	r3, [sp, #84]	@ 0x54
 8009eac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009eb0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009eb4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009eb6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009eba:	1b5b      	subs	r3, r3, r5
 8009ebc:	9311      	str	r3, [sp, #68]	@ 0x44
 8009ebe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ec2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ec6:	f7ff f8ff 	bl	80090c8 <__ulp>
 8009eca:	4602      	mov	r2, r0
 8009ecc:	460b      	mov	r3, r1
 8009ece:	4650      	mov	r0, sl
 8009ed0:	4659      	mov	r1, fp
 8009ed2:	f7f6 fb01 	bl	80004d8 <__aeabi_dmul>
 8009ed6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009eda:	f7f6 f947 	bl	800016c <__adddf3>
 8009ede:	4682      	mov	sl, r0
 8009ee0:	468b      	mov	fp, r1
 8009ee2:	e776      	b.n	8009dd2 <_strtod_l+0xa5a>
 8009ee4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009ee8:	e7e0      	b.n	8009eac <_strtod_l+0xb34>
 8009eea:	a30d      	add	r3, pc, #52	@ (adr r3, 8009f20 <_strtod_l+0xba8>)
 8009eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef0:	f7f6 fd64 	bl	80009bc <__aeabi_dcmplt>
 8009ef4:	e79e      	b.n	8009e34 <_strtod_l+0xabc>
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009efa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009efc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009efe:	6013      	str	r3, [r2, #0]
 8009f00:	f7ff ba77 	b.w	80093f2 <_strtod_l+0x7a>
 8009f04:	2a65      	cmp	r2, #101	@ 0x65
 8009f06:	f43f ab6e 	beq.w	80095e6 <_strtod_l+0x26e>
 8009f0a:	2a45      	cmp	r2, #69	@ 0x45
 8009f0c:	f43f ab6b 	beq.w	80095e6 <_strtod_l+0x26e>
 8009f10:	2301      	movs	r3, #1
 8009f12:	f7ff bba6 	b.w	8009662 <_strtod_l+0x2ea>
 8009f16:	bf00      	nop
 8009f18:	ffc00000 	.word	0xffc00000
 8009f1c:	41dfffff 	.word	0x41dfffff
 8009f20:	94a03595 	.word	0x94a03595
 8009f24:	3fcfffff 	.word	0x3fcfffff

08009f28 <_strtod_r>:
 8009f28:	4b01      	ldr	r3, [pc, #4]	@ (8009f30 <_strtod_r+0x8>)
 8009f2a:	f7ff ba25 	b.w	8009378 <_strtod_l>
 8009f2e:	bf00      	nop
 8009f30:	2000007c 	.word	0x2000007c

08009f34 <_strtol_l.constprop.0>:
 8009f34:	2b24      	cmp	r3, #36	@ 0x24
 8009f36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f3a:	4686      	mov	lr, r0
 8009f3c:	4690      	mov	r8, r2
 8009f3e:	d801      	bhi.n	8009f44 <_strtol_l.constprop.0+0x10>
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d106      	bne.n	8009f52 <_strtol_l.constprop.0+0x1e>
 8009f44:	f7fd fdb2 	bl	8007aac <__errno>
 8009f48:	2316      	movs	r3, #22
 8009f4a:	6003      	str	r3, [r0, #0]
 8009f4c:	2000      	movs	r0, #0
 8009f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f52:	460d      	mov	r5, r1
 8009f54:	4833      	ldr	r0, [pc, #204]	@ (800a024 <_strtol_l.constprop.0+0xf0>)
 8009f56:	462a      	mov	r2, r5
 8009f58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f5c:	5d06      	ldrb	r6, [r0, r4]
 8009f5e:	f016 0608 	ands.w	r6, r6, #8
 8009f62:	d1f8      	bne.n	8009f56 <_strtol_l.constprop.0+0x22>
 8009f64:	2c2d      	cmp	r4, #45	@ 0x2d
 8009f66:	d12d      	bne.n	8009fc4 <_strtol_l.constprop.0+0x90>
 8009f68:	2601      	movs	r6, #1
 8009f6a:	782c      	ldrb	r4, [r5, #0]
 8009f6c:	1c95      	adds	r5, r2, #2
 8009f6e:	f033 0210 	bics.w	r2, r3, #16
 8009f72:	d109      	bne.n	8009f88 <_strtol_l.constprop.0+0x54>
 8009f74:	2c30      	cmp	r4, #48	@ 0x30
 8009f76:	d12a      	bne.n	8009fce <_strtol_l.constprop.0+0x9a>
 8009f78:	782a      	ldrb	r2, [r5, #0]
 8009f7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009f7e:	2a58      	cmp	r2, #88	@ 0x58
 8009f80:	d125      	bne.n	8009fce <_strtol_l.constprop.0+0x9a>
 8009f82:	2310      	movs	r3, #16
 8009f84:	786c      	ldrb	r4, [r5, #1]
 8009f86:	3502      	adds	r5, #2
 8009f88:	2200      	movs	r2, #0
 8009f8a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009f8e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009f92:	fbbc f9f3 	udiv	r9, ip, r3
 8009f96:	4610      	mov	r0, r2
 8009f98:	fb03 ca19 	mls	sl, r3, r9, ip
 8009f9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009fa0:	2f09      	cmp	r7, #9
 8009fa2:	d81b      	bhi.n	8009fdc <_strtol_l.constprop.0+0xa8>
 8009fa4:	463c      	mov	r4, r7
 8009fa6:	42a3      	cmp	r3, r4
 8009fa8:	dd27      	ble.n	8009ffa <_strtol_l.constprop.0+0xc6>
 8009faa:	1c57      	adds	r7, r2, #1
 8009fac:	d007      	beq.n	8009fbe <_strtol_l.constprop.0+0x8a>
 8009fae:	4581      	cmp	r9, r0
 8009fb0:	d320      	bcc.n	8009ff4 <_strtol_l.constprop.0+0xc0>
 8009fb2:	d101      	bne.n	8009fb8 <_strtol_l.constprop.0+0x84>
 8009fb4:	45a2      	cmp	sl, r4
 8009fb6:	db1d      	blt.n	8009ff4 <_strtol_l.constprop.0+0xc0>
 8009fb8:	2201      	movs	r2, #1
 8009fba:	fb00 4003 	mla	r0, r0, r3, r4
 8009fbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fc2:	e7eb      	b.n	8009f9c <_strtol_l.constprop.0+0x68>
 8009fc4:	2c2b      	cmp	r4, #43	@ 0x2b
 8009fc6:	bf04      	itt	eq
 8009fc8:	782c      	ldrbeq	r4, [r5, #0]
 8009fca:	1c95      	addeq	r5, r2, #2
 8009fcc:	e7cf      	b.n	8009f6e <_strtol_l.constprop.0+0x3a>
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d1da      	bne.n	8009f88 <_strtol_l.constprop.0+0x54>
 8009fd2:	2c30      	cmp	r4, #48	@ 0x30
 8009fd4:	bf0c      	ite	eq
 8009fd6:	2308      	moveq	r3, #8
 8009fd8:	230a      	movne	r3, #10
 8009fda:	e7d5      	b.n	8009f88 <_strtol_l.constprop.0+0x54>
 8009fdc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009fe0:	2f19      	cmp	r7, #25
 8009fe2:	d801      	bhi.n	8009fe8 <_strtol_l.constprop.0+0xb4>
 8009fe4:	3c37      	subs	r4, #55	@ 0x37
 8009fe6:	e7de      	b.n	8009fa6 <_strtol_l.constprop.0+0x72>
 8009fe8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009fec:	2f19      	cmp	r7, #25
 8009fee:	d804      	bhi.n	8009ffa <_strtol_l.constprop.0+0xc6>
 8009ff0:	3c57      	subs	r4, #87	@ 0x57
 8009ff2:	e7d8      	b.n	8009fa6 <_strtol_l.constprop.0+0x72>
 8009ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ff8:	e7e1      	b.n	8009fbe <_strtol_l.constprop.0+0x8a>
 8009ffa:	1c53      	adds	r3, r2, #1
 8009ffc:	d108      	bne.n	800a010 <_strtol_l.constprop.0+0xdc>
 8009ffe:	2322      	movs	r3, #34	@ 0x22
 800a000:	4660      	mov	r0, ip
 800a002:	f8ce 3000 	str.w	r3, [lr]
 800a006:	f1b8 0f00 	cmp.w	r8, #0
 800a00a:	d0a0      	beq.n	8009f4e <_strtol_l.constprop.0+0x1a>
 800a00c:	1e69      	subs	r1, r5, #1
 800a00e:	e006      	b.n	800a01e <_strtol_l.constprop.0+0xea>
 800a010:	b106      	cbz	r6, 800a014 <_strtol_l.constprop.0+0xe0>
 800a012:	4240      	negs	r0, r0
 800a014:	f1b8 0f00 	cmp.w	r8, #0
 800a018:	d099      	beq.n	8009f4e <_strtol_l.constprop.0+0x1a>
 800a01a:	2a00      	cmp	r2, #0
 800a01c:	d1f6      	bne.n	800a00c <_strtol_l.constprop.0+0xd8>
 800a01e:	f8c8 1000 	str.w	r1, [r8]
 800a022:	e794      	b.n	8009f4e <_strtol_l.constprop.0+0x1a>
 800a024:	0800bce1 	.word	0x0800bce1

0800a028 <_strtol_r>:
 800a028:	f7ff bf84 	b.w	8009f34 <_strtol_l.constprop.0>

0800a02c <__ssputs_r>:
 800a02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a030:	461f      	mov	r7, r3
 800a032:	688e      	ldr	r6, [r1, #8]
 800a034:	4682      	mov	sl, r0
 800a036:	42be      	cmp	r6, r7
 800a038:	460c      	mov	r4, r1
 800a03a:	4690      	mov	r8, r2
 800a03c:	680b      	ldr	r3, [r1, #0]
 800a03e:	d82d      	bhi.n	800a09c <__ssputs_r+0x70>
 800a040:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a044:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a048:	d026      	beq.n	800a098 <__ssputs_r+0x6c>
 800a04a:	6965      	ldr	r5, [r4, #20]
 800a04c:	6909      	ldr	r1, [r1, #16]
 800a04e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a052:	eba3 0901 	sub.w	r9, r3, r1
 800a056:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a05a:	1c7b      	adds	r3, r7, #1
 800a05c:	444b      	add	r3, r9
 800a05e:	106d      	asrs	r5, r5, #1
 800a060:	429d      	cmp	r5, r3
 800a062:	bf38      	it	cc
 800a064:	461d      	movcc	r5, r3
 800a066:	0553      	lsls	r3, r2, #21
 800a068:	d527      	bpl.n	800a0ba <__ssputs_r+0x8e>
 800a06a:	4629      	mov	r1, r5
 800a06c:	f7fe fc2e 	bl	80088cc <_malloc_r>
 800a070:	4606      	mov	r6, r0
 800a072:	b360      	cbz	r0, 800a0ce <__ssputs_r+0xa2>
 800a074:	464a      	mov	r2, r9
 800a076:	6921      	ldr	r1, [r4, #16]
 800a078:	f7fd fd53 	bl	8007b22 <memcpy>
 800a07c:	89a3      	ldrh	r3, [r4, #12]
 800a07e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a086:	81a3      	strh	r3, [r4, #12]
 800a088:	6126      	str	r6, [r4, #16]
 800a08a:	444e      	add	r6, r9
 800a08c:	6026      	str	r6, [r4, #0]
 800a08e:	463e      	mov	r6, r7
 800a090:	6165      	str	r5, [r4, #20]
 800a092:	eba5 0509 	sub.w	r5, r5, r9
 800a096:	60a5      	str	r5, [r4, #8]
 800a098:	42be      	cmp	r6, r7
 800a09a:	d900      	bls.n	800a09e <__ssputs_r+0x72>
 800a09c:	463e      	mov	r6, r7
 800a09e:	4632      	mov	r2, r6
 800a0a0:	4641      	mov	r1, r8
 800a0a2:	6820      	ldr	r0, [r4, #0]
 800a0a4:	f7fd fc95 	bl	80079d2 <memmove>
 800a0a8:	2000      	movs	r0, #0
 800a0aa:	68a3      	ldr	r3, [r4, #8]
 800a0ac:	1b9b      	subs	r3, r3, r6
 800a0ae:	60a3      	str	r3, [r4, #8]
 800a0b0:	6823      	ldr	r3, [r4, #0]
 800a0b2:	4433      	add	r3, r6
 800a0b4:	6023      	str	r3, [r4, #0]
 800a0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ba:	462a      	mov	r2, r5
 800a0bc:	f000 ff2f 	bl	800af1e <_realloc_r>
 800a0c0:	4606      	mov	r6, r0
 800a0c2:	2800      	cmp	r0, #0
 800a0c4:	d1e0      	bne.n	800a088 <__ssputs_r+0x5c>
 800a0c6:	4650      	mov	r0, sl
 800a0c8:	6921      	ldr	r1, [r4, #16]
 800a0ca:	f7fe fb8d 	bl	80087e8 <_free_r>
 800a0ce:	230c      	movs	r3, #12
 800a0d0:	f8ca 3000 	str.w	r3, [sl]
 800a0d4:	89a3      	ldrh	r3, [r4, #12]
 800a0d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0de:	81a3      	strh	r3, [r4, #12]
 800a0e0:	e7e9      	b.n	800a0b6 <__ssputs_r+0x8a>
	...

0800a0e4 <_svfiprintf_r>:
 800a0e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e8:	4698      	mov	r8, r3
 800a0ea:	898b      	ldrh	r3, [r1, #12]
 800a0ec:	4607      	mov	r7, r0
 800a0ee:	061b      	lsls	r3, r3, #24
 800a0f0:	460d      	mov	r5, r1
 800a0f2:	4614      	mov	r4, r2
 800a0f4:	b09d      	sub	sp, #116	@ 0x74
 800a0f6:	d510      	bpl.n	800a11a <_svfiprintf_r+0x36>
 800a0f8:	690b      	ldr	r3, [r1, #16]
 800a0fa:	b973      	cbnz	r3, 800a11a <_svfiprintf_r+0x36>
 800a0fc:	2140      	movs	r1, #64	@ 0x40
 800a0fe:	f7fe fbe5 	bl	80088cc <_malloc_r>
 800a102:	6028      	str	r0, [r5, #0]
 800a104:	6128      	str	r0, [r5, #16]
 800a106:	b930      	cbnz	r0, 800a116 <_svfiprintf_r+0x32>
 800a108:	230c      	movs	r3, #12
 800a10a:	603b      	str	r3, [r7, #0]
 800a10c:	f04f 30ff 	mov.w	r0, #4294967295
 800a110:	b01d      	add	sp, #116	@ 0x74
 800a112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a116:	2340      	movs	r3, #64	@ 0x40
 800a118:	616b      	str	r3, [r5, #20]
 800a11a:	2300      	movs	r3, #0
 800a11c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a11e:	2320      	movs	r3, #32
 800a120:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a124:	2330      	movs	r3, #48	@ 0x30
 800a126:	f04f 0901 	mov.w	r9, #1
 800a12a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a12e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a2c8 <_svfiprintf_r+0x1e4>
 800a132:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a136:	4623      	mov	r3, r4
 800a138:	469a      	mov	sl, r3
 800a13a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a13e:	b10a      	cbz	r2, 800a144 <_svfiprintf_r+0x60>
 800a140:	2a25      	cmp	r2, #37	@ 0x25
 800a142:	d1f9      	bne.n	800a138 <_svfiprintf_r+0x54>
 800a144:	ebba 0b04 	subs.w	fp, sl, r4
 800a148:	d00b      	beq.n	800a162 <_svfiprintf_r+0x7e>
 800a14a:	465b      	mov	r3, fp
 800a14c:	4622      	mov	r2, r4
 800a14e:	4629      	mov	r1, r5
 800a150:	4638      	mov	r0, r7
 800a152:	f7ff ff6b 	bl	800a02c <__ssputs_r>
 800a156:	3001      	adds	r0, #1
 800a158:	f000 80a7 	beq.w	800a2aa <_svfiprintf_r+0x1c6>
 800a15c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a15e:	445a      	add	r2, fp
 800a160:	9209      	str	r2, [sp, #36]	@ 0x24
 800a162:	f89a 3000 	ldrb.w	r3, [sl]
 800a166:	2b00      	cmp	r3, #0
 800a168:	f000 809f 	beq.w	800a2aa <_svfiprintf_r+0x1c6>
 800a16c:	2300      	movs	r3, #0
 800a16e:	f04f 32ff 	mov.w	r2, #4294967295
 800a172:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a176:	f10a 0a01 	add.w	sl, sl, #1
 800a17a:	9304      	str	r3, [sp, #16]
 800a17c:	9307      	str	r3, [sp, #28]
 800a17e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a182:	931a      	str	r3, [sp, #104]	@ 0x68
 800a184:	4654      	mov	r4, sl
 800a186:	2205      	movs	r2, #5
 800a188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a18c:	484e      	ldr	r0, [pc, #312]	@ (800a2c8 <_svfiprintf_r+0x1e4>)
 800a18e:	f7fd fcba 	bl	8007b06 <memchr>
 800a192:	9a04      	ldr	r2, [sp, #16]
 800a194:	b9d8      	cbnz	r0, 800a1ce <_svfiprintf_r+0xea>
 800a196:	06d0      	lsls	r0, r2, #27
 800a198:	bf44      	itt	mi
 800a19a:	2320      	movmi	r3, #32
 800a19c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1a0:	0711      	lsls	r1, r2, #28
 800a1a2:	bf44      	itt	mi
 800a1a4:	232b      	movmi	r3, #43	@ 0x2b
 800a1a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a1ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1b0:	d015      	beq.n	800a1de <_svfiprintf_r+0xfa>
 800a1b2:	4654      	mov	r4, sl
 800a1b4:	2000      	movs	r0, #0
 800a1b6:	f04f 0c0a 	mov.w	ip, #10
 800a1ba:	9a07      	ldr	r2, [sp, #28]
 800a1bc:	4621      	mov	r1, r4
 800a1be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1c2:	3b30      	subs	r3, #48	@ 0x30
 800a1c4:	2b09      	cmp	r3, #9
 800a1c6:	d94b      	bls.n	800a260 <_svfiprintf_r+0x17c>
 800a1c8:	b1b0      	cbz	r0, 800a1f8 <_svfiprintf_r+0x114>
 800a1ca:	9207      	str	r2, [sp, #28]
 800a1cc:	e014      	b.n	800a1f8 <_svfiprintf_r+0x114>
 800a1ce:	eba0 0308 	sub.w	r3, r0, r8
 800a1d2:	fa09 f303 	lsl.w	r3, r9, r3
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	46a2      	mov	sl, r4
 800a1da:	9304      	str	r3, [sp, #16]
 800a1dc:	e7d2      	b.n	800a184 <_svfiprintf_r+0xa0>
 800a1de:	9b03      	ldr	r3, [sp, #12]
 800a1e0:	1d19      	adds	r1, r3, #4
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	9103      	str	r1, [sp, #12]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	bfbb      	ittet	lt
 800a1ea:	425b      	neglt	r3, r3
 800a1ec:	f042 0202 	orrlt.w	r2, r2, #2
 800a1f0:	9307      	strge	r3, [sp, #28]
 800a1f2:	9307      	strlt	r3, [sp, #28]
 800a1f4:	bfb8      	it	lt
 800a1f6:	9204      	strlt	r2, [sp, #16]
 800a1f8:	7823      	ldrb	r3, [r4, #0]
 800a1fa:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1fc:	d10a      	bne.n	800a214 <_svfiprintf_r+0x130>
 800a1fe:	7863      	ldrb	r3, [r4, #1]
 800a200:	2b2a      	cmp	r3, #42	@ 0x2a
 800a202:	d132      	bne.n	800a26a <_svfiprintf_r+0x186>
 800a204:	9b03      	ldr	r3, [sp, #12]
 800a206:	3402      	adds	r4, #2
 800a208:	1d1a      	adds	r2, r3, #4
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	9203      	str	r2, [sp, #12]
 800a20e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a212:	9305      	str	r3, [sp, #20]
 800a214:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a2cc <_svfiprintf_r+0x1e8>
 800a218:	2203      	movs	r2, #3
 800a21a:	4650      	mov	r0, sl
 800a21c:	7821      	ldrb	r1, [r4, #0]
 800a21e:	f7fd fc72 	bl	8007b06 <memchr>
 800a222:	b138      	cbz	r0, 800a234 <_svfiprintf_r+0x150>
 800a224:	2240      	movs	r2, #64	@ 0x40
 800a226:	9b04      	ldr	r3, [sp, #16]
 800a228:	eba0 000a 	sub.w	r0, r0, sl
 800a22c:	4082      	lsls	r2, r0
 800a22e:	4313      	orrs	r3, r2
 800a230:	3401      	adds	r4, #1
 800a232:	9304      	str	r3, [sp, #16]
 800a234:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a238:	2206      	movs	r2, #6
 800a23a:	4825      	ldr	r0, [pc, #148]	@ (800a2d0 <_svfiprintf_r+0x1ec>)
 800a23c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a240:	f7fd fc61 	bl	8007b06 <memchr>
 800a244:	2800      	cmp	r0, #0
 800a246:	d036      	beq.n	800a2b6 <_svfiprintf_r+0x1d2>
 800a248:	4b22      	ldr	r3, [pc, #136]	@ (800a2d4 <_svfiprintf_r+0x1f0>)
 800a24a:	bb1b      	cbnz	r3, 800a294 <_svfiprintf_r+0x1b0>
 800a24c:	9b03      	ldr	r3, [sp, #12]
 800a24e:	3307      	adds	r3, #7
 800a250:	f023 0307 	bic.w	r3, r3, #7
 800a254:	3308      	adds	r3, #8
 800a256:	9303      	str	r3, [sp, #12]
 800a258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a25a:	4433      	add	r3, r6
 800a25c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a25e:	e76a      	b.n	800a136 <_svfiprintf_r+0x52>
 800a260:	460c      	mov	r4, r1
 800a262:	2001      	movs	r0, #1
 800a264:	fb0c 3202 	mla	r2, ip, r2, r3
 800a268:	e7a8      	b.n	800a1bc <_svfiprintf_r+0xd8>
 800a26a:	2300      	movs	r3, #0
 800a26c:	f04f 0c0a 	mov.w	ip, #10
 800a270:	4619      	mov	r1, r3
 800a272:	3401      	adds	r4, #1
 800a274:	9305      	str	r3, [sp, #20]
 800a276:	4620      	mov	r0, r4
 800a278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a27c:	3a30      	subs	r2, #48	@ 0x30
 800a27e:	2a09      	cmp	r2, #9
 800a280:	d903      	bls.n	800a28a <_svfiprintf_r+0x1a6>
 800a282:	2b00      	cmp	r3, #0
 800a284:	d0c6      	beq.n	800a214 <_svfiprintf_r+0x130>
 800a286:	9105      	str	r1, [sp, #20]
 800a288:	e7c4      	b.n	800a214 <_svfiprintf_r+0x130>
 800a28a:	4604      	mov	r4, r0
 800a28c:	2301      	movs	r3, #1
 800a28e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a292:	e7f0      	b.n	800a276 <_svfiprintf_r+0x192>
 800a294:	ab03      	add	r3, sp, #12
 800a296:	9300      	str	r3, [sp, #0]
 800a298:	462a      	mov	r2, r5
 800a29a:	4638      	mov	r0, r7
 800a29c:	4b0e      	ldr	r3, [pc, #56]	@ (800a2d8 <_svfiprintf_r+0x1f4>)
 800a29e:	a904      	add	r1, sp, #16
 800a2a0:	f7fc fc92 	bl	8006bc8 <_printf_float>
 800a2a4:	1c42      	adds	r2, r0, #1
 800a2a6:	4606      	mov	r6, r0
 800a2a8:	d1d6      	bne.n	800a258 <_svfiprintf_r+0x174>
 800a2aa:	89ab      	ldrh	r3, [r5, #12]
 800a2ac:	065b      	lsls	r3, r3, #25
 800a2ae:	f53f af2d 	bmi.w	800a10c <_svfiprintf_r+0x28>
 800a2b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2b4:	e72c      	b.n	800a110 <_svfiprintf_r+0x2c>
 800a2b6:	ab03      	add	r3, sp, #12
 800a2b8:	9300      	str	r3, [sp, #0]
 800a2ba:	462a      	mov	r2, r5
 800a2bc:	4638      	mov	r0, r7
 800a2be:	4b06      	ldr	r3, [pc, #24]	@ (800a2d8 <_svfiprintf_r+0x1f4>)
 800a2c0:	a904      	add	r1, sp, #16
 800a2c2:	f7fc ff1f 	bl	8007104 <_printf_i>
 800a2c6:	e7ed      	b.n	800a2a4 <_svfiprintf_r+0x1c0>
 800a2c8:	0800bde1 	.word	0x0800bde1
 800a2cc:	0800bde7 	.word	0x0800bde7
 800a2d0:	0800bdeb 	.word	0x0800bdeb
 800a2d4:	08006bc9 	.word	0x08006bc9
 800a2d8:	0800a02d 	.word	0x0800a02d

0800a2dc <__sfputc_r>:
 800a2dc:	6893      	ldr	r3, [r2, #8]
 800a2de:	b410      	push	{r4}
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	6093      	str	r3, [r2, #8]
 800a2e6:	da07      	bge.n	800a2f8 <__sfputc_r+0x1c>
 800a2e8:	6994      	ldr	r4, [r2, #24]
 800a2ea:	42a3      	cmp	r3, r4
 800a2ec:	db01      	blt.n	800a2f2 <__sfputc_r+0x16>
 800a2ee:	290a      	cmp	r1, #10
 800a2f0:	d102      	bne.n	800a2f8 <__sfputc_r+0x1c>
 800a2f2:	bc10      	pop	{r4}
 800a2f4:	f000 b9da 	b.w	800a6ac <__swbuf_r>
 800a2f8:	6813      	ldr	r3, [r2, #0]
 800a2fa:	1c58      	adds	r0, r3, #1
 800a2fc:	6010      	str	r0, [r2, #0]
 800a2fe:	7019      	strb	r1, [r3, #0]
 800a300:	4608      	mov	r0, r1
 800a302:	bc10      	pop	{r4}
 800a304:	4770      	bx	lr

0800a306 <__sfputs_r>:
 800a306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a308:	4606      	mov	r6, r0
 800a30a:	460f      	mov	r7, r1
 800a30c:	4614      	mov	r4, r2
 800a30e:	18d5      	adds	r5, r2, r3
 800a310:	42ac      	cmp	r4, r5
 800a312:	d101      	bne.n	800a318 <__sfputs_r+0x12>
 800a314:	2000      	movs	r0, #0
 800a316:	e007      	b.n	800a328 <__sfputs_r+0x22>
 800a318:	463a      	mov	r2, r7
 800a31a:	4630      	mov	r0, r6
 800a31c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a320:	f7ff ffdc 	bl	800a2dc <__sfputc_r>
 800a324:	1c43      	adds	r3, r0, #1
 800a326:	d1f3      	bne.n	800a310 <__sfputs_r+0xa>
 800a328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a32c <_vfiprintf_r>:
 800a32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a330:	460d      	mov	r5, r1
 800a332:	4614      	mov	r4, r2
 800a334:	4698      	mov	r8, r3
 800a336:	4606      	mov	r6, r0
 800a338:	b09d      	sub	sp, #116	@ 0x74
 800a33a:	b118      	cbz	r0, 800a344 <_vfiprintf_r+0x18>
 800a33c:	6a03      	ldr	r3, [r0, #32]
 800a33e:	b90b      	cbnz	r3, 800a344 <_vfiprintf_r+0x18>
 800a340:	f7fd fa9c 	bl	800787c <__sinit>
 800a344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a346:	07d9      	lsls	r1, r3, #31
 800a348:	d405      	bmi.n	800a356 <_vfiprintf_r+0x2a>
 800a34a:	89ab      	ldrh	r3, [r5, #12]
 800a34c:	059a      	lsls	r2, r3, #22
 800a34e:	d402      	bmi.n	800a356 <_vfiprintf_r+0x2a>
 800a350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a352:	f7fd fbd6 	bl	8007b02 <__retarget_lock_acquire_recursive>
 800a356:	89ab      	ldrh	r3, [r5, #12]
 800a358:	071b      	lsls	r3, r3, #28
 800a35a:	d501      	bpl.n	800a360 <_vfiprintf_r+0x34>
 800a35c:	692b      	ldr	r3, [r5, #16]
 800a35e:	b99b      	cbnz	r3, 800a388 <_vfiprintf_r+0x5c>
 800a360:	4629      	mov	r1, r5
 800a362:	4630      	mov	r0, r6
 800a364:	f000 f9e0 	bl	800a728 <__swsetup_r>
 800a368:	b170      	cbz	r0, 800a388 <_vfiprintf_r+0x5c>
 800a36a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a36c:	07dc      	lsls	r4, r3, #31
 800a36e:	d504      	bpl.n	800a37a <_vfiprintf_r+0x4e>
 800a370:	f04f 30ff 	mov.w	r0, #4294967295
 800a374:	b01d      	add	sp, #116	@ 0x74
 800a376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a37a:	89ab      	ldrh	r3, [r5, #12]
 800a37c:	0598      	lsls	r0, r3, #22
 800a37e:	d4f7      	bmi.n	800a370 <_vfiprintf_r+0x44>
 800a380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a382:	f7fd fbbf 	bl	8007b04 <__retarget_lock_release_recursive>
 800a386:	e7f3      	b.n	800a370 <_vfiprintf_r+0x44>
 800a388:	2300      	movs	r3, #0
 800a38a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a38c:	2320      	movs	r3, #32
 800a38e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a392:	2330      	movs	r3, #48	@ 0x30
 800a394:	f04f 0901 	mov.w	r9, #1
 800a398:	f8cd 800c 	str.w	r8, [sp, #12]
 800a39c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a548 <_vfiprintf_r+0x21c>
 800a3a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3a4:	4623      	mov	r3, r4
 800a3a6:	469a      	mov	sl, r3
 800a3a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3ac:	b10a      	cbz	r2, 800a3b2 <_vfiprintf_r+0x86>
 800a3ae:	2a25      	cmp	r2, #37	@ 0x25
 800a3b0:	d1f9      	bne.n	800a3a6 <_vfiprintf_r+0x7a>
 800a3b2:	ebba 0b04 	subs.w	fp, sl, r4
 800a3b6:	d00b      	beq.n	800a3d0 <_vfiprintf_r+0xa4>
 800a3b8:	465b      	mov	r3, fp
 800a3ba:	4622      	mov	r2, r4
 800a3bc:	4629      	mov	r1, r5
 800a3be:	4630      	mov	r0, r6
 800a3c0:	f7ff ffa1 	bl	800a306 <__sfputs_r>
 800a3c4:	3001      	adds	r0, #1
 800a3c6:	f000 80a7 	beq.w	800a518 <_vfiprintf_r+0x1ec>
 800a3ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3cc:	445a      	add	r2, fp
 800a3ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	f000 809f 	beq.w	800a518 <_vfiprintf_r+0x1ec>
 800a3da:	2300      	movs	r3, #0
 800a3dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a3e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3e4:	f10a 0a01 	add.w	sl, sl, #1
 800a3e8:	9304      	str	r3, [sp, #16]
 800a3ea:	9307      	str	r3, [sp, #28]
 800a3ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3f2:	4654      	mov	r4, sl
 800a3f4:	2205      	movs	r2, #5
 800a3f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3fa:	4853      	ldr	r0, [pc, #332]	@ (800a548 <_vfiprintf_r+0x21c>)
 800a3fc:	f7fd fb83 	bl	8007b06 <memchr>
 800a400:	9a04      	ldr	r2, [sp, #16]
 800a402:	b9d8      	cbnz	r0, 800a43c <_vfiprintf_r+0x110>
 800a404:	06d1      	lsls	r1, r2, #27
 800a406:	bf44      	itt	mi
 800a408:	2320      	movmi	r3, #32
 800a40a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a40e:	0713      	lsls	r3, r2, #28
 800a410:	bf44      	itt	mi
 800a412:	232b      	movmi	r3, #43	@ 0x2b
 800a414:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a418:	f89a 3000 	ldrb.w	r3, [sl]
 800a41c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a41e:	d015      	beq.n	800a44c <_vfiprintf_r+0x120>
 800a420:	4654      	mov	r4, sl
 800a422:	2000      	movs	r0, #0
 800a424:	f04f 0c0a 	mov.w	ip, #10
 800a428:	9a07      	ldr	r2, [sp, #28]
 800a42a:	4621      	mov	r1, r4
 800a42c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a430:	3b30      	subs	r3, #48	@ 0x30
 800a432:	2b09      	cmp	r3, #9
 800a434:	d94b      	bls.n	800a4ce <_vfiprintf_r+0x1a2>
 800a436:	b1b0      	cbz	r0, 800a466 <_vfiprintf_r+0x13a>
 800a438:	9207      	str	r2, [sp, #28]
 800a43a:	e014      	b.n	800a466 <_vfiprintf_r+0x13a>
 800a43c:	eba0 0308 	sub.w	r3, r0, r8
 800a440:	fa09 f303 	lsl.w	r3, r9, r3
 800a444:	4313      	orrs	r3, r2
 800a446:	46a2      	mov	sl, r4
 800a448:	9304      	str	r3, [sp, #16]
 800a44a:	e7d2      	b.n	800a3f2 <_vfiprintf_r+0xc6>
 800a44c:	9b03      	ldr	r3, [sp, #12]
 800a44e:	1d19      	adds	r1, r3, #4
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	9103      	str	r1, [sp, #12]
 800a454:	2b00      	cmp	r3, #0
 800a456:	bfbb      	ittet	lt
 800a458:	425b      	neglt	r3, r3
 800a45a:	f042 0202 	orrlt.w	r2, r2, #2
 800a45e:	9307      	strge	r3, [sp, #28]
 800a460:	9307      	strlt	r3, [sp, #28]
 800a462:	bfb8      	it	lt
 800a464:	9204      	strlt	r2, [sp, #16]
 800a466:	7823      	ldrb	r3, [r4, #0]
 800a468:	2b2e      	cmp	r3, #46	@ 0x2e
 800a46a:	d10a      	bne.n	800a482 <_vfiprintf_r+0x156>
 800a46c:	7863      	ldrb	r3, [r4, #1]
 800a46e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a470:	d132      	bne.n	800a4d8 <_vfiprintf_r+0x1ac>
 800a472:	9b03      	ldr	r3, [sp, #12]
 800a474:	3402      	adds	r4, #2
 800a476:	1d1a      	adds	r2, r3, #4
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	9203      	str	r2, [sp, #12]
 800a47c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a480:	9305      	str	r3, [sp, #20]
 800a482:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a54c <_vfiprintf_r+0x220>
 800a486:	2203      	movs	r2, #3
 800a488:	4650      	mov	r0, sl
 800a48a:	7821      	ldrb	r1, [r4, #0]
 800a48c:	f7fd fb3b 	bl	8007b06 <memchr>
 800a490:	b138      	cbz	r0, 800a4a2 <_vfiprintf_r+0x176>
 800a492:	2240      	movs	r2, #64	@ 0x40
 800a494:	9b04      	ldr	r3, [sp, #16]
 800a496:	eba0 000a 	sub.w	r0, r0, sl
 800a49a:	4082      	lsls	r2, r0
 800a49c:	4313      	orrs	r3, r2
 800a49e:	3401      	adds	r4, #1
 800a4a0:	9304      	str	r3, [sp, #16]
 800a4a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4a6:	2206      	movs	r2, #6
 800a4a8:	4829      	ldr	r0, [pc, #164]	@ (800a550 <_vfiprintf_r+0x224>)
 800a4aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a4ae:	f7fd fb2a 	bl	8007b06 <memchr>
 800a4b2:	2800      	cmp	r0, #0
 800a4b4:	d03f      	beq.n	800a536 <_vfiprintf_r+0x20a>
 800a4b6:	4b27      	ldr	r3, [pc, #156]	@ (800a554 <_vfiprintf_r+0x228>)
 800a4b8:	bb1b      	cbnz	r3, 800a502 <_vfiprintf_r+0x1d6>
 800a4ba:	9b03      	ldr	r3, [sp, #12]
 800a4bc:	3307      	adds	r3, #7
 800a4be:	f023 0307 	bic.w	r3, r3, #7
 800a4c2:	3308      	adds	r3, #8
 800a4c4:	9303      	str	r3, [sp, #12]
 800a4c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4c8:	443b      	add	r3, r7
 800a4ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4cc:	e76a      	b.n	800a3a4 <_vfiprintf_r+0x78>
 800a4ce:	460c      	mov	r4, r1
 800a4d0:	2001      	movs	r0, #1
 800a4d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4d6:	e7a8      	b.n	800a42a <_vfiprintf_r+0xfe>
 800a4d8:	2300      	movs	r3, #0
 800a4da:	f04f 0c0a 	mov.w	ip, #10
 800a4de:	4619      	mov	r1, r3
 800a4e0:	3401      	adds	r4, #1
 800a4e2:	9305      	str	r3, [sp, #20]
 800a4e4:	4620      	mov	r0, r4
 800a4e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4ea:	3a30      	subs	r2, #48	@ 0x30
 800a4ec:	2a09      	cmp	r2, #9
 800a4ee:	d903      	bls.n	800a4f8 <_vfiprintf_r+0x1cc>
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d0c6      	beq.n	800a482 <_vfiprintf_r+0x156>
 800a4f4:	9105      	str	r1, [sp, #20]
 800a4f6:	e7c4      	b.n	800a482 <_vfiprintf_r+0x156>
 800a4f8:	4604      	mov	r4, r0
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a500:	e7f0      	b.n	800a4e4 <_vfiprintf_r+0x1b8>
 800a502:	ab03      	add	r3, sp, #12
 800a504:	9300      	str	r3, [sp, #0]
 800a506:	462a      	mov	r2, r5
 800a508:	4630      	mov	r0, r6
 800a50a:	4b13      	ldr	r3, [pc, #76]	@ (800a558 <_vfiprintf_r+0x22c>)
 800a50c:	a904      	add	r1, sp, #16
 800a50e:	f7fc fb5b 	bl	8006bc8 <_printf_float>
 800a512:	4607      	mov	r7, r0
 800a514:	1c78      	adds	r0, r7, #1
 800a516:	d1d6      	bne.n	800a4c6 <_vfiprintf_r+0x19a>
 800a518:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a51a:	07d9      	lsls	r1, r3, #31
 800a51c:	d405      	bmi.n	800a52a <_vfiprintf_r+0x1fe>
 800a51e:	89ab      	ldrh	r3, [r5, #12]
 800a520:	059a      	lsls	r2, r3, #22
 800a522:	d402      	bmi.n	800a52a <_vfiprintf_r+0x1fe>
 800a524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a526:	f7fd faed 	bl	8007b04 <__retarget_lock_release_recursive>
 800a52a:	89ab      	ldrh	r3, [r5, #12]
 800a52c:	065b      	lsls	r3, r3, #25
 800a52e:	f53f af1f 	bmi.w	800a370 <_vfiprintf_r+0x44>
 800a532:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a534:	e71e      	b.n	800a374 <_vfiprintf_r+0x48>
 800a536:	ab03      	add	r3, sp, #12
 800a538:	9300      	str	r3, [sp, #0]
 800a53a:	462a      	mov	r2, r5
 800a53c:	4630      	mov	r0, r6
 800a53e:	4b06      	ldr	r3, [pc, #24]	@ (800a558 <_vfiprintf_r+0x22c>)
 800a540:	a904      	add	r1, sp, #16
 800a542:	f7fc fddf 	bl	8007104 <_printf_i>
 800a546:	e7e4      	b.n	800a512 <_vfiprintf_r+0x1e6>
 800a548:	0800bde1 	.word	0x0800bde1
 800a54c:	0800bde7 	.word	0x0800bde7
 800a550:	0800bdeb 	.word	0x0800bdeb
 800a554:	08006bc9 	.word	0x08006bc9
 800a558:	0800a307 	.word	0x0800a307

0800a55c <__sflush_r>:
 800a55c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a562:	0716      	lsls	r6, r2, #28
 800a564:	4605      	mov	r5, r0
 800a566:	460c      	mov	r4, r1
 800a568:	d454      	bmi.n	800a614 <__sflush_r+0xb8>
 800a56a:	684b      	ldr	r3, [r1, #4]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	dc02      	bgt.n	800a576 <__sflush_r+0x1a>
 800a570:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a572:	2b00      	cmp	r3, #0
 800a574:	dd48      	ble.n	800a608 <__sflush_r+0xac>
 800a576:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a578:	2e00      	cmp	r6, #0
 800a57a:	d045      	beq.n	800a608 <__sflush_r+0xac>
 800a57c:	2300      	movs	r3, #0
 800a57e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a582:	682f      	ldr	r7, [r5, #0]
 800a584:	6a21      	ldr	r1, [r4, #32]
 800a586:	602b      	str	r3, [r5, #0]
 800a588:	d030      	beq.n	800a5ec <__sflush_r+0x90>
 800a58a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a58c:	89a3      	ldrh	r3, [r4, #12]
 800a58e:	0759      	lsls	r1, r3, #29
 800a590:	d505      	bpl.n	800a59e <__sflush_r+0x42>
 800a592:	6863      	ldr	r3, [r4, #4]
 800a594:	1ad2      	subs	r2, r2, r3
 800a596:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a598:	b10b      	cbz	r3, 800a59e <__sflush_r+0x42>
 800a59a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a59c:	1ad2      	subs	r2, r2, r3
 800a59e:	2300      	movs	r3, #0
 800a5a0:	4628      	mov	r0, r5
 800a5a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a5a4:	6a21      	ldr	r1, [r4, #32]
 800a5a6:	47b0      	blx	r6
 800a5a8:	1c43      	adds	r3, r0, #1
 800a5aa:	89a3      	ldrh	r3, [r4, #12]
 800a5ac:	d106      	bne.n	800a5bc <__sflush_r+0x60>
 800a5ae:	6829      	ldr	r1, [r5, #0]
 800a5b0:	291d      	cmp	r1, #29
 800a5b2:	d82b      	bhi.n	800a60c <__sflush_r+0xb0>
 800a5b4:	4a28      	ldr	r2, [pc, #160]	@ (800a658 <__sflush_r+0xfc>)
 800a5b6:	410a      	asrs	r2, r1
 800a5b8:	07d6      	lsls	r6, r2, #31
 800a5ba:	d427      	bmi.n	800a60c <__sflush_r+0xb0>
 800a5bc:	2200      	movs	r2, #0
 800a5be:	6062      	str	r2, [r4, #4]
 800a5c0:	6922      	ldr	r2, [r4, #16]
 800a5c2:	04d9      	lsls	r1, r3, #19
 800a5c4:	6022      	str	r2, [r4, #0]
 800a5c6:	d504      	bpl.n	800a5d2 <__sflush_r+0x76>
 800a5c8:	1c42      	adds	r2, r0, #1
 800a5ca:	d101      	bne.n	800a5d0 <__sflush_r+0x74>
 800a5cc:	682b      	ldr	r3, [r5, #0]
 800a5ce:	b903      	cbnz	r3, 800a5d2 <__sflush_r+0x76>
 800a5d0:	6560      	str	r0, [r4, #84]	@ 0x54
 800a5d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5d4:	602f      	str	r7, [r5, #0]
 800a5d6:	b1b9      	cbz	r1, 800a608 <__sflush_r+0xac>
 800a5d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5dc:	4299      	cmp	r1, r3
 800a5de:	d002      	beq.n	800a5e6 <__sflush_r+0x8a>
 800a5e0:	4628      	mov	r0, r5
 800a5e2:	f7fe f901 	bl	80087e8 <_free_r>
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5ea:	e00d      	b.n	800a608 <__sflush_r+0xac>
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	47b0      	blx	r6
 800a5f2:	4602      	mov	r2, r0
 800a5f4:	1c50      	adds	r0, r2, #1
 800a5f6:	d1c9      	bne.n	800a58c <__sflush_r+0x30>
 800a5f8:	682b      	ldr	r3, [r5, #0]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d0c6      	beq.n	800a58c <__sflush_r+0x30>
 800a5fe:	2b1d      	cmp	r3, #29
 800a600:	d001      	beq.n	800a606 <__sflush_r+0xaa>
 800a602:	2b16      	cmp	r3, #22
 800a604:	d11d      	bne.n	800a642 <__sflush_r+0xe6>
 800a606:	602f      	str	r7, [r5, #0]
 800a608:	2000      	movs	r0, #0
 800a60a:	e021      	b.n	800a650 <__sflush_r+0xf4>
 800a60c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a610:	b21b      	sxth	r3, r3
 800a612:	e01a      	b.n	800a64a <__sflush_r+0xee>
 800a614:	690f      	ldr	r7, [r1, #16]
 800a616:	2f00      	cmp	r7, #0
 800a618:	d0f6      	beq.n	800a608 <__sflush_r+0xac>
 800a61a:	0793      	lsls	r3, r2, #30
 800a61c:	bf18      	it	ne
 800a61e:	2300      	movne	r3, #0
 800a620:	680e      	ldr	r6, [r1, #0]
 800a622:	bf08      	it	eq
 800a624:	694b      	ldreq	r3, [r1, #20]
 800a626:	1bf6      	subs	r6, r6, r7
 800a628:	600f      	str	r7, [r1, #0]
 800a62a:	608b      	str	r3, [r1, #8]
 800a62c:	2e00      	cmp	r6, #0
 800a62e:	ddeb      	ble.n	800a608 <__sflush_r+0xac>
 800a630:	4633      	mov	r3, r6
 800a632:	463a      	mov	r2, r7
 800a634:	4628      	mov	r0, r5
 800a636:	6a21      	ldr	r1, [r4, #32]
 800a638:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a63c:	47e0      	blx	ip
 800a63e:	2800      	cmp	r0, #0
 800a640:	dc07      	bgt.n	800a652 <__sflush_r+0xf6>
 800a642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a64a:	f04f 30ff 	mov.w	r0, #4294967295
 800a64e:	81a3      	strh	r3, [r4, #12]
 800a650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a652:	4407      	add	r7, r0
 800a654:	1a36      	subs	r6, r6, r0
 800a656:	e7e9      	b.n	800a62c <__sflush_r+0xd0>
 800a658:	dfbffffe 	.word	0xdfbffffe

0800a65c <_fflush_r>:
 800a65c:	b538      	push	{r3, r4, r5, lr}
 800a65e:	690b      	ldr	r3, [r1, #16]
 800a660:	4605      	mov	r5, r0
 800a662:	460c      	mov	r4, r1
 800a664:	b913      	cbnz	r3, 800a66c <_fflush_r+0x10>
 800a666:	2500      	movs	r5, #0
 800a668:	4628      	mov	r0, r5
 800a66a:	bd38      	pop	{r3, r4, r5, pc}
 800a66c:	b118      	cbz	r0, 800a676 <_fflush_r+0x1a>
 800a66e:	6a03      	ldr	r3, [r0, #32]
 800a670:	b90b      	cbnz	r3, 800a676 <_fflush_r+0x1a>
 800a672:	f7fd f903 	bl	800787c <__sinit>
 800a676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d0f3      	beq.n	800a666 <_fflush_r+0xa>
 800a67e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a680:	07d0      	lsls	r0, r2, #31
 800a682:	d404      	bmi.n	800a68e <_fflush_r+0x32>
 800a684:	0599      	lsls	r1, r3, #22
 800a686:	d402      	bmi.n	800a68e <_fflush_r+0x32>
 800a688:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a68a:	f7fd fa3a 	bl	8007b02 <__retarget_lock_acquire_recursive>
 800a68e:	4628      	mov	r0, r5
 800a690:	4621      	mov	r1, r4
 800a692:	f7ff ff63 	bl	800a55c <__sflush_r>
 800a696:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a698:	4605      	mov	r5, r0
 800a69a:	07da      	lsls	r2, r3, #31
 800a69c:	d4e4      	bmi.n	800a668 <_fflush_r+0xc>
 800a69e:	89a3      	ldrh	r3, [r4, #12]
 800a6a0:	059b      	lsls	r3, r3, #22
 800a6a2:	d4e1      	bmi.n	800a668 <_fflush_r+0xc>
 800a6a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6a6:	f7fd fa2d 	bl	8007b04 <__retarget_lock_release_recursive>
 800a6aa:	e7dd      	b.n	800a668 <_fflush_r+0xc>

0800a6ac <__swbuf_r>:
 800a6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ae:	460e      	mov	r6, r1
 800a6b0:	4614      	mov	r4, r2
 800a6b2:	4605      	mov	r5, r0
 800a6b4:	b118      	cbz	r0, 800a6be <__swbuf_r+0x12>
 800a6b6:	6a03      	ldr	r3, [r0, #32]
 800a6b8:	b90b      	cbnz	r3, 800a6be <__swbuf_r+0x12>
 800a6ba:	f7fd f8df 	bl	800787c <__sinit>
 800a6be:	69a3      	ldr	r3, [r4, #24]
 800a6c0:	60a3      	str	r3, [r4, #8]
 800a6c2:	89a3      	ldrh	r3, [r4, #12]
 800a6c4:	071a      	lsls	r2, r3, #28
 800a6c6:	d501      	bpl.n	800a6cc <__swbuf_r+0x20>
 800a6c8:	6923      	ldr	r3, [r4, #16]
 800a6ca:	b943      	cbnz	r3, 800a6de <__swbuf_r+0x32>
 800a6cc:	4621      	mov	r1, r4
 800a6ce:	4628      	mov	r0, r5
 800a6d0:	f000 f82a 	bl	800a728 <__swsetup_r>
 800a6d4:	b118      	cbz	r0, 800a6de <__swbuf_r+0x32>
 800a6d6:	f04f 37ff 	mov.w	r7, #4294967295
 800a6da:	4638      	mov	r0, r7
 800a6dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6de:	6823      	ldr	r3, [r4, #0]
 800a6e0:	6922      	ldr	r2, [r4, #16]
 800a6e2:	b2f6      	uxtb	r6, r6
 800a6e4:	1a98      	subs	r0, r3, r2
 800a6e6:	6963      	ldr	r3, [r4, #20]
 800a6e8:	4637      	mov	r7, r6
 800a6ea:	4283      	cmp	r3, r0
 800a6ec:	dc05      	bgt.n	800a6fa <__swbuf_r+0x4e>
 800a6ee:	4621      	mov	r1, r4
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	f7ff ffb3 	bl	800a65c <_fflush_r>
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	d1ed      	bne.n	800a6d6 <__swbuf_r+0x2a>
 800a6fa:	68a3      	ldr	r3, [r4, #8]
 800a6fc:	3b01      	subs	r3, #1
 800a6fe:	60a3      	str	r3, [r4, #8]
 800a700:	6823      	ldr	r3, [r4, #0]
 800a702:	1c5a      	adds	r2, r3, #1
 800a704:	6022      	str	r2, [r4, #0]
 800a706:	701e      	strb	r6, [r3, #0]
 800a708:	6962      	ldr	r2, [r4, #20]
 800a70a:	1c43      	adds	r3, r0, #1
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d004      	beq.n	800a71a <__swbuf_r+0x6e>
 800a710:	89a3      	ldrh	r3, [r4, #12]
 800a712:	07db      	lsls	r3, r3, #31
 800a714:	d5e1      	bpl.n	800a6da <__swbuf_r+0x2e>
 800a716:	2e0a      	cmp	r6, #10
 800a718:	d1df      	bne.n	800a6da <__swbuf_r+0x2e>
 800a71a:	4621      	mov	r1, r4
 800a71c:	4628      	mov	r0, r5
 800a71e:	f7ff ff9d 	bl	800a65c <_fflush_r>
 800a722:	2800      	cmp	r0, #0
 800a724:	d0d9      	beq.n	800a6da <__swbuf_r+0x2e>
 800a726:	e7d6      	b.n	800a6d6 <__swbuf_r+0x2a>

0800a728 <__swsetup_r>:
 800a728:	b538      	push	{r3, r4, r5, lr}
 800a72a:	4b29      	ldr	r3, [pc, #164]	@ (800a7d0 <__swsetup_r+0xa8>)
 800a72c:	4605      	mov	r5, r0
 800a72e:	6818      	ldr	r0, [r3, #0]
 800a730:	460c      	mov	r4, r1
 800a732:	b118      	cbz	r0, 800a73c <__swsetup_r+0x14>
 800a734:	6a03      	ldr	r3, [r0, #32]
 800a736:	b90b      	cbnz	r3, 800a73c <__swsetup_r+0x14>
 800a738:	f7fd f8a0 	bl	800787c <__sinit>
 800a73c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a740:	0719      	lsls	r1, r3, #28
 800a742:	d422      	bmi.n	800a78a <__swsetup_r+0x62>
 800a744:	06da      	lsls	r2, r3, #27
 800a746:	d407      	bmi.n	800a758 <__swsetup_r+0x30>
 800a748:	2209      	movs	r2, #9
 800a74a:	602a      	str	r2, [r5, #0]
 800a74c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a750:	f04f 30ff 	mov.w	r0, #4294967295
 800a754:	81a3      	strh	r3, [r4, #12]
 800a756:	e033      	b.n	800a7c0 <__swsetup_r+0x98>
 800a758:	0758      	lsls	r0, r3, #29
 800a75a:	d512      	bpl.n	800a782 <__swsetup_r+0x5a>
 800a75c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a75e:	b141      	cbz	r1, 800a772 <__swsetup_r+0x4a>
 800a760:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a764:	4299      	cmp	r1, r3
 800a766:	d002      	beq.n	800a76e <__swsetup_r+0x46>
 800a768:	4628      	mov	r0, r5
 800a76a:	f7fe f83d 	bl	80087e8 <_free_r>
 800a76e:	2300      	movs	r3, #0
 800a770:	6363      	str	r3, [r4, #52]	@ 0x34
 800a772:	89a3      	ldrh	r3, [r4, #12]
 800a774:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a778:	81a3      	strh	r3, [r4, #12]
 800a77a:	2300      	movs	r3, #0
 800a77c:	6063      	str	r3, [r4, #4]
 800a77e:	6923      	ldr	r3, [r4, #16]
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	89a3      	ldrh	r3, [r4, #12]
 800a784:	f043 0308 	orr.w	r3, r3, #8
 800a788:	81a3      	strh	r3, [r4, #12]
 800a78a:	6923      	ldr	r3, [r4, #16]
 800a78c:	b94b      	cbnz	r3, 800a7a2 <__swsetup_r+0x7a>
 800a78e:	89a3      	ldrh	r3, [r4, #12]
 800a790:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a798:	d003      	beq.n	800a7a2 <__swsetup_r+0x7a>
 800a79a:	4621      	mov	r1, r4
 800a79c:	4628      	mov	r0, r5
 800a79e:	f000 fc30 	bl	800b002 <__smakebuf_r>
 800a7a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7a6:	f013 0201 	ands.w	r2, r3, #1
 800a7aa:	d00a      	beq.n	800a7c2 <__swsetup_r+0x9a>
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	60a2      	str	r2, [r4, #8]
 800a7b0:	6962      	ldr	r2, [r4, #20]
 800a7b2:	4252      	negs	r2, r2
 800a7b4:	61a2      	str	r2, [r4, #24]
 800a7b6:	6922      	ldr	r2, [r4, #16]
 800a7b8:	b942      	cbnz	r2, 800a7cc <__swsetup_r+0xa4>
 800a7ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a7be:	d1c5      	bne.n	800a74c <__swsetup_r+0x24>
 800a7c0:	bd38      	pop	{r3, r4, r5, pc}
 800a7c2:	0799      	lsls	r1, r3, #30
 800a7c4:	bf58      	it	pl
 800a7c6:	6962      	ldrpl	r2, [r4, #20]
 800a7c8:	60a2      	str	r2, [r4, #8]
 800a7ca:	e7f4      	b.n	800a7b6 <__swsetup_r+0x8e>
 800a7cc:	2000      	movs	r0, #0
 800a7ce:	e7f7      	b.n	800a7c0 <__swsetup_r+0x98>
 800a7d0:	2000002c 	.word	0x2000002c

0800a7d4 <strncmp>:
 800a7d4:	b510      	push	{r4, lr}
 800a7d6:	b16a      	cbz	r2, 800a7f4 <strncmp+0x20>
 800a7d8:	3901      	subs	r1, #1
 800a7da:	1884      	adds	r4, r0, r2
 800a7dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7e0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d103      	bne.n	800a7f0 <strncmp+0x1c>
 800a7e8:	42a0      	cmp	r0, r4
 800a7ea:	d001      	beq.n	800a7f0 <strncmp+0x1c>
 800a7ec:	2a00      	cmp	r2, #0
 800a7ee:	d1f5      	bne.n	800a7dc <strncmp+0x8>
 800a7f0:	1ad0      	subs	r0, r2, r3
 800a7f2:	bd10      	pop	{r4, pc}
 800a7f4:	4610      	mov	r0, r2
 800a7f6:	e7fc      	b.n	800a7f2 <strncmp+0x1e>

0800a7f8 <_sbrk_r>:
 800a7f8:	b538      	push	{r3, r4, r5, lr}
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	4d05      	ldr	r5, [pc, #20]	@ (800a814 <_sbrk_r+0x1c>)
 800a7fe:	4604      	mov	r4, r0
 800a800:	4608      	mov	r0, r1
 800a802:	602b      	str	r3, [r5, #0]
 800a804:	f7f7 ff0e 	bl	8002624 <_sbrk>
 800a808:	1c43      	adds	r3, r0, #1
 800a80a:	d102      	bne.n	800a812 <_sbrk_r+0x1a>
 800a80c:	682b      	ldr	r3, [r5, #0]
 800a80e:	b103      	cbz	r3, 800a812 <_sbrk_r+0x1a>
 800a810:	6023      	str	r3, [r4, #0]
 800a812:	bd38      	pop	{r3, r4, r5, pc}
 800a814:	200008b4 	.word	0x200008b4

0800a818 <nan>:
 800a818:	2000      	movs	r0, #0
 800a81a:	4901      	ldr	r1, [pc, #4]	@ (800a820 <nan+0x8>)
 800a81c:	4770      	bx	lr
 800a81e:	bf00      	nop
 800a820:	7ff80000 	.word	0x7ff80000

0800a824 <__assert_func>:
 800a824:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a826:	4614      	mov	r4, r2
 800a828:	461a      	mov	r2, r3
 800a82a:	4b09      	ldr	r3, [pc, #36]	@ (800a850 <__assert_func+0x2c>)
 800a82c:	4605      	mov	r5, r0
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68d8      	ldr	r0, [r3, #12]
 800a832:	b954      	cbnz	r4, 800a84a <__assert_func+0x26>
 800a834:	4b07      	ldr	r3, [pc, #28]	@ (800a854 <__assert_func+0x30>)
 800a836:	461c      	mov	r4, r3
 800a838:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a83c:	9100      	str	r1, [sp, #0]
 800a83e:	462b      	mov	r3, r5
 800a840:	4905      	ldr	r1, [pc, #20]	@ (800a858 <__assert_func+0x34>)
 800a842:	f000 fba7 	bl	800af94 <fiprintf>
 800a846:	f000 fc3b 	bl	800b0c0 <abort>
 800a84a:	4b04      	ldr	r3, [pc, #16]	@ (800a85c <__assert_func+0x38>)
 800a84c:	e7f4      	b.n	800a838 <__assert_func+0x14>
 800a84e:	bf00      	nop
 800a850:	2000002c 	.word	0x2000002c
 800a854:	0800be35 	.word	0x0800be35
 800a858:	0800be07 	.word	0x0800be07
 800a85c:	0800bdfa 	.word	0x0800bdfa

0800a860 <_calloc_r>:
 800a860:	b570      	push	{r4, r5, r6, lr}
 800a862:	fba1 5402 	umull	r5, r4, r1, r2
 800a866:	b93c      	cbnz	r4, 800a878 <_calloc_r+0x18>
 800a868:	4629      	mov	r1, r5
 800a86a:	f7fe f82f 	bl	80088cc <_malloc_r>
 800a86e:	4606      	mov	r6, r0
 800a870:	b928      	cbnz	r0, 800a87e <_calloc_r+0x1e>
 800a872:	2600      	movs	r6, #0
 800a874:	4630      	mov	r0, r6
 800a876:	bd70      	pop	{r4, r5, r6, pc}
 800a878:	220c      	movs	r2, #12
 800a87a:	6002      	str	r2, [r0, #0]
 800a87c:	e7f9      	b.n	800a872 <_calloc_r+0x12>
 800a87e:	462a      	mov	r2, r5
 800a880:	4621      	mov	r1, r4
 800a882:	f7fd f8c0 	bl	8007a06 <memset>
 800a886:	e7f5      	b.n	800a874 <_calloc_r+0x14>

0800a888 <rshift>:
 800a888:	6903      	ldr	r3, [r0, #16]
 800a88a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a88e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a892:	f100 0414 	add.w	r4, r0, #20
 800a896:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a89a:	dd46      	ble.n	800a92a <rshift+0xa2>
 800a89c:	f011 011f 	ands.w	r1, r1, #31
 800a8a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a8a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a8a8:	d10c      	bne.n	800a8c4 <rshift+0x3c>
 800a8aa:	4629      	mov	r1, r5
 800a8ac:	f100 0710 	add.w	r7, r0, #16
 800a8b0:	42b1      	cmp	r1, r6
 800a8b2:	d335      	bcc.n	800a920 <rshift+0x98>
 800a8b4:	1a9b      	subs	r3, r3, r2
 800a8b6:	009b      	lsls	r3, r3, #2
 800a8b8:	1eea      	subs	r2, r5, #3
 800a8ba:	4296      	cmp	r6, r2
 800a8bc:	bf38      	it	cc
 800a8be:	2300      	movcc	r3, #0
 800a8c0:	4423      	add	r3, r4
 800a8c2:	e015      	b.n	800a8f0 <rshift+0x68>
 800a8c4:	46a1      	mov	r9, r4
 800a8c6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a8ca:	f1c1 0820 	rsb	r8, r1, #32
 800a8ce:	40cf      	lsrs	r7, r1
 800a8d0:	f105 0e04 	add.w	lr, r5, #4
 800a8d4:	4576      	cmp	r6, lr
 800a8d6:	46f4      	mov	ip, lr
 800a8d8:	d816      	bhi.n	800a908 <rshift+0x80>
 800a8da:	1a9a      	subs	r2, r3, r2
 800a8dc:	0092      	lsls	r2, r2, #2
 800a8de:	3a04      	subs	r2, #4
 800a8e0:	3501      	adds	r5, #1
 800a8e2:	42ae      	cmp	r6, r5
 800a8e4:	bf38      	it	cc
 800a8e6:	2200      	movcc	r2, #0
 800a8e8:	18a3      	adds	r3, r4, r2
 800a8ea:	50a7      	str	r7, [r4, r2]
 800a8ec:	b107      	cbz	r7, 800a8f0 <rshift+0x68>
 800a8ee:	3304      	adds	r3, #4
 800a8f0:	42a3      	cmp	r3, r4
 800a8f2:	eba3 0204 	sub.w	r2, r3, r4
 800a8f6:	bf08      	it	eq
 800a8f8:	2300      	moveq	r3, #0
 800a8fa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a8fe:	6102      	str	r2, [r0, #16]
 800a900:	bf08      	it	eq
 800a902:	6143      	streq	r3, [r0, #20]
 800a904:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a908:	f8dc c000 	ldr.w	ip, [ip]
 800a90c:	fa0c fc08 	lsl.w	ip, ip, r8
 800a910:	ea4c 0707 	orr.w	r7, ip, r7
 800a914:	f849 7b04 	str.w	r7, [r9], #4
 800a918:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a91c:	40cf      	lsrs	r7, r1
 800a91e:	e7d9      	b.n	800a8d4 <rshift+0x4c>
 800a920:	f851 cb04 	ldr.w	ip, [r1], #4
 800a924:	f847 cf04 	str.w	ip, [r7, #4]!
 800a928:	e7c2      	b.n	800a8b0 <rshift+0x28>
 800a92a:	4623      	mov	r3, r4
 800a92c:	e7e0      	b.n	800a8f0 <rshift+0x68>

0800a92e <__hexdig_fun>:
 800a92e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a932:	2b09      	cmp	r3, #9
 800a934:	d802      	bhi.n	800a93c <__hexdig_fun+0xe>
 800a936:	3820      	subs	r0, #32
 800a938:	b2c0      	uxtb	r0, r0
 800a93a:	4770      	bx	lr
 800a93c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a940:	2b05      	cmp	r3, #5
 800a942:	d801      	bhi.n	800a948 <__hexdig_fun+0x1a>
 800a944:	3847      	subs	r0, #71	@ 0x47
 800a946:	e7f7      	b.n	800a938 <__hexdig_fun+0xa>
 800a948:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a94c:	2b05      	cmp	r3, #5
 800a94e:	d801      	bhi.n	800a954 <__hexdig_fun+0x26>
 800a950:	3827      	subs	r0, #39	@ 0x27
 800a952:	e7f1      	b.n	800a938 <__hexdig_fun+0xa>
 800a954:	2000      	movs	r0, #0
 800a956:	4770      	bx	lr

0800a958 <__gethex>:
 800a958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a95c:	468a      	mov	sl, r1
 800a95e:	4690      	mov	r8, r2
 800a960:	b085      	sub	sp, #20
 800a962:	9302      	str	r3, [sp, #8]
 800a964:	680b      	ldr	r3, [r1, #0]
 800a966:	9001      	str	r0, [sp, #4]
 800a968:	1c9c      	adds	r4, r3, #2
 800a96a:	46a1      	mov	r9, r4
 800a96c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a970:	2830      	cmp	r0, #48	@ 0x30
 800a972:	d0fa      	beq.n	800a96a <__gethex+0x12>
 800a974:	eba9 0303 	sub.w	r3, r9, r3
 800a978:	f1a3 0b02 	sub.w	fp, r3, #2
 800a97c:	f7ff ffd7 	bl	800a92e <__hexdig_fun>
 800a980:	4605      	mov	r5, r0
 800a982:	2800      	cmp	r0, #0
 800a984:	d168      	bne.n	800aa58 <__gethex+0x100>
 800a986:	2201      	movs	r2, #1
 800a988:	4648      	mov	r0, r9
 800a98a:	499f      	ldr	r1, [pc, #636]	@ (800ac08 <__gethex+0x2b0>)
 800a98c:	f7ff ff22 	bl	800a7d4 <strncmp>
 800a990:	4607      	mov	r7, r0
 800a992:	2800      	cmp	r0, #0
 800a994:	d167      	bne.n	800aa66 <__gethex+0x10e>
 800a996:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a99a:	4626      	mov	r6, r4
 800a99c:	f7ff ffc7 	bl	800a92e <__hexdig_fun>
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	d062      	beq.n	800aa6a <__gethex+0x112>
 800a9a4:	4623      	mov	r3, r4
 800a9a6:	7818      	ldrb	r0, [r3, #0]
 800a9a8:	4699      	mov	r9, r3
 800a9aa:	2830      	cmp	r0, #48	@ 0x30
 800a9ac:	f103 0301 	add.w	r3, r3, #1
 800a9b0:	d0f9      	beq.n	800a9a6 <__gethex+0x4e>
 800a9b2:	f7ff ffbc 	bl	800a92e <__hexdig_fun>
 800a9b6:	fab0 f580 	clz	r5, r0
 800a9ba:	f04f 0b01 	mov.w	fp, #1
 800a9be:	096d      	lsrs	r5, r5, #5
 800a9c0:	464a      	mov	r2, r9
 800a9c2:	4616      	mov	r6, r2
 800a9c4:	7830      	ldrb	r0, [r6, #0]
 800a9c6:	3201      	adds	r2, #1
 800a9c8:	f7ff ffb1 	bl	800a92e <__hexdig_fun>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	d1f8      	bne.n	800a9c2 <__gethex+0x6a>
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	4630      	mov	r0, r6
 800a9d4:	498c      	ldr	r1, [pc, #560]	@ (800ac08 <__gethex+0x2b0>)
 800a9d6:	f7ff fefd 	bl	800a7d4 <strncmp>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	d13f      	bne.n	800aa5e <__gethex+0x106>
 800a9de:	b944      	cbnz	r4, 800a9f2 <__gethex+0x9a>
 800a9e0:	1c74      	adds	r4, r6, #1
 800a9e2:	4622      	mov	r2, r4
 800a9e4:	4616      	mov	r6, r2
 800a9e6:	7830      	ldrb	r0, [r6, #0]
 800a9e8:	3201      	adds	r2, #1
 800a9ea:	f7ff ffa0 	bl	800a92e <__hexdig_fun>
 800a9ee:	2800      	cmp	r0, #0
 800a9f0:	d1f8      	bne.n	800a9e4 <__gethex+0x8c>
 800a9f2:	1ba4      	subs	r4, r4, r6
 800a9f4:	00a7      	lsls	r7, r4, #2
 800a9f6:	7833      	ldrb	r3, [r6, #0]
 800a9f8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a9fc:	2b50      	cmp	r3, #80	@ 0x50
 800a9fe:	d13e      	bne.n	800aa7e <__gethex+0x126>
 800aa00:	7873      	ldrb	r3, [r6, #1]
 800aa02:	2b2b      	cmp	r3, #43	@ 0x2b
 800aa04:	d033      	beq.n	800aa6e <__gethex+0x116>
 800aa06:	2b2d      	cmp	r3, #45	@ 0x2d
 800aa08:	d034      	beq.n	800aa74 <__gethex+0x11c>
 800aa0a:	2400      	movs	r4, #0
 800aa0c:	1c71      	adds	r1, r6, #1
 800aa0e:	7808      	ldrb	r0, [r1, #0]
 800aa10:	f7ff ff8d 	bl	800a92e <__hexdig_fun>
 800aa14:	1e43      	subs	r3, r0, #1
 800aa16:	b2db      	uxtb	r3, r3
 800aa18:	2b18      	cmp	r3, #24
 800aa1a:	d830      	bhi.n	800aa7e <__gethex+0x126>
 800aa1c:	f1a0 0210 	sub.w	r2, r0, #16
 800aa20:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aa24:	f7ff ff83 	bl	800a92e <__hexdig_fun>
 800aa28:	f100 3cff 	add.w	ip, r0, #4294967295
 800aa2c:	fa5f fc8c 	uxtb.w	ip, ip
 800aa30:	f1bc 0f18 	cmp.w	ip, #24
 800aa34:	f04f 030a 	mov.w	r3, #10
 800aa38:	d91e      	bls.n	800aa78 <__gethex+0x120>
 800aa3a:	b104      	cbz	r4, 800aa3e <__gethex+0xe6>
 800aa3c:	4252      	negs	r2, r2
 800aa3e:	4417      	add	r7, r2
 800aa40:	f8ca 1000 	str.w	r1, [sl]
 800aa44:	b1ed      	cbz	r5, 800aa82 <__gethex+0x12a>
 800aa46:	f1bb 0f00 	cmp.w	fp, #0
 800aa4a:	bf0c      	ite	eq
 800aa4c:	2506      	moveq	r5, #6
 800aa4e:	2500      	movne	r5, #0
 800aa50:	4628      	mov	r0, r5
 800aa52:	b005      	add	sp, #20
 800aa54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa58:	2500      	movs	r5, #0
 800aa5a:	462c      	mov	r4, r5
 800aa5c:	e7b0      	b.n	800a9c0 <__gethex+0x68>
 800aa5e:	2c00      	cmp	r4, #0
 800aa60:	d1c7      	bne.n	800a9f2 <__gethex+0x9a>
 800aa62:	4627      	mov	r7, r4
 800aa64:	e7c7      	b.n	800a9f6 <__gethex+0x9e>
 800aa66:	464e      	mov	r6, r9
 800aa68:	462f      	mov	r7, r5
 800aa6a:	2501      	movs	r5, #1
 800aa6c:	e7c3      	b.n	800a9f6 <__gethex+0x9e>
 800aa6e:	2400      	movs	r4, #0
 800aa70:	1cb1      	adds	r1, r6, #2
 800aa72:	e7cc      	b.n	800aa0e <__gethex+0xb6>
 800aa74:	2401      	movs	r4, #1
 800aa76:	e7fb      	b.n	800aa70 <__gethex+0x118>
 800aa78:	fb03 0002 	mla	r0, r3, r2, r0
 800aa7c:	e7ce      	b.n	800aa1c <__gethex+0xc4>
 800aa7e:	4631      	mov	r1, r6
 800aa80:	e7de      	b.n	800aa40 <__gethex+0xe8>
 800aa82:	4629      	mov	r1, r5
 800aa84:	eba6 0309 	sub.w	r3, r6, r9
 800aa88:	3b01      	subs	r3, #1
 800aa8a:	2b07      	cmp	r3, #7
 800aa8c:	dc0a      	bgt.n	800aaa4 <__gethex+0x14c>
 800aa8e:	9801      	ldr	r0, [sp, #4]
 800aa90:	f7fd ffa8 	bl	80089e4 <_Balloc>
 800aa94:	4604      	mov	r4, r0
 800aa96:	b940      	cbnz	r0, 800aaaa <__gethex+0x152>
 800aa98:	4602      	mov	r2, r0
 800aa9a:	21e4      	movs	r1, #228	@ 0xe4
 800aa9c:	4b5b      	ldr	r3, [pc, #364]	@ (800ac0c <__gethex+0x2b4>)
 800aa9e:	485c      	ldr	r0, [pc, #368]	@ (800ac10 <__gethex+0x2b8>)
 800aaa0:	f7ff fec0 	bl	800a824 <__assert_func>
 800aaa4:	3101      	adds	r1, #1
 800aaa6:	105b      	asrs	r3, r3, #1
 800aaa8:	e7ef      	b.n	800aa8a <__gethex+0x132>
 800aaaa:	2300      	movs	r3, #0
 800aaac:	f100 0a14 	add.w	sl, r0, #20
 800aab0:	4655      	mov	r5, sl
 800aab2:	469b      	mov	fp, r3
 800aab4:	45b1      	cmp	r9, r6
 800aab6:	d337      	bcc.n	800ab28 <__gethex+0x1d0>
 800aab8:	f845 bb04 	str.w	fp, [r5], #4
 800aabc:	eba5 050a 	sub.w	r5, r5, sl
 800aac0:	10ad      	asrs	r5, r5, #2
 800aac2:	6125      	str	r5, [r4, #16]
 800aac4:	4658      	mov	r0, fp
 800aac6:	f7fe f87f 	bl	8008bc8 <__hi0bits>
 800aaca:	016d      	lsls	r5, r5, #5
 800aacc:	f8d8 6000 	ldr.w	r6, [r8]
 800aad0:	1a2d      	subs	r5, r5, r0
 800aad2:	42b5      	cmp	r5, r6
 800aad4:	dd54      	ble.n	800ab80 <__gethex+0x228>
 800aad6:	1bad      	subs	r5, r5, r6
 800aad8:	4629      	mov	r1, r5
 800aada:	4620      	mov	r0, r4
 800aadc:	f7fe fc07 	bl	80092ee <__any_on>
 800aae0:	4681      	mov	r9, r0
 800aae2:	b178      	cbz	r0, 800ab04 <__gethex+0x1ac>
 800aae4:	f04f 0901 	mov.w	r9, #1
 800aae8:	1e6b      	subs	r3, r5, #1
 800aaea:	1159      	asrs	r1, r3, #5
 800aaec:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800aaf0:	f003 021f 	and.w	r2, r3, #31
 800aaf4:	fa09 f202 	lsl.w	r2, r9, r2
 800aaf8:	420a      	tst	r2, r1
 800aafa:	d003      	beq.n	800ab04 <__gethex+0x1ac>
 800aafc:	454b      	cmp	r3, r9
 800aafe:	dc36      	bgt.n	800ab6e <__gethex+0x216>
 800ab00:	f04f 0902 	mov.w	r9, #2
 800ab04:	4629      	mov	r1, r5
 800ab06:	4620      	mov	r0, r4
 800ab08:	f7ff febe 	bl	800a888 <rshift>
 800ab0c:	442f      	add	r7, r5
 800ab0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab12:	42bb      	cmp	r3, r7
 800ab14:	da42      	bge.n	800ab9c <__gethex+0x244>
 800ab16:	4621      	mov	r1, r4
 800ab18:	9801      	ldr	r0, [sp, #4]
 800ab1a:	f7fd ffa3 	bl	8008a64 <_Bfree>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab22:	25a3      	movs	r5, #163	@ 0xa3
 800ab24:	6013      	str	r3, [r2, #0]
 800ab26:	e793      	b.n	800aa50 <__gethex+0xf8>
 800ab28:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ab2c:	2a2e      	cmp	r2, #46	@ 0x2e
 800ab2e:	d012      	beq.n	800ab56 <__gethex+0x1fe>
 800ab30:	2b20      	cmp	r3, #32
 800ab32:	d104      	bne.n	800ab3e <__gethex+0x1e6>
 800ab34:	f845 bb04 	str.w	fp, [r5], #4
 800ab38:	f04f 0b00 	mov.w	fp, #0
 800ab3c:	465b      	mov	r3, fp
 800ab3e:	7830      	ldrb	r0, [r6, #0]
 800ab40:	9303      	str	r3, [sp, #12]
 800ab42:	f7ff fef4 	bl	800a92e <__hexdig_fun>
 800ab46:	9b03      	ldr	r3, [sp, #12]
 800ab48:	f000 000f 	and.w	r0, r0, #15
 800ab4c:	4098      	lsls	r0, r3
 800ab4e:	ea4b 0b00 	orr.w	fp, fp, r0
 800ab52:	3304      	adds	r3, #4
 800ab54:	e7ae      	b.n	800aab4 <__gethex+0x15c>
 800ab56:	45b1      	cmp	r9, r6
 800ab58:	d8ea      	bhi.n	800ab30 <__gethex+0x1d8>
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	4630      	mov	r0, r6
 800ab5e:	492a      	ldr	r1, [pc, #168]	@ (800ac08 <__gethex+0x2b0>)
 800ab60:	9303      	str	r3, [sp, #12]
 800ab62:	f7ff fe37 	bl	800a7d4 <strncmp>
 800ab66:	9b03      	ldr	r3, [sp, #12]
 800ab68:	2800      	cmp	r0, #0
 800ab6a:	d1e1      	bne.n	800ab30 <__gethex+0x1d8>
 800ab6c:	e7a2      	b.n	800aab4 <__gethex+0x15c>
 800ab6e:	4620      	mov	r0, r4
 800ab70:	1ea9      	subs	r1, r5, #2
 800ab72:	f7fe fbbc 	bl	80092ee <__any_on>
 800ab76:	2800      	cmp	r0, #0
 800ab78:	d0c2      	beq.n	800ab00 <__gethex+0x1a8>
 800ab7a:	f04f 0903 	mov.w	r9, #3
 800ab7e:	e7c1      	b.n	800ab04 <__gethex+0x1ac>
 800ab80:	da09      	bge.n	800ab96 <__gethex+0x23e>
 800ab82:	1b75      	subs	r5, r6, r5
 800ab84:	4621      	mov	r1, r4
 800ab86:	462a      	mov	r2, r5
 800ab88:	9801      	ldr	r0, [sp, #4]
 800ab8a:	f7fe f981 	bl	8008e90 <__lshift>
 800ab8e:	4604      	mov	r4, r0
 800ab90:	1b7f      	subs	r7, r7, r5
 800ab92:	f100 0a14 	add.w	sl, r0, #20
 800ab96:	f04f 0900 	mov.w	r9, #0
 800ab9a:	e7b8      	b.n	800ab0e <__gethex+0x1b6>
 800ab9c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aba0:	42bd      	cmp	r5, r7
 800aba2:	dd6f      	ble.n	800ac84 <__gethex+0x32c>
 800aba4:	1bed      	subs	r5, r5, r7
 800aba6:	42ae      	cmp	r6, r5
 800aba8:	dc34      	bgt.n	800ac14 <__gethex+0x2bc>
 800abaa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800abae:	2b02      	cmp	r3, #2
 800abb0:	d022      	beq.n	800abf8 <__gethex+0x2a0>
 800abb2:	2b03      	cmp	r3, #3
 800abb4:	d024      	beq.n	800ac00 <__gethex+0x2a8>
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	d115      	bne.n	800abe6 <__gethex+0x28e>
 800abba:	42ae      	cmp	r6, r5
 800abbc:	d113      	bne.n	800abe6 <__gethex+0x28e>
 800abbe:	2e01      	cmp	r6, #1
 800abc0:	d10b      	bne.n	800abda <__gethex+0x282>
 800abc2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800abc6:	9a02      	ldr	r2, [sp, #8]
 800abc8:	2562      	movs	r5, #98	@ 0x62
 800abca:	6013      	str	r3, [r2, #0]
 800abcc:	2301      	movs	r3, #1
 800abce:	6123      	str	r3, [r4, #16]
 800abd0:	f8ca 3000 	str.w	r3, [sl]
 800abd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abd6:	601c      	str	r4, [r3, #0]
 800abd8:	e73a      	b.n	800aa50 <__gethex+0xf8>
 800abda:	4620      	mov	r0, r4
 800abdc:	1e71      	subs	r1, r6, #1
 800abde:	f7fe fb86 	bl	80092ee <__any_on>
 800abe2:	2800      	cmp	r0, #0
 800abe4:	d1ed      	bne.n	800abc2 <__gethex+0x26a>
 800abe6:	4621      	mov	r1, r4
 800abe8:	9801      	ldr	r0, [sp, #4]
 800abea:	f7fd ff3b 	bl	8008a64 <_Bfree>
 800abee:	2300      	movs	r3, #0
 800abf0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abf2:	2550      	movs	r5, #80	@ 0x50
 800abf4:	6013      	str	r3, [r2, #0]
 800abf6:	e72b      	b.n	800aa50 <__gethex+0xf8>
 800abf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d1f3      	bne.n	800abe6 <__gethex+0x28e>
 800abfe:	e7e0      	b.n	800abc2 <__gethex+0x26a>
 800ac00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d1dd      	bne.n	800abc2 <__gethex+0x26a>
 800ac06:	e7ee      	b.n	800abe6 <__gethex+0x28e>
 800ac08:	0800bc88 	.word	0x0800bc88
 800ac0c:	0800bb1f 	.word	0x0800bb1f
 800ac10:	0800be36 	.word	0x0800be36
 800ac14:	1e6f      	subs	r7, r5, #1
 800ac16:	f1b9 0f00 	cmp.w	r9, #0
 800ac1a:	d130      	bne.n	800ac7e <__gethex+0x326>
 800ac1c:	b127      	cbz	r7, 800ac28 <__gethex+0x2d0>
 800ac1e:	4639      	mov	r1, r7
 800ac20:	4620      	mov	r0, r4
 800ac22:	f7fe fb64 	bl	80092ee <__any_on>
 800ac26:	4681      	mov	r9, r0
 800ac28:	2301      	movs	r3, #1
 800ac2a:	4629      	mov	r1, r5
 800ac2c:	1b76      	subs	r6, r6, r5
 800ac2e:	2502      	movs	r5, #2
 800ac30:	117a      	asrs	r2, r7, #5
 800ac32:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ac36:	f007 071f 	and.w	r7, r7, #31
 800ac3a:	40bb      	lsls	r3, r7
 800ac3c:	4213      	tst	r3, r2
 800ac3e:	4620      	mov	r0, r4
 800ac40:	bf18      	it	ne
 800ac42:	f049 0902 	orrne.w	r9, r9, #2
 800ac46:	f7ff fe1f 	bl	800a888 <rshift>
 800ac4a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ac4e:	f1b9 0f00 	cmp.w	r9, #0
 800ac52:	d047      	beq.n	800ace4 <__gethex+0x38c>
 800ac54:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac58:	2b02      	cmp	r3, #2
 800ac5a:	d015      	beq.n	800ac88 <__gethex+0x330>
 800ac5c:	2b03      	cmp	r3, #3
 800ac5e:	d017      	beq.n	800ac90 <__gethex+0x338>
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	d109      	bne.n	800ac78 <__gethex+0x320>
 800ac64:	f019 0f02 	tst.w	r9, #2
 800ac68:	d006      	beq.n	800ac78 <__gethex+0x320>
 800ac6a:	f8da 3000 	ldr.w	r3, [sl]
 800ac6e:	ea49 0903 	orr.w	r9, r9, r3
 800ac72:	f019 0f01 	tst.w	r9, #1
 800ac76:	d10e      	bne.n	800ac96 <__gethex+0x33e>
 800ac78:	f045 0510 	orr.w	r5, r5, #16
 800ac7c:	e032      	b.n	800ace4 <__gethex+0x38c>
 800ac7e:	f04f 0901 	mov.w	r9, #1
 800ac82:	e7d1      	b.n	800ac28 <__gethex+0x2d0>
 800ac84:	2501      	movs	r5, #1
 800ac86:	e7e2      	b.n	800ac4e <__gethex+0x2f6>
 800ac88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac8a:	f1c3 0301 	rsb	r3, r3, #1
 800ac8e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d0f0      	beq.n	800ac78 <__gethex+0x320>
 800ac96:	f04f 0c00 	mov.w	ip, #0
 800ac9a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ac9e:	f104 0314 	add.w	r3, r4, #20
 800aca2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aca6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800acaa:	4618      	mov	r0, r3
 800acac:	f853 2b04 	ldr.w	r2, [r3], #4
 800acb0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800acb4:	d01b      	beq.n	800acee <__gethex+0x396>
 800acb6:	3201      	adds	r2, #1
 800acb8:	6002      	str	r2, [r0, #0]
 800acba:	2d02      	cmp	r5, #2
 800acbc:	f104 0314 	add.w	r3, r4, #20
 800acc0:	d13c      	bne.n	800ad3c <__gethex+0x3e4>
 800acc2:	f8d8 2000 	ldr.w	r2, [r8]
 800acc6:	3a01      	subs	r2, #1
 800acc8:	42b2      	cmp	r2, r6
 800acca:	d109      	bne.n	800ace0 <__gethex+0x388>
 800accc:	2201      	movs	r2, #1
 800acce:	1171      	asrs	r1, r6, #5
 800acd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800acd4:	f006 061f 	and.w	r6, r6, #31
 800acd8:	fa02 f606 	lsl.w	r6, r2, r6
 800acdc:	421e      	tst	r6, r3
 800acde:	d13a      	bne.n	800ad56 <__gethex+0x3fe>
 800ace0:	f045 0520 	orr.w	r5, r5, #32
 800ace4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ace6:	601c      	str	r4, [r3, #0]
 800ace8:	9b02      	ldr	r3, [sp, #8]
 800acea:	601f      	str	r7, [r3, #0]
 800acec:	e6b0      	b.n	800aa50 <__gethex+0xf8>
 800acee:	4299      	cmp	r1, r3
 800acf0:	f843 cc04 	str.w	ip, [r3, #-4]
 800acf4:	d8d9      	bhi.n	800acaa <__gethex+0x352>
 800acf6:	68a3      	ldr	r3, [r4, #8]
 800acf8:	459b      	cmp	fp, r3
 800acfa:	db17      	blt.n	800ad2c <__gethex+0x3d4>
 800acfc:	6861      	ldr	r1, [r4, #4]
 800acfe:	9801      	ldr	r0, [sp, #4]
 800ad00:	3101      	adds	r1, #1
 800ad02:	f7fd fe6f 	bl	80089e4 <_Balloc>
 800ad06:	4681      	mov	r9, r0
 800ad08:	b918      	cbnz	r0, 800ad12 <__gethex+0x3ba>
 800ad0a:	4602      	mov	r2, r0
 800ad0c:	2184      	movs	r1, #132	@ 0x84
 800ad0e:	4b19      	ldr	r3, [pc, #100]	@ (800ad74 <__gethex+0x41c>)
 800ad10:	e6c5      	b.n	800aa9e <__gethex+0x146>
 800ad12:	6922      	ldr	r2, [r4, #16]
 800ad14:	f104 010c 	add.w	r1, r4, #12
 800ad18:	3202      	adds	r2, #2
 800ad1a:	0092      	lsls	r2, r2, #2
 800ad1c:	300c      	adds	r0, #12
 800ad1e:	f7fc ff00 	bl	8007b22 <memcpy>
 800ad22:	4621      	mov	r1, r4
 800ad24:	9801      	ldr	r0, [sp, #4]
 800ad26:	f7fd fe9d 	bl	8008a64 <_Bfree>
 800ad2a:	464c      	mov	r4, r9
 800ad2c:	6923      	ldr	r3, [r4, #16]
 800ad2e:	1c5a      	adds	r2, r3, #1
 800ad30:	6122      	str	r2, [r4, #16]
 800ad32:	2201      	movs	r2, #1
 800ad34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad38:	615a      	str	r2, [r3, #20]
 800ad3a:	e7be      	b.n	800acba <__gethex+0x362>
 800ad3c:	6922      	ldr	r2, [r4, #16]
 800ad3e:	455a      	cmp	r2, fp
 800ad40:	dd0b      	ble.n	800ad5a <__gethex+0x402>
 800ad42:	2101      	movs	r1, #1
 800ad44:	4620      	mov	r0, r4
 800ad46:	f7ff fd9f 	bl	800a888 <rshift>
 800ad4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad4e:	3701      	adds	r7, #1
 800ad50:	42bb      	cmp	r3, r7
 800ad52:	f6ff aee0 	blt.w	800ab16 <__gethex+0x1be>
 800ad56:	2501      	movs	r5, #1
 800ad58:	e7c2      	b.n	800ace0 <__gethex+0x388>
 800ad5a:	f016 061f 	ands.w	r6, r6, #31
 800ad5e:	d0fa      	beq.n	800ad56 <__gethex+0x3fe>
 800ad60:	4453      	add	r3, sl
 800ad62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ad66:	f7fd ff2f 	bl	8008bc8 <__hi0bits>
 800ad6a:	f1c6 0620 	rsb	r6, r6, #32
 800ad6e:	42b0      	cmp	r0, r6
 800ad70:	dbe7      	blt.n	800ad42 <__gethex+0x3ea>
 800ad72:	e7f0      	b.n	800ad56 <__gethex+0x3fe>
 800ad74:	0800bb1f 	.word	0x0800bb1f

0800ad78 <L_shift>:
 800ad78:	f1c2 0208 	rsb	r2, r2, #8
 800ad7c:	0092      	lsls	r2, r2, #2
 800ad7e:	b570      	push	{r4, r5, r6, lr}
 800ad80:	f1c2 0620 	rsb	r6, r2, #32
 800ad84:	6843      	ldr	r3, [r0, #4]
 800ad86:	6804      	ldr	r4, [r0, #0]
 800ad88:	fa03 f506 	lsl.w	r5, r3, r6
 800ad8c:	432c      	orrs	r4, r5
 800ad8e:	40d3      	lsrs	r3, r2
 800ad90:	6004      	str	r4, [r0, #0]
 800ad92:	f840 3f04 	str.w	r3, [r0, #4]!
 800ad96:	4288      	cmp	r0, r1
 800ad98:	d3f4      	bcc.n	800ad84 <L_shift+0xc>
 800ad9a:	bd70      	pop	{r4, r5, r6, pc}

0800ad9c <__match>:
 800ad9c:	b530      	push	{r4, r5, lr}
 800ad9e:	6803      	ldr	r3, [r0, #0]
 800ada0:	3301      	adds	r3, #1
 800ada2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ada6:	b914      	cbnz	r4, 800adae <__match+0x12>
 800ada8:	6003      	str	r3, [r0, #0]
 800adaa:	2001      	movs	r0, #1
 800adac:	bd30      	pop	{r4, r5, pc}
 800adae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adb2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800adb6:	2d19      	cmp	r5, #25
 800adb8:	bf98      	it	ls
 800adba:	3220      	addls	r2, #32
 800adbc:	42a2      	cmp	r2, r4
 800adbe:	d0f0      	beq.n	800ada2 <__match+0x6>
 800adc0:	2000      	movs	r0, #0
 800adc2:	e7f3      	b.n	800adac <__match+0x10>

0800adc4 <__hexnan>:
 800adc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc8:	2500      	movs	r5, #0
 800adca:	680b      	ldr	r3, [r1, #0]
 800adcc:	4682      	mov	sl, r0
 800adce:	115e      	asrs	r6, r3, #5
 800add0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800add4:	f013 031f 	ands.w	r3, r3, #31
 800add8:	bf18      	it	ne
 800adda:	3604      	addne	r6, #4
 800addc:	1f37      	subs	r7, r6, #4
 800adde:	4690      	mov	r8, r2
 800ade0:	46b9      	mov	r9, r7
 800ade2:	463c      	mov	r4, r7
 800ade4:	46ab      	mov	fp, r5
 800ade6:	b087      	sub	sp, #28
 800ade8:	6801      	ldr	r1, [r0, #0]
 800adea:	9301      	str	r3, [sp, #4]
 800adec:	f846 5c04 	str.w	r5, [r6, #-4]
 800adf0:	9502      	str	r5, [sp, #8]
 800adf2:	784a      	ldrb	r2, [r1, #1]
 800adf4:	1c4b      	adds	r3, r1, #1
 800adf6:	9303      	str	r3, [sp, #12]
 800adf8:	b342      	cbz	r2, 800ae4c <__hexnan+0x88>
 800adfa:	4610      	mov	r0, r2
 800adfc:	9105      	str	r1, [sp, #20]
 800adfe:	9204      	str	r2, [sp, #16]
 800ae00:	f7ff fd95 	bl	800a92e <__hexdig_fun>
 800ae04:	2800      	cmp	r0, #0
 800ae06:	d151      	bne.n	800aeac <__hexnan+0xe8>
 800ae08:	9a04      	ldr	r2, [sp, #16]
 800ae0a:	9905      	ldr	r1, [sp, #20]
 800ae0c:	2a20      	cmp	r2, #32
 800ae0e:	d818      	bhi.n	800ae42 <__hexnan+0x7e>
 800ae10:	9b02      	ldr	r3, [sp, #8]
 800ae12:	459b      	cmp	fp, r3
 800ae14:	dd13      	ble.n	800ae3e <__hexnan+0x7a>
 800ae16:	454c      	cmp	r4, r9
 800ae18:	d206      	bcs.n	800ae28 <__hexnan+0x64>
 800ae1a:	2d07      	cmp	r5, #7
 800ae1c:	dc04      	bgt.n	800ae28 <__hexnan+0x64>
 800ae1e:	462a      	mov	r2, r5
 800ae20:	4649      	mov	r1, r9
 800ae22:	4620      	mov	r0, r4
 800ae24:	f7ff ffa8 	bl	800ad78 <L_shift>
 800ae28:	4544      	cmp	r4, r8
 800ae2a:	d952      	bls.n	800aed2 <__hexnan+0x10e>
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	f1a4 0904 	sub.w	r9, r4, #4
 800ae32:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae36:	461d      	mov	r5, r3
 800ae38:	464c      	mov	r4, r9
 800ae3a:	f8cd b008 	str.w	fp, [sp, #8]
 800ae3e:	9903      	ldr	r1, [sp, #12]
 800ae40:	e7d7      	b.n	800adf2 <__hexnan+0x2e>
 800ae42:	2a29      	cmp	r2, #41	@ 0x29
 800ae44:	d157      	bne.n	800aef6 <__hexnan+0x132>
 800ae46:	3102      	adds	r1, #2
 800ae48:	f8ca 1000 	str.w	r1, [sl]
 800ae4c:	f1bb 0f00 	cmp.w	fp, #0
 800ae50:	d051      	beq.n	800aef6 <__hexnan+0x132>
 800ae52:	454c      	cmp	r4, r9
 800ae54:	d206      	bcs.n	800ae64 <__hexnan+0xa0>
 800ae56:	2d07      	cmp	r5, #7
 800ae58:	dc04      	bgt.n	800ae64 <__hexnan+0xa0>
 800ae5a:	462a      	mov	r2, r5
 800ae5c:	4649      	mov	r1, r9
 800ae5e:	4620      	mov	r0, r4
 800ae60:	f7ff ff8a 	bl	800ad78 <L_shift>
 800ae64:	4544      	cmp	r4, r8
 800ae66:	d936      	bls.n	800aed6 <__hexnan+0x112>
 800ae68:	4623      	mov	r3, r4
 800ae6a:	f1a8 0204 	sub.w	r2, r8, #4
 800ae6e:	f853 1b04 	ldr.w	r1, [r3], #4
 800ae72:	429f      	cmp	r7, r3
 800ae74:	f842 1f04 	str.w	r1, [r2, #4]!
 800ae78:	d2f9      	bcs.n	800ae6e <__hexnan+0xaa>
 800ae7a:	1b3b      	subs	r3, r7, r4
 800ae7c:	f023 0303 	bic.w	r3, r3, #3
 800ae80:	3304      	adds	r3, #4
 800ae82:	3401      	adds	r4, #1
 800ae84:	3e03      	subs	r6, #3
 800ae86:	42b4      	cmp	r4, r6
 800ae88:	bf88      	it	hi
 800ae8a:	2304      	movhi	r3, #4
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	4443      	add	r3, r8
 800ae90:	f843 2b04 	str.w	r2, [r3], #4
 800ae94:	429f      	cmp	r7, r3
 800ae96:	d2fb      	bcs.n	800ae90 <__hexnan+0xcc>
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	b91b      	cbnz	r3, 800aea4 <__hexnan+0xe0>
 800ae9c:	4547      	cmp	r7, r8
 800ae9e:	d128      	bne.n	800aef2 <__hexnan+0x12e>
 800aea0:	2301      	movs	r3, #1
 800aea2:	603b      	str	r3, [r7, #0]
 800aea4:	2005      	movs	r0, #5
 800aea6:	b007      	add	sp, #28
 800aea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeac:	3501      	adds	r5, #1
 800aeae:	2d08      	cmp	r5, #8
 800aeb0:	f10b 0b01 	add.w	fp, fp, #1
 800aeb4:	dd06      	ble.n	800aec4 <__hexnan+0x100>
 800aeb6:	4544      	cmp	r4, r8
 800aeb8:	d9c1      	bls.n	800ae3e <__hexnan+0x7a>
 800aeba:	2300      	movs	r3, #0
 800aebc:	2501      	movs	r5, #1
 800aebe:	f844 3c04 	str.w	r3, [r4, #-4]
 800aec2:	3c04      	subs	r4, #4
 800aec4:	6822      	ldr	r2, [r4, #0]
 800aec6:	f000 000f 	and.w	r0, r0, #15
 800aeca:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800aece:	6020      	str	r0, [r4, #0]
 800aed0:	e7b5      	b.n	800ae3e <__hexnan+0x7a>
 800aed2:	2508      	movs	r5, #8
 800aed4:	e7b3      	b.n	800ae3e <__hexnan+0x7a>
 800aed6:	9b01      	ldr	r3, [sp, #4]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d0dd      	beq.n	800ae98 <__hexnan+0xd4>
 800aedc:	f04f 32ff 	mov.w	r2, #4294967295
 800aee0:	f1c3 0320 	rsb	r3, r3, #32
 800aee4:	40da      	lsrs	r2, r3
 800aee6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800aeea:	4013      	ands	r3, r2
 800aeec:	f846 3c04 	str.w	r3, [r6, #-4]
 800aef0:	e7d2      	b.n	800ae98 <__hexnan+0xd4>
 800aef2:	3f04      	subs	r7, #4
 800aef4:	e7d0      	b.n	800ae98 <__hexnan+0xd4>
 800aef6:	2004      	movs	r0, #4
 800aef8:	e7d5      	b.n	800aea6 <__hexnan+0xe2>

0800aefa <__ascii_mbtowc>:
 800aefa:	b082      	sub	sp, #8
 800aefc:	b901      	cbnz	r1, 800af00 <__ascii_mbtowc+0x6>
 800aefe:	a901      	add	r1, sp, #4
 800af00:	b142      	cbz	r2, 800af14 <__ascii_mbtowc+0x1a>
 800af02:	b14b      	cbz	r3, 800af18 <__ascii_mbtowc+0x1e>
 800af04:	7813      	ldrb	r3, [r2, #0]
 800af06:	600b      	str	r3, [r1, #0]
 800af08:	7812      	ldrb	r2, [r2, #0]
 800af0a:	1e10      	subs	r0, r2, #0
 800af0c:	bf18      	it	ne
 800af0e:	2001      	movne	r0, #1
 800af10:	b002      	add	sp, #8
 800af12:	4770      	bx	lr
 800af14:	4610      	mov	r0, r2
 800af16:	e7fb      	b.n	800af10 <__ascii_mbtowc+0x16>
 800af18:	f06f 0001 	mvn.w	r0, #1
 800af1c:	e7f8      	b.n	800af10 <__ascii_mbtowc+0x16>

0800af1e <_realloc_r>:
 800af1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af22:	4680      	mov	r8, r0
 800af24:	4615      	mov	r5, r2
 800af26:	460c      	mov	r4, r1
 800af28:	b921      	cbnz	r1, 800af34 <_realloc_r+0x16>
 800af2a:	4611      	mov	r1, r2
 800af2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af30:	f7fd bccc 	b.w	80088cc <_malloc_r>
 800af34:	b92a      	cbnz	r2, 800af42 <_realloc_r+0x24>
 800af36:	f7fd fc57 	bl	80087e8 <_free_r>
 800af3a:	2400      	movs	r4, #0
 800af3c:	4620      	mov	r0, r4
 800af3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af42:	f000 f8c4 	bl	800b0ce <_malloc_usable_size_r>
 800af46:	4285      	cmp	r5, r0
 800af48:	4606      	mov	r6, r0
 800af4a:	d802      	bhi.n	800af52 <_realloc_r+0x34>
 800af4c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800af50:	d8f4      	bhi.n	800af3c <_realloc_r+0x1e>
 800af52:	4629      	mov	r1, r5
 800af54:	4640      	mov	r0, r8
 800af56:	f7fd fcb9 	bl	80088cc <_malloc_r>
 800af5a:	4607      	mov	r7, r0
 800af5c:	2800      	cmp	r0, #0
 800af5e:	d0ec      	beq.n	800af3a <_realloc_r+0x1c>
 800af60:	42b5      	cmp	r5, r6
 800af62:	462a      	mov	r2, r5
 800af64:	4621      	mov	r1, r4
 800af66:	bf28      	it	cs
 800af68:	4632      	movcs	r2, r6
 800af6a:	f7fc fdda 	bl	8007b22 <memcpy>
 800af6e:	4621      	mov	r1, r4
 800af70:	4640      	mov	r0, r8
 800af72:	f7fd fc39 	bl	80087e8 <_free_r>
 800af76:	463c      	mov	r4, r7
 800af78:	e7e0      	b.n	800af3c <_realloc_r+0x1e>

0800af7a <__ascii_wctomb>:
 800af7a:	4603      	mov	r3, r0
 800af7c:	4608      	mov	r0, r1
 800af7e:	b141      	cbz	r1, 800af92 <__ascii_wctomb+0x18>
 800af80:	2aff      	cmp	r2, #255	@ 0xff
 800af82:	d904      	bls.n	800af8e <__ascii_wctomb+0x14>
 800af84:	228a      	movs	r2, #138	@ 0x8a
 800af86:	f04f 30ff 	mov.w	r0, #4294967295
 800af8a:	601a      	str	r2, [r3, #0]
 800af8c:	4770      	bx	lr
 800af8e:	2001      	movs	r0, #1
 800af90:	700a      	strb	r2, [r1, #0]
 800af92:	4770      	bx	lr

0800af94 <fiprintf>:
 800af94:	b40e      	push	{r1, r2, r3}
 800af96:	b503      	push	{r0, r1, lr}
 800af98:	4601      	mov	r1, r0
 800af9a:	ab03      	add	r3, sp, #12
 800af9c:	4805      	ldr	r0, [pc, #20]	@ (800afb4 <fiprintf+0x20>)
 800af9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800afa2:	6800      	ldr	r0, [r0, #0]
 800afa4:	9301      	str	r3, [sp, #4]
 800afa6:	f7ff f9c1 	bl	800a32c <_vfiprintf_r>
 800afaa:	b002      	add	sp, #8
 800afac:	f85d eb04 	ldr.w	lr, [sp], #4
 800afb0:	b003      	add	sp, #12
 800afb2:	4770      	bx	lr
 800afb4:	2000002c 	.word	0x2000002c

0800afb8 <__swhatbuf_r>:
 800afb8:	b570      	push	{r4, r5, r6, lr}
 800afba:	460c      	mov	r4, r1
 800afbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afc0:	4615      	mov	r5, r2
 800afc2:	2900      	cmp	r1, #0
 800afc4:	461e      	mov	r6, r3
 800afc6:	b096      	sub	sp, #88	@ 0x58
 800afc8:	da0c      	bge.n	800afe4 <__swhatbuf_r+0x2c>
 800afca:	89a3      	ldrh	r3, [r4, #12]
 800afcc:	2100      	movs	r1, #0
 800afce:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800afd2:	bf14      	ite	ne
 800afd4:	2340      	movne	r3, #64	@ 0x40
 800afd6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800afda:	2000      	movs	r0, #0
 800afdc:	6031      	str	r1, [r6, #0]
 800afde:	602b      	str	r3, [r5, #0]
 800afe0:	b016      	add	sp, #88	@ 0x58
 800afe2:	bd70      	pop	{r4, r5, r6, pc}
 800afe4:	466a      	mov	r2, sp
 800afe6:	f000 f849 	bl	800b07c <_fstat_r>
 800afea:	2800      	cmp	r0, #0
 800afec:	dbed      	blt.n	800afca <__swhatbuf_r+0x12>
 800afee:	9901      	ldr	r1, [sp, #4]
 800aff0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aff4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aff8:	4259      	negs	r1, r3
 800affa:	4159      	adcs	r1, r3
 800affc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b000:	e7eb      	b.n	800afda <__swhatbuf_r+0x22>

0800b002 <__smakebuf_r>:
 800b002:	898b      	ldrh	r3, [r1, #12]
 800b004:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b006:	079d      	lsls	r5, r3, #30
 800b008:	4606      	mov	r6, r0
 800b00a:	460c      	mov	r4, r1
 800b00c:	d507      	bpl.n	800b01e <__smakebuf_r+0x1c>
 800b00e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b012:	6023      	str	r3, [r4, #0]
 800b014:	6123      	str	r3, [r4, #16]
 800b016:	2301      	movs	r3, #1
 800b018:	6163      	str	r3, [r4, #20]
 800b01a:	b003      	add	sp, #12
 800b01c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b01e:	466a      	mov	r2, sp
 800b020:	ab01      	add	r3, sp, #4
 800b022:	f7ff ffc9 	bl	800afb8 <__swhatbuf_r>
 800b026:	9f00      	ldr	r7, [sp, #0]
 800b028:	4605      	mov	r5, r0
 800b02a:	4639      	mov	r1, r7
 800b02c:	4630      	mov	r0, r6
 800b02e:	f7fd fc4d 	bl	80088cc <_malloc_r>
 800b032:	b948      	cbnz	r0, 800b048 <__smakebuf_r+0x46>
 800b034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b038:	059a      	lsls	r2, r3, #22
 800b03a:	d4ee      	bmi.n	800b01a <__smakebuf_r+0x18>
 800b03c:	f023 0303 	bic.w	r3, r3, #3
 800b040:	f043 0302 	orr.w	r3, r3, #2
 800b044:	81a3      	strh	r3, [r4, #12]
 800b046:	e7e2      	b.n	800b00e <__smakebuf_r+0xc>
 800b048:	89a3      	ldrh	r3, [r4, #12]
 800b04a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b04e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b052:	81a3      	strh	r3, [r4, #12]
 800b054:	9b01      	ldr	r3, [sp, #4]
 800b056:	6020      	str	r0, [r4, #0]
 800b058:	b15b      	cbz	r3, 800b072 <__smakebuf_r+0x70>
 800b05a:	4630      	mov	r0, r6
 800b05c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b060:	f000 f81e 	bl	800b0a0 <_isatty_r>
 800b064:	b128      	cbz	r0, 800b072 <__smakebuf_r+0x70>
 800b066:	89a3      	ldrh	r3, [r4, #12]
 800b068:	f023 0303 	bic.w	r3, r3, #3
 800b06c:	f043 0301 	orr.w	r3, r3, #1
 800b070:	81a3      	strh	r3, [r4, #12]
 800b072:	89a3      	ldrh	r3, [r4, #12]
 800b074:	431d      	orrs	r5, r3
 800b076:	81a5      	strh	r5, [r4, #12]
 800b078:	e7cf      	b.n	800b01a <__smakebuf_r+0x18>
	...

0800b07c <_fstat_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	2300      	movs	r3, #0
 800b080:	4d06      	ldr	r5, [pc, #24]	@ (800b09c <_fstat_r+0x20>)
 800b082:	4604      	mov	r4, r0
 800b084:	4608      	mov	r0, r1
 800b086:	4611      	mov	r1, r2
 800b088:	602b      	str	r3, [r5, #0]
 800b08a:	f7f7 faa5 	bl	80025d8 <_fstat>
 800b08e:	1c43      	adds	r3, r0, #1
 800b090:	d102      	bne.n	800b098 <_fstat_r+0x1c>
 800b092:	682b      	ldr	r3, [r5, #0]
 800b094:	b103      	cbz	r3, 800b098 <_fstat_r+0x1c>
 800b096:	6023      	str	r3, [r4, #0]
 800b098:	bd38      	pop	{r3, r4, r5, pc}
 800b09a:	bf00      	nop
 800b09c:	200008b4 	.word	0x200008b4

0800b0a0 <_isatty_r>:
 800b0a0:	b538      	push	{r3, r4, r5, lr}
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	4d05      	ldr	r5, [pc, #20]	@ (800b0bc <_isatty_r+0x1c>)
 800b0a6:	4604      	mov	r4, r0
 800b0a8:	4608      	mov	r0, r1
 800b0aa:	602b      	str	r3, [r5, #0]
 800b0ac:	f7f7 faa3 	bl	80025f6 <_isatty>
 800b0b0:	1c43      	adds	r3, r0, #1
 800b0b2:	d102      	bne.n	800b0ba <_isatty_r+0x1a>
 800b0b4:	682b      	ldr	r3, [r5, #0]
 800b0b6:	b103      	cbz	r3, 800b0ba <_isatty_r+0x1a>
 800b0b8:	6023      	str	r3, [r4, #0]
 800b0ba:	bd38      	pop	{r3, r4, r5, pc}
 800b0bc:	200008b4 	.word	0x200008b4

0800b0c0 <abort>:
 800b0c0:	2006      	movs	r0, #6
 800b0c2:	b508      	push	{r3, lr}
 800b0c4:	f000 f834 	bl	800b130 <raise>
 800b0c8:	2001      	movs	r0, #1
 800b0ca:	f7f7 fa36 	bl	800253a <_exit>

0800b0ce <_malloc_usable_size_r>:
 800b0ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0d2:	1f18      	subs	r0, r3, #4
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	bfbc      	itt	lt
 800b0d8:	580b      	ldrlt	r3, [r1, r0]
 800b0da:	18c0      	addlt	r0, r0, r3
 800b0dc:	4770      	bx	lr

0800b0de <_raise_r>:
 800b0de:	291f      	cmp	r1, #31
 800b0e0:	b538      	push	{r3, r4, r5, lr}
 800b0e2:	4605      	mov	r5, r0
 800b0e4:	460c      	mov	r4, r1
 800b0e6:	d904      	bls.n	800b0f2 <_raise_r+0x14>
 800b0e8:	2316      	movs	r3, #22
 800b0ea:	6003      	str	r3, [r0, #0]
 800b0ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b0f0:	bd38      	pop	{r3, r4, r5, pc}
 800b0f2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b0f4:	b112      	cbz	r2, 800b0fc <_raise_r+0x1e>
 800b0f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b0fa:	b94b      	cbnz	r3, 800b110 <_raise_r+0x32>
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	f000 f831 	bl	800b164 <_getpid_r>
 800b102:	4622      	mov	r2, r4
 800b104:	4601      	mov	r1, r0
 800b106:	4628      	mov	r0, r5
 800b108:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b10c:	f000 b818 	b.w	800b140 <_kill_r>
 800b110:	2b01      	cmp	r3, #1
 800b112:	d00a      	beq.n	800b12a <_raise_r+0x4c>
 800b114:	1c59      	adds	r1, r3, #1
 800b116:	d103      	bne.n	800b120 <_raise_r+0x42>
 800b118:	2316      	movs	r3, #22
 800b11a:	6003      	str	r3, [r0, #0]
 800b11c:	2001      	movs	r0, #1
 800b11e:	e7e7      	b.n	800b0f0 <_raise_r+0x12>
 800b120:	2100      	movs	r1, #0
 800b122:	4620      	mov	r0, r4
 800b124:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b128:	4798      	blx	r3
 800b12a:	2000      	movs	r0, #0
 800b12c:	e7e0      	b.n	800b0f0 <_raise_r+0x12>
	...

0800b130 <raise>:
 800b130:	4b02      	ldr	r3, [pc, #8]	@ (800b13c <raise+0xc>)
 800b132:	4601      	mov	r1, r0
 800b134:	6818      	ldr	r0, [r3, #0]
 800b136:	f7ff bfd2 	b.w	800b0de <_raise_r>
 800b13a:	bf00      	nop
 800b13c:	2000002c 	.word	0x2000002c

0800b140 <_kill_r>:
 800b140:	b538      	push	{r3, r4, r5, lr}
 800b142:	2300      	movs	r3, #0
 800b144:	4d06      	ldr	r5, [pc, #24]	@ (800b160 <_kill_r+0x20>)
 800b146:	4604      	mov	r4, r0
 800b148:	4608      	mov	r0, r1
 800b14a:	4611      	mov	r1, r2
 800b14c:	602b      	str	r3, [r5, #0]
 800b14e:	f7f7 f9e4 	bl	800251a <_kill>
 800b152:	1c43      	adds	r3, r0, #1
 800b154:	d102      	bne.n	800b15c <_kill_r+0x1c>
 800b156:	682b      	ldr	r3, [r5, #0]
 800b158:	b103      	cbz	r3, 800b15c <_kill_r+0x1c>
 800b15a:	6023      	str	r3, [r4, #0]
 800b15c:	bd38      	pop	{r3, r4, r5, pc}
 800b15e:	bf00      	nop
 800b160:	200008b4 	.word	0x200008b4

0800b164 <_getpid_r>:
 800b164:	f7f7 b9d2 	b.w	800250c <_getpid>

0800b168 <_init>:
 800b168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b16a:	bf00      	nop
 800b16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b16e:	bc08      	pop	{r3}
 800b170:	469e      	mov	lr, r3
 800b172:	4770      	bx	lr

0800b174 <_fini>:
 800b174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b176:	bf00      	nop
 800b178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b17a:	bc08      	pop	{r3}
 800b17c:	469e      	mov	lr, r3
 800b17e:	4770      	bx	lr
