Warning (10268): Verilog HDL information at enemy_medium.sv(75): always construct contains both blocking and non-blocking assignments File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_medium.sv Line: 75
Warning (10268): Verilog HDL information at enemy_medium.sv(131): always construct contains both blocking and non-blocking assignments File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_medium.sv Line: 131
Info (10281): Verilog HDL Declaration information at enemy_medium.sv(7): object "start" differs only in case from object "START" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_medium.sv Line: 7
Warning (10268): Verilog HDL information at enemy_hard.sv(75): always construct contains both blocking and non-blocking assignments File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_hard.sv Line: 75
Warning (10268): Verilog HDL information at enemy_hard.sv(131): always construct contains both blocking and non-blocking assignments File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_hard.sv Line: 131
Info (10281): Verilog HDL Declaration information at enemy_hard.sv(7): object "start" differs only in case from object "START" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_hard.sv Line: 7
Warning (10268): Verilog HDL information at enemy_easy.sv(75): always construct contains both blocking and non-blocking assignments File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_easy.sv Line: 75
Warning (10268): Verilog HDL information at enemy_easy.sv(131): always construct contains both blocking and non-blocking assignments File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_easy.sv Line: 131
Info (10281): Verilog HDL Declaration information at enemy_easy.sv(7): object "start" differs only in case from object "START" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_easy.sv Line: 7
Info (10281): Verilog HDL Declaration information at background.sv(4): object "start" differs only in case from object "START" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/background.sv Line: 4
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at player.sv(54): always construct contains both blocking and non-blocking assignments File: C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/player.sv Line: 54
