

================================================================
== Vivado HLS Report for 'carre'
================================================================
* Date:           Thu Dec 21 14:59:07 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.78|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    8|    1|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_carre_do_carre_fu_66  |carre_do_carre  |    7|    7|    7|    7|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     214|    196|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     214|    196|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+-----+-----+
    |         Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------+---------+-------+-----+-----+
    |grp_carre_do_carre_fu_66  |carre_do_carre  |        0|      3|  214|  196|
    +--------------------------+----------------+---------+-------+-----+-----+
    |Total                     |                |        0|      3|  214|  196|
    +--------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------+-----+-----+------------+----------------+--------------+
|clk        |  in |    1| ap_ctrl_hs | carre::carre.1 | return value |
|reset      |  in |    1| ap_ctrl_hs | carre::carre.1 | return value |
|e_dout     |  in |   32|   ap_fifo  |        e       |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |        e       |    pointer   |
|e_read     | out |    1|   ap_fifo  |        e       |    pointer   |
|s_din      | out |   32|   ap_fifo  |        s       |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |        s       |    pointer   |
|s_write    | out |    1|   ap_fifo  |        s       |    pointer   |
+-----------+-----+-----+------------+----------------+--------------+

