<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\kitahard\Tang_Nano\td4+D_pjt\impl\synthesize\rev_1\synlog\lcd_pjt_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Gowin_PLL|clkoutd_inferred_clock</data>
<data>131.3 MHz</data>
<data>111.6 MHz</data>
<data>-1.344</data>
</row>
<row>
<data>TOP|XTAL_IN</data>
<data>100.0 MHz</data>
<data>190.1 MHz</data>
<data>4.740</data>
</row>
<row>
<data>TOP|count_derived_clock[22]</data>
<data>100.0 MHz</data>
<data>297.3 MHz</data>
<data>13.273</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
</report_table>
