CAPI=1
[main]
depend =
 adv_debug_sys
 jtag_tap
 xilinx_internal_jtag
 or1200
 elf-loader
 uart16550
 wb_intercon
 wb_sdram_ctrl


;simulators =
; icarus


[verilog]
src_files =
 rtl/verilog/orpsoc_top.v
 rtl/verilog/clkgen.v
 rtl/verilog/rom.v
 rtl/verilog/wb_intercon.v
 rtl/verilog/xilinx_lpddr/xilinx_ddr2_if.v
 rtl/verilog/xilinx_lpddr/xilinx_ddr2.v
 rtl/verilog/xilinx_lpddr/mem32.v
 rtl/verilog/xilinx_lpddr/infrastructure.v
 rtl/verilog/xilinx_lpddr/memc_wrapper.v
 rtl/verilog/xilinx_lpddr/mcb_controller/iodrp_controller.v
 rtl/verilog/xilinx_lpddr/mcb_controller/iodrp_mcb_controller.v
 rtl/verilog/xilinx_lpddr/mcb_controller/mcb_raw_wrapper.v
 rtl/verilog/xilinx_lpddr/mcb_controller/mcb_soft_calibration.v
 rtl/verilog/xilinx_lpddr/mcb_controller/mcb_soft_calibration_top.v
 rtl/verilog/xilinx_lpddr/mcb_controller/mcb_ui_top.v
 rtl/verilog/sdc_controller/sd_defines.h
 rtl/verilog/sdc_controller/sd_clock_divider.v
 rtl/verilog/sdc_controller/sd_cmd_master.v
 rtl/verilog/sdc_controller/sd_cmd_serial_host.v
 rtl/verilog/sdc_controller/sd_controller_wb.v
 rtl/verilog/sdc_controller/sd_crc_16.v
 rtl/verilog/sdc_controller/sd_crc_7.v
 rtl/verilog/sdc_controller/sd_data_master.v
 rtl/verilog/sdc_controller/sd_data_serial_host.v
 rtl/verilog/sdc_controller/sd_fifo_filler.v
 rtl/verilog/sdc_controller/sd_data_xfer_trig.v
 rtl/verilog/sdc_controller/monostable_domain_cross.v 
 rtl/verilog/sdc_controller/generic_fifo_dc_gray.v
 rtl/verilog/sdc_controller/generic_dpram.v
 rtl/verilog/sdc_controller/edge_detect.v
 rtl/verilog/sdc_controller/bistable_domain_cross.v
 rtl/verilog/sdc_controller/sdc_controller.v
 

include_files =
 rtl/verilog/include/orpsoc-defines.v
 rtl/verilog/include/xilinx_ddr2_params.v
 rtl/verilog/include/or1200_defines.v
 rtl/verilog/include/timescale.v
 rtl/verilog/include/uart_defines.v
 rtl/verilog/include/sd_defines.v
 rtl/verilog/wb_intercon.vh

;[icarus]
;iverilog_options = -DICARUS_SIM -DSIM

