# do mp4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/line_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:22 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/line_adapter.sv 
# -- Compiling module iline_adapter
# 
# Top level modules:
# 	iline_adapter
# End time: 18:20:22 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/idata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:22 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/idata_array.sv 
# -- Compiling module idata_array
# 
# Top level modules:
# 	idata_array
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/icache_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/icache_datapath.sv 
# -- Compiling module icache_datapath
# 
# Top level modules:
# 	icache_datapath
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/icache_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/icache_control.sv 
# -- Compiling module icache_control
# 
# Top level modules:
# 	icache_control
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/iarray.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/iarray.sv 
# -- Compiling module iarray
# 
# Top level modules:
# 	iarray
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/dline_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/dline_adapter.sv 
# -- Compiling module dline_adapter
# 
# Top level modules:
# 	dline_adapter
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/ddata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/ddata_array.sv 
# -- Compiling module ddata_array
# 
# Top level modules:
# 	ddata_array
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/dcache_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/dcache_datapath.sv 
# -- Compiling module dcache_datapath
# 
# Top level modules:
# 	dcache_datapath
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/dcache_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/dcache_control.sv 
# -- Compiling module dcache_control
# 
# Top level modules:
# 	dcache_control
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/darray.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/darray.sv 
# -- Compiling module darray
# 
# Top level modules:
# 	darray
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/cacheline_adaptor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/cacheline_adaptor.sv 
# -- Compiling module cacheline_adaptor
# 
# Top level modules:
# 	cacheline_adaptor
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:20:23 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/pc_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:23 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/pc_reg.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/rv32i_mux_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/rv32i_mux_types.sv 
# -- Compiling package pcmux
# -- Compiling package marmux
# -- Compiling package cmpmux
# -- Compiling package alumux
# -- Compiling package regfilemux
# -- Compiling package forwardAmux
# -- Compiling package forwardBmux
# -- Compiling package forwardCmux
# 
# Top level modules:
# 	--none--
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/icache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/new_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/new_cache/icache.sv 
# -- Compiling module icache
# 
# Top level modules:
# 	icache
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache {/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/dcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/given_cache" /home/kwh2/ECE411/MPgang/mp4/hdl/given_cache/dcache.sv 
# -- Compiling module dcache
# 
# Top level modules:
# 	dcache
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/rv32i_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/rv32i_types.sv 
# -- Compiling package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# 
# Top level modules:
# 	--none--
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/arbiter {/home/kwh2/ECE411/MPgang/mp4/hdl/arbiter/arbiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl/arbiter" /home/kwh2/ECE411/MPgang/mp4/hdl/arbiter/arbiter.sv 
# -- Compiling package arbiter_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/stage_ports.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/stage_ports.sv 
# -- Compiling package stage_ports
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# 
# Top level modules:
# 	--none--
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/cmp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/cmp.sv 
# -- Compiling package cmp_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Compiling module cmp
# 
# Top level modules:
# 	cmp
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:20:24 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:24 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:20:25 on Dec 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/IDEX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:25 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/IDEX.sv 
# -- Compiling package IDEX_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module IDEX
# 
# Top level modules:
# 	IDEX
# End time: 18:20:25 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/ir.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:25 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/ir.sv 
# -- Compiling package ir_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# End time: 18:20:25 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:25 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 18:20:25 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:25 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 18:20:25 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:25 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 18:20:25 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/IFID.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:25 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/IFID.sv 
# -- Compiling package IFID_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module IFID
# 
# Top level modules:
# 	IFID
# End time: 18:20:25 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/EXMEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:25 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/EXMEM.sv 
# -- Compiling package EXMEM_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module EXMEM
# 
# Top level modules:
# 	EXMEM
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/MEMWB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/MEMWB.sv 
# -- Compiling package MEMWB_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module MEMWB
# 
# Top level modules:
# 	MEMWB
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/writeback.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/writeback.sv 
# -- Compiling package writeback_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module writeback
# 
# Top level modules:
# 	writeback
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/FU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/FU.sv 
# -- Compiling package FU_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Compiling module FU
# 
# Top level modules:
# 	FU
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/mp4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/mp4.sv 
# -- Compiling package mp4_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module mp4
# 
# Top level modules:
# 	mp4
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hdl {/home/kwh2/ECE411/MPgang/mp4/hdl/decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hdl" /home/kwh2/ECE411/MPgang/mp4/hdl/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package forwardAmux
# -- Importing package forwardBmux
# -- Importing package forwardCmux
# -- Importing package stage_ports
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hvl {/home/kwh2/ECE411/MPgang/mp4/hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hvl" /home/kwh2/ECE411/MPgang/mp4/hvl/top.sv 
# -- Compiling module mp4_tb
# 
# Top level modules:
# 	mp4_tb
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hvl {/home/kwh2/ECE411/MPgang/mp4/hvl/magic_dual_port.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hvl" /home/kwh2/ECE411/MPgang/mp4/hvl/magic_dual_port.sv 
# -- Compiling module magic_memory_dp
# 
# Top level modules:
# 	magic_memory_dp
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hvl {/home/kwh2/ECE411/MPgang/mp4/hvl/param_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hvl" /home/kwh2/ECE411/MPgang/mp4/hvl/param_memory.sv 
# -- Compiling module ParamMemory
# ** Warning: /home/kwh2/ECE411/MPgang/mp4/hvl/param_memory.sv(25): (vlog-2244) Variable 'iteration' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# 
# Top level modules:
# 	ParamMemory
# End time: 18:20:26 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hvl {/home/kwh2/ECE411/MPgang/mp4/hvl/rvfi_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:26 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hvl" /home/kwh2/ECE411/MPgang/mp4/hvl/rvfi_itf.sv 
# -- Compiling interface rvfi_itf
# 
# Top level modules:
# 	--none--
# End time: 18:20:27 on Dec 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hvl {/home/kwh2/ECE411/MPgang/mp4/hvl/rvfimon.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:27 on Dec 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hvl" /home/kwh2/ECE411/MPgang/mp4/hvl/rvfimon.v 
# -- Compiling module riscv_formal_monitor_rv32imc
# -- Compiling module riscv_formal_monitor_rv32imc_rob
# -- Compiling module riscv_formal_monitor_rv32imc_isa_spec
# -- Compiling module riscv_formal_monitor_rv32imc_insn_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_auipc
# -- Compiling module riscv_formal_monitor_rv32imc_insn_beq
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bge
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bgeu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_blt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bne
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi16sp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi4spn
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_beqz
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_bnez
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_j
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_li
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_mv
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_swsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_div
# -- Compiling module riscv_formal_monitor_rv32imc_insn_divu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lbu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mul
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhsu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_ori
# -- Compiling module riscv_formal_monitor_rv32imc_insn_rem
# -- Compiling module riscv_formal_monitor_rv32imc_insn_remu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sll
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slti
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltiu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sra
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srl
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xori
# 
# Top level modules:
# 	riscv_formal_monitor_rv32imc
# End time: 18:20:27 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hvl {/home/kwh2/ECE411/MPgang/mp4/hvl/shadow_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:27 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hvl" /home/kwh2/ECE411/MPgang/mp4/hvl/shadow_memory.sv 
# -- Compiling module shadow_memory
# 
# Top level modules:
# 	shadow_memory
# End time: 18:20:27 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hvl {/home/kwh2/ECE411/MPgang/mp4/hvl/source_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:27 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hvl" /home/kwh2/ECE411/MPgang/mp4/hvl/source_tb.sv 
# -- Compiling interface tb_itf
# -- Compiling module source_tb
# 
# Top level modules:
# 	source_tb
# End time: 18:20:27 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/kwh2/ECE411/MPgang/mp4/hvl {/home/kwh2/ECE411/MPgang/mp4/hvl/tb_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:27 on Dec 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/kwh2/ECE411/MPgang/mp4/hvl" /home/kwh2/ECE411/MPgang/mp4/hvl/tb_itf.sv 
# -- Compiling interface tb_itf
# 
# Top level modules:
# 	--none--
# End time: 18:20:27 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  mp4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" mp4_tb 
# Start time: 18:20:27 on Dec 07,2020
# Loading sv_std.std
# Loading work.mp4_tb
# Loading work.tb_itf
# Loading work.rvfi_itf
# Loading work.source_tb
# Loading work.forwardCmux
# Loading work.forwardBmux
# Loading work.forwardAmux
# Loading work.regfilemux
# Loading work.alumux
# Loading work.cmpmux
# Loading work.marmux
# Loading work.pcmux
# Loading work.rv32i_types
# Loading work.stage_ports
# Loading work.mp4_sv_unit
# Loading work.mp4
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_register
# Loading work.IFID_sv_unit
# Loading work.IFID
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.decode_sv_unit
# Loading work.decode
# Loading work.regfile
# Loading work.control_sv_unit
# Loading work.control
# Loading work.IDEX_sv_unit
# Loading work.IDEX
# Loading work.execute_sv_unit
# Loading work.execute
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.cmp_sv_unit
# Loading work.cmp
# Loading work.EXMEM_sv_unit
# Loading work.EXMEM
# Loading work.mem_sv_unit
# Loading work.mem
# Loading work.MEMWB_sv_unit
# Loading work.MEMWB
# Loading work.writeback_sv_unit
# Loading work.writeback
# Loading work.FU_sv_unit
# Loading work.FU
# Loading work.arbiter_sv_unit
# Loading work.arbiter
# Loading work.cacheline_adaptor
# Loading work.dcache
# Loading work.dcache_control
# Loading work.dcache_datapath
# Loading work.ddata_array
# Loading work.darray
# Loading work.dline_adapter
# Loading work.icache
# Loading work.icache_control
# Loading work.icache_datapath
# Loading work.idata_array
# Loading work.iarray
# Loading work.iline_adapter
# Loading work.ParamMemory
# Loading work.shadow_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Compilation Successful
# ** Error: simultaneous read/write
#    Time: 5 ns  Scope: mp4_tb.tb.memory.mem File: /home/kwh2/ECE411/MPgang/mp4/hvl/param_memory.sv Line: 34
# Reset Memory
# ** Note: $finish    : /home/kwh2/ECE411/MPgang/mp4/hvl/source_tb.sv(35)
#    Time: 4785 ns  Iteration: 1  Instance: /mp4_tb/tb
# 1
# Break in Module source_tb at /home/kwh2/ECE411/MPgang/mp4/hvl/source_tb.sv line 35
# FATAL ERROR: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 18:25:27 on Dec 07,2020, Elapsed time: 0:05:00
# Errors: 1, Warnings: 0
