$date
	Sat Dec 05 18:21:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20000
1!
1#
#40000
0!
1"
#60000
1!
1$
#80000
0!
1%
#100000
0"
#120000
0#
#140000
0$
#160000
1"
#180000
1#
#200000
0"
#240000
