#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Sep 12 12:35:00 2019
# Process ID: 3654
# Current directory: /home/bkessler/Repositories/PynqNet
# Command line: vivado
# Log file: /home/bkessler/Repositories/PynqNet/vivado.log
# Journal file: /home/bkessler/Repositories/PynqNet/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/bkessler/Repositories/Junk/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'c:/Users/glena/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6152-XCOGLENA30/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/vivado2018.1/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_rst_processing_system7_0_50M_0
design_1_auto_pc_0
design_1_processing_system7_0_axi_periph_0
design_1_processing_system7_0_0
design_1_axi_gpio_0_0

INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 6334.996 ; gain = 148.129 ; free physical = 87764 ; free virtual = 138107
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_axi_gpio_0_0 design_1_rst_processing_system7_0_50M_0 design_1_processing_system7_0_axi_periph_0 design_1_processing_system7_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_0 (AXI GPIO 2.0) from revision 7 to revision 18
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 1 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 5 to revision 17
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 7 to revision 12
Wrote  : </home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/bkessler/Repositories/Junk/project_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 6455.055 ; gain = 0.000 ; free physical = 86467 ; free virtual = 137637
export_ip_user_files -of_objects [get_ips {design_1_axi_gpio_0_0 design_1_rst_processing_system7_0_50M_0 design_1_processing_system7_0_axi_periph_0 design_1_processing_system7_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : </home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 6578.262 ; gain = 54.395 ; free physical = 84937 ; free virtual = 137169
export_ip_user_files -of_objects [get_files /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/bkessler/Repositories/Junk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/bkessler/Repositories/Junk/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/bkessler/Repositories/Junk/project_1/project_1.ip_user_files -ipstatic_source_dir /home/bkessler/Repositories/Junk/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/bkessler/Repositories/Junk/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/bkessler/Repositories/Junk/project_1/project_1.cache/compile_simlib/questa} {ies=/home/bkessler/Repositories/Junk/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/bkessler/Repositories/Junk/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/bkessler/Repositories/Junk/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/bkessler/Repositories/Junk/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 14:14:16 2019...
