;redcode
;assert 1
	SPL 0, <332
	CMP -217, <-138
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	MOV -21, @36
	SLT -712, -12
	ADD #102, @-101
	ADD #102, @-101
	SLT 21, @13
	DAT #110, #30
	SPL 0, #-8
	DAT #110, #30
	DJN 100, 300
	DAT #-712, #-10
	MOV @121, 106
	SUB <0, @-8
	MOV #271, <1
	SLT 121, 0
	SLT 21, @13
	MOV #172, @380
	SLT -712, -12
	SLT -712, -12
	MOV -1, <-20
	DJN @271, @1
	SLT -712, -12
	MOV -1, <-20
	JMN -30, 9
	SPL 0, <332
	SUB #-1, <-20
	JMN 110, 30
	MOV @121, 190
	MOV #-1, <-22
	JMN -30, 9
	SUB @121, 190
	MOV #172, @380
	MOV @121, 190
	ADD 210, 60
	SUB #102, @-101
	JMN 11, 820
	SPL @271, @1
	JMN -127, #101
	SPL 0, <332
	SLT 721, -805
	DJN -1, @-20
	SUB 210, 60
	MOV -9, <-20
	MOV #0, -33
	SUB 210, 60
	SUB 210, 60
	ADD 210, 902
