#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f76bf0 .scope module, "MultiPlx_Add2_PC" "MultiPlx_Add2_PC" 2 226;
 .timescale -9 -12;
L_0x1f99b90 .functor XNOR 1, C4<z>, C4<1>, C4<0>, C4<0>;
v0x1f16eb0_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1f98210_0 .net *"_s2", 0 0, L_0x1f99b90; 1 drivers
v0x1f982b0_0 .net "new_instr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1f98350_0 .net "new_program_counter", 31 0, L_0x1fa0bf0; 1 drivers
v0x1f98400_0 .net "next_pc", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1f984a0_0 .net "select_signal", 0 0, C4<z>; 0 drivers
L_0x1fa0bf0 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_0x1f99b90, C4<>;
S_0x1f70e70 .scope module, "MultiPlx_Ctrl_Reg" "MultiPlx_Ctrl_Reg" 2 215;
 .timescale -9 -12;
L_0x1fa0d00 .functor XNOR 1, C4<z>, C4<1>, C4<0>, C4<0>;
v0x1f98580_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1f98640_0 .net *"_s2", 0 0, L_0x1fa0d00; 1 drivers
v0x1f986e0_0 .net "input1", 4 0, C4<zzzzz>; 0 drivers
v0x1f98780_0 .net "input2", 4 0, C4<zzzzz>; 0 drivers
v0x1f98800_0 .net "out", 4 0, L_0x1fa0e10; 1 drivers
v0x1f988a0_0 .net "select", 0 0, C4<z>; 0 drivers
L_0x1fa0e10 .functor MUXZ 5, C4<zzzzz>, C4<zzzzz>, L_0x1fa0d00, C4<>;
S_0x1f2df90 .scope module, "Sifter" "Sifter" 2 198;
 .timescale -9 -12;
v0x1f98980_0 .net *"_s2", 29 0, L_0x1fa0f30; 1 drivers
v0x1f98a40_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1f98ae0_0 .net "extended_instr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1f98b80_0 .net "shifted_instr", 31 0, L_0x1fa10a0; 1 drivers
L_0x1fa0f30 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 30;
L_0x1fa10a0 .concat [ 2 30 0 0], C4<00>, L_0x1fa0f30;
S_0x1f2d9f0 .scope module, "cpu_tb" "cpu_tb" 3 11;
 .timescale -9 -12;
v0x1fa0a70_0 .var "clock", 0 0;
v0x1fa0af0_0 .var/i "i", 31 0;
v0x1fa0b70_0 .var "reset", 0 0;
S_0x1f98c00 .scope module, "cpu0" "CPU" 3 16, 2 351, S_0x1f2d9f0;
 .timescale -9 -12;
v0x1f9e2c0_0 .var "AluSrc", 0 0;
v0x1f9e340_0 .var "EXMEM_MemRead", 0 0;
v0x1f9e3f0_0 .var "EXMEM_MemToReg", 0 0;
v0x1f9e470_0 .var "EXMEM_MemWrite", 0 0;
v0x1f9e550_0 .var "EXMEM_RegWrite", 0 0;
v0x1f9e600_0 .var "EXMEMaluout", 31 0;
v0x1f9e680_0 .var "EXMEMrdB", 31 0;
v0x1f9e700_0 .var "EXMEMreg", 4 0;
v0x1f9e800_0 .net "HazMuxSignal", 0 0, v0x1f9ca90_0; 1 drivers
v0x1f9e8b0_0 .var "IDEX_AluSrc", 0 0;
v0x1f9e960_0 .var "IDEX_MemRead", 0 0;
v0x1f9ea10_0 .var "IDEX_MemToReg", 0 0;
v0x1f9ea90_0 .var "IDEX_MemWrite", 0 0;
v0x1f9eb10_0 .var "IDEX_RegDest", 0 0;
v0x1f9ec10_0 .var "IDEX_RegWrite", 0 0;
v0x1f9ec90_0 .var "IDEXa", 31 0;
v0x1f9eb90_0 .var "IDEXb", 31 0;
v0x1f9ee00_0 .var "IDEXrd", 4 0;
v0x1f9ed10_0 .var "IDEXrs", 4 0;
v0x1f9ef50_0 .var "IDEXrt", 4 0;
v0x1f9ee80_0 .var "IDEXsigex", 31 0;
v0x1f9f080_0 .net "IFIDWrite", 0 0, v0x1f9cc80_0; 1 drivers
v0x1f9f000_0 .var "IFIDir", 31 0;
v0x1f9f1c0_0 .var "IFIDrd", 4 0;
v0x1f9f100_0 .var "IFIDrs", 4 0;
v0x1f9f360_0 .var "IFIDrt", 4 0;
v0x1f9f290_0 .var "MEMWB_MemToReg", 0 0;
v0x1f9f4c0_0 .var "MEMWB_RegWrite", 0 0;
v0x1f9f430_0 .var "MEMWBaluout", 31 0;
v0x1f9f630_0 .var "MEMWBmemout", 31 0;
v0x1f9f540_0 .var "MEMWBreg", 4 0;
v0x1f9f7b0_0 .var "MemRead", 0 0;
v0x1f9f6b0_0 .var "MemReg", 0 0;
v0x1f9f730_0 .var "MemWrite", 0 0;
v0x1f9f950_0 .net "PCWrite", 0 0, v0x1f9ce60_0; 1 drivers
v0x1f9fa20_0 .var "RegDest", 0 0;
v0x1f9f830_0 .var "RegWrite", 0 0;
v0x1f9f8b0_0 .var "alu_ctrl", 3 0;
v0x1f9fbe0_0 .var "alu_op", 1 0;
v0x1f9fc60_0 .net "alu_out", 31 0, v0x1f9baa0_0; 1 drivers
v0x1f9faa0_0 .net "clock", 0 0, v0x1fa0a70_0; 1 drivers
v0x1f9fe30_0 .net "extended_instr", 31 0, L_0x1fa2590; 1 drivers
v0x1f9fce0_0 .net "forwardA", 1 0, v0x1f9b380_0; 1 drivers
v0x1f9fdb0_0 .net "forwardB", 1 0, v0x1f9b400_0; 1 drivers
RS_0x2ad23bb58458 .resolv tri, L_0x1fa12b0, L_0x1fa1510, C4<zzzzzz>, C4<zzzzzz>;
v0x1fa0020_0 .net8 "func_code", 5 0, RS_0x2ad23bb58458; 2 drivers
v0x1fa00a0_0 .net "instr", 31 0, L_0x1fa1d20; 1 drivers
v0x1f9feb0_0 .net "mem_out", 31 0, L_0x1fa3690; 1 drivers
RS_0x2ad23bb58488 .resolv tri, L_0x1fa1210, L_0x1fa13d0, C4<zzzzzz>, C4<zzzzzz>;
v0x1f9ff30_0 .net8 "op", 5 0, RS_0x2ad23bb58488; 2 drivers
v0x1fa02b0_0 .net "out_multi3", 31 0, L_0x1fa2e70; 1 drivers
v0x1fa0330_0 .net "out_multifw1", 31 0, v0x1f9a7f0_0; 1 drivers
v0x1fa0170_0 .net "out_multifw2", 31 0, v0x1f9a360_0; 1 drivers
v0x1fa0550_0 .net "pc", 31 0, v0x1f9df60_0; 1 drivers
v0x1fa03b0_0 .net "pc_new", 31 0, L_0x1fa1600; 1 drivers
v0x1fa0480_0 .net "rdA", 31 0, L_0x1fa20d0; 1 drivers
v0x1fa0790_0 .net "rdB", 31 0, L_0x1fa2270; 1 drivers
v0x1fa0810_0 .net "reset", 0 0, v0x1fa0b70_0; 1 drivers
v0x1fa05d0_0 .net "wd", 31 0, L_0x1fa3960; 1 drivers
v0x1fa06e0_0 .net "zero", 0 0, L_0x1fa2bb0; 1 drivers
E_0x1f98cf0 .event edge, v0x1f9ff30_0, v0x1fa0020_0;
E_0x1f98d60 .event edge, v0x1f9ff30_0;
L_0x1fa1210 .part v0x1f9f000_0, 26, 6;
L_0x1fa12b0 .part v0x1f9ee80_0, 0, 6;
L_0x1fa13d0 .part v0x1f9f000_0, 26, 6;
L_0x1fa1510 .part v0x1f9ee80_0, 0, 6;
L_0x1fa2940 .part v0x1f9f000_0, 0, 16;
S_0x1f9de00 .scope module, "reloaded_pc" "ProgramCounter" 2 444, 2 48, S_0x1f98c00;
 .timescale -9 -12;
v0x1f9df60_0 .var "PC", 31 0;
v0x1f9e000_0 .alias "PCWrite", 0 0, v0x1f9f950_0;
v0x1f9e080_0 .alias "PC_new", 31 0, v0x1fa03b0_0;
v0x1f9e130_0 .alias "clock", 0 0, v0x1f9faa0_0;
v0x1f9e210_0 .alias "reset", 0 0, v0x1fa0810_0;
E_0x1f9def0/0 .event negedge, v0x1f9c6f0_0;
E_0x1f9def0/1 .event posedge, v0x1f9c250_0;
E_0x1f9def0 .event/or E_0x1f9def0/0, E_0x1f9def0/1;
S_0x1f9db50 .scope module, "additive" "Adder" 2 445, 2 146, S_0x1f98c00;
 .timescale -9 -12;
v0x1f9dc40_0 .alias "current", 31 0, v0x1fa0550_0;
v0x1f9dce0_0 .alias "next_pc", 31 0, v0x1fa03b0_0;
v0x1f9dd60_0 .net "step", 31 0, C4<00000000000000000000000000000100>; 1 drivers
L_0x1fa1600 .arith/sum 32, v0x1f9df60_0, C4<00000000000000000000000000000100>;
S_0x1f9cee0 .scope module, "mem_INSTR" "Memory" 2 446, 2 76, S_0x1f98c00;
 .timescale -9 -12;
L_0x1fa17b0 .functor XNOR 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1fa1940 .functor XNOR 1, C4<1>, C4<1>, C4<0>, C4<0>;
L_0x1fa1a20 .functor AND 1, L_0x1fa17b0, L_0x1fa1940, C4<1>, C4<1>;
v0x1f9d0b0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1f9d170_0 .net *"_s10", 31 0, L_0x1fa1b20; 1 drivers
v0x1f9d210_0 .net *"_s13", 9 0, L_0x1fa1bc0; 1 drivers
v0x1f9d2b0_0 .net *"_s14", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1f9d360_0 .net *"_s2", 0 0, L_0x1fa17b0; 1 drivers
v0x1f9d400_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0x1f9d4e0_0 .net *"_s6", 0 0, L_0x1fa1940; 1 drivers
v0x1f9d580_0 .net *"_s8", 0 0, L_0x1fa1a20; 1 drivers
v0x1f9d620_0 .alias "addr", 31 0, v0x1fa0550_0;
v0x1f9d6c0_0 .net "clock", 0 0, C4<z>; 0 drivers
v0x1f9d760 .array "data", 0 4095, 31 0;
v0x1f9d7e0_0 .net "din", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1f9d8f0_0 .alias "dout", 31 0, v0x1fa00a0_0;
v0x1f9d990_0 .net "ren", 0 0, C4<1>; 1 drivers
v0x1f9dab0_0 .net "wen", 0 0, C4<0>; 1 drivers
E_0x1f9cfd0 .event edge, v0x1f9d620_0, v0x1f9d990_0, v0x1f9dab0_0, v0x1f9d7e0_0;
E_0x1f9d030 .event posedge, v0x1f9dab0_0, v0x1f9d990_0;
E_0x1f9d060 .event edge, v0x1f9dab0_0, v0x1f9d990_0;
L_0x1fa1b20 .array/port v0x1f9d760, L_0x1fa1bc0;
L_0x1fa1bc0 .part v0x1f9df60_0, 0, 10;
L_0x1fa1d20 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1fa1b20, L_0x1fa1a20, C4<>;
S_0x1f9c940 .scope module, "hazardous" "hazard_unit" 2 447, 2 282, S_0x1f98c00;
 .timescale -9 -12;
v0x1f9ca90_0 .var "HazMuxSignal", 0 0;
v0x1f9cb30_0 .net "IDEX_MemRead", 0 0, v0x1f9e960_0; 1 drivers
v0x1f9cbd0_0 .net "IDEXrt", 4 0, v0x1f9ef50_0; 1 drivers
v0x1f9cc80_0 .var "IFIDWrite", 0 0;
v0x1f9cd30_0 .net "IFIDrs", 4 0, v0x1f9f100_0; 1 drivers
v0x1f9cde0_0 .net "IFIDrt", 4 0, v0x1f9f360_0; 1 drivers
v0x1f9ce60_0 .var "PCWrite", 0 0;
E_0x1f9ca30 .event edge, v0x1f9cb30_0, v0x1f9b150_0, v0x1f9c4c0_0, v0x1f9c420_0;
S_0x1f9bf90 .scope module, "cpu_regs" "RegFile" 2 449, 2 112, S_0x1f98c00;
 .timescale -9 -12;
L_0x1fa20d0 .functor BUFZ 32, L_0x1fa2030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fa2270 .functor BUFZ 32, L_0x1fa21d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f9c0f0_0 .net *"_s0", 31 0, L_0x1fa2030; 1 drivers
v0x1f9c1b0_0 .net *"_s4", 31 0, L_0x1fa21d0; 1 drivers
v0x1f9c250_0 .alias "clock", 0 0, v0x1f9faa0_0;
v0x1f9c2f0 .array "data", 0 31, 31 0;
v0x1f9c3a0_0 .var/i "i", 31 0;
v0x1f9c420_0 .alias "raA", 4 0, v0x1f9cd30_0;
v0x1f9c4c0_0 .alias "raB", 4 0, v0x1f9cde0_0;
v0x1f9c560_0 .alias "rdA", 31 0, v0x1fa0480_0;
v0x1f9c650_0 .alias "rdB", 31 0, v0x1fa0790_0;
v0x1f9c6f0_0 .alias "reset", 0 0, v0x1fa0810_0;
v0x1f9c790_0 .net "wa", 4 0, v0x1f9f540_0; 1 drivers
v0x1f9c810_0 .alias "wd", 31 0, v0x1fa05d0_0;
v0x1f9c890_0 .net "wen", 0 0, v0x1f9f4c0_0; 1 drivers
E_0x1f9c080 .event negedge, v0x1f9c6f0_0, v0x1f9c250_0;
L_0x1fa2030 .array/port v0x1f9c2f0, v0x1f9f100_0;
L_0x1fa21d0 .array/port v0x1f9c2f0, v0x1f9f360_0;
S_0x1f9bbf0 .scope module, "extended" "SignExtend" 2 450, 2 181, S_0x1f98c00;
 .timescale -9 -12;
v0x1f9bce0_0 .net *"_s1", 0 0, L_0x1fa2370; 1 drivers
v0x1f9bda0_0 .net *"_s2", 15 0, L_0x1fa2410; 1 drivers
v0x1f9be40_0 .alias "extended_instr", 31 0, v0x1f9fe30_0;
v0x1f9bee0_0 .net "instr", 15 0, L_0x1fa2940; 1 drivers
L_0x1fa2370 .part L_0x1fa2940, 15, 1;
LS_0x1fa2410_0_0 .concat [ 1 1 1 1], L_0x1fa2370, L_0x1fa2370, L_0x1fa2370, L_0x1fa2370;
LS_0x1fa2410_0_4 .concat [ 1 1 1 1], L_0x1fa2370, L_0x1fa2370, L_0x1fa2370, L_0x1fa2370;
LS_0x1fa2410_0_8 .concat [ 1 1 1 1], L_0x1fa2370, L_0x1fa2370, L_0x1fa2370, L_0x1fa2370;
LS_0x1fa2410_0_12 .concat [ 1 1 1 1], L_0x1fa2370, L_0x1fa2370, L_0x1fa2370, L_0x1fa2370;
L_0x1fa2410 .concat [ 4 4 4 4], LS_0x1fa2410_0_0, LS_0x1fa2410_0_4, LS_0x1fa2410_0_8, LS_0x1fa2410_0_12;
L_0x1fa2590 .concat [ 16 16 0 0], L_0x1fa2940, L_0x1fa2410;
S_0x1f9b500 .scope module, "my_alu" "ALU" 2 454, 2 17, S_0x1f98c00;
 .timescale -9 -12;
v0x1f9b620_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1f9b6e0_0 .net *"_s2", 0 0, L_0x1fa2a40; 1 drivers
v0x1f9b780_0 .net/s *"_s4", 0 0, C4<0>; 1 drivers
v0x1f9b820_0 .net/s *"_s6", 0 0, C4<1>; 1 drivers
v0x1f9b8d0_0 .net "alu_ctrl", 3 0, v0x1f9f8b0_0; 1 drivers
v0x1f9b970_0 .alias "inA", 31 0, v0x1fa0330_0;
v0x1f9b9f0_0 .alias "inB", 31 0, v0x1fa02b0_0;
v0x1f9baa0_0 .var "out", 31 0;
v0x1f9bb70_0 .alias "zero", 0 0, v0x1fa06e0_0;
E_0x1f9b5f0 .event edge, v0x1f9ac80_0, v0x1f9a7f0_0, v0x1f9b8d0_0;
L_0x1fa2a40 .cmp/ne 32, v0x1f9baa0_0, C4<00000000000000000000000000000000>;
L_0x1fa2bb0 .functor MUXZ 1, C4<1>, C4<0>, L_0x1fa2a40, C4<>;
S_0x1f9ada0 .scope module, "fu" "forward_unit" 2 455, 2 313, S_0x1f98c00;
 .timescale -9 -12;
v0x1f9af50_0 .net "EXMEM_RegWrite", 0 0, v0x1f9e550_0; 1 drivers
v0x1f9b010_0 .net "EXMEMrd", 4 0, v0x1f9e700_0; 1 drivers
v0x1f9b0b0_0 .net "IDEXrs", 4 0, v0x1f9ed10_0; 1 drivers
v0x1f9b150_0 .alias "IDEXrt", 4 0, v0x1f9cbd0_0;
v0x1f9b200_0 .alias "MEMWB_RegWrite", 0 0, v0x1f9c890_0;
v0x1f9b2a0_0 .alias "MEMWBrd", 4 0, v0x1f9c790_0;
v0x1f9b380_0 .var "forwardA", 1 0;
v0x1f9b400_0 .var "forwardB", 1 0;
E_0x1f9ae90/0 .event edge, v0x1f9af50_0, v0x1f9b010_0, v0x1f9b150_0, v0x1f9b2a0_0;
E_0x1f9ae90/1 .event edge, v0x1f9b200_0;
E_0x1f9ae90 .event/or E_0x1f9ae90/0, E_0x1f9ae90/1;
E_0x1f9aef0/0 .event edge, v0x1f9b2a0_0, v0x1f9b200_0, v0x1f9b0b0_0, v0x1f9b010_0;
E_0x1f9aef0/1 .event edge, v0x1f9af50_0;
E_0x1f9aef0 .event/or E_0x1f9aef0/0, E_0x1f9aef0/1;
S_0x1f9a910 .scope module, "multi2" "MultiPlx_Reg_ALU" 2 456, 2 237, S_0x1f98c00;
 .timescale -9 -12;
L_0x1fa29e0 .functor XNOR 1, v0x1f9e8b0_0, C4<1>, C4<0>, C4<0>;
v0x1f9aa00_0 .net "AluSrc", 0 0, v0x1f9e8b0_0; 1 drivers
v0x1f9aac0_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1f9ab60_0 .net *"_s2", 0 0, L_0x1fa29e0; 1 drivers
v0x1f9ac00_0 .net "extended_instr", 31 0, v0x1f9ee80_0; 1 drivers
v0x1f9ac80_0 .alias "inB", 31 0, v0x1fa02b0_0;
v0x1f9ad20_0 .alias "rdB", 31 0, v0x1fa0170_0;
L_0x1fa2e70 .functor MUXZ 32, v0x1f9a360_0, v0x1f9ee80_0, L_0x1fa29e0, C4<>;
S_0x1f9a490 .scope module, "multifw1" "MultiPlx3_1" 2 457, 2 258, S_0x1f98c00;
 .timescale -9 -12;
v0x1f9a5e0_0 .net "input1", 31 0, v0x1f9ec90_0; 1 drivers
v0x1f9a6a0_0 .alias "input2", 31 0, v0x1fa05d0_0;
v0x1f9a720_0 .net "input3", 31 0, v0x1f9e600_0; 1 drivers
v0x1f9a7f0_0 .var "out", 31 0;
v0x1f9a870_0 .alias "signal", 1 0, v0x1f9fce0_0;
E_0x1f9a580 .event edge, v0x1f9a870_0, v0x1f9a5e0_0, v0x1f991f0_0, v0x1f99a70_0;
S_0x1f9a000 .scope module, "multifw2" "MultiPlx3_1" 2 458, 2 258, S_0x1f98c00;
 .timescale -9 -12;
v0x1f9a140_0 .net "input1", 31 0, v0x1f9eb90_0; 1 drivers
v0x1f9a200_0 .alias "input2", 31 0, v0x1fa05d0_0;
v0x1f9a2b0_0 .alias "input3", 31 0, v0x1f9a720_0;
v0x1f9a360_0 .var "out", 31 0;
v0x1f9a410_0 .alias "signal", 1 0, v0x1f9fdb0_0;
E_0x1f99730 .event edge, v0x1f9a410_0, v0x1f9a140_0, v0x1f991f0_0, v0x1f99a70_0;
S_0x1f992d0 .scope module, "mem_DATA" "Memory" 2 462, 2 76, S_0x1f98c00;
 .timescale -9 -12;
L_0x1fa30b0 .functor XNOR 1, v0x1f9e470_0, C4<0>, C4<0>, C4<0>;
L_0x1fa31a0 .functor XNOR 1, v0x1f9e340_0, C4<1>, C4<0>, C4<0>;
L_0x1fa32a0 .functor AND 1, L_0x1fa30b0, L_0x1fa31a0, C4<1>, C4<1>;
v0x1f994b0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1f99570_0 .net *"_s10", 31 0, L_0x1fa33a0; 1 drivers
v0x1f99610_0 .net *"_s13", 9 0, L_0x1fa3440; 1 drivers
v0x1f996b0_0 .net *"_s14", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1f99760_0 .net *"_s2", 0 0, L_0x1fa30b0; 1 drivers
v0x1f99800_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0x1f998e0_0 .net *"_s6", 0 0, L_0x1fa31a0; 1 drivers
v0x1f99980_0 .net *"_s8", 0 0, L_0x1fa32a0; 1 drivers
v0x1f99a70_0 .alias "addr", 31 0, v0x1f9a720_0;
v0x1f99b10_0 .net "clock", 0 0, C4<z>; 0 drivers
v0x1f99c10 .array "data", 0 4095, 31 0;
v0x1f99c90_0 .net "din", 31 0, v0x1f9e680_0; 1 drivers
v0x1f99da0_0 .alias "dout", 31 0, v0x1f9feb0_0;
v0x1f99e40_0 .net "ren", 0 0, v0x1f9e340_0; 1 drivers
v0x1f99f60_0 .net "wen", 0 0, v0x1f9e470_0; 1 drivers
E_0x1f99120 .event edge, v0x1f99a70_0, v0x1f99e40_0, v0x1f99f60_0, v0x1f99c90_0;
E_0x1f99410 .event posedge, v0x1f99f60_0, v0x1f99e40_0;
E_0x1f99460 .event edge, v0x1f99f60_0, v0x1f99e40_0;
L_0x1fa33a0 .array/port v0x1f99c10, L_0x1fa3440;
L_0x1fa3440 .part v0x1f9e600_0, 0, 10;
L_0x1fa3690 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1fa33a0, L_0x1fa32a0, C4<>;
S_0x1f98db0 .scope module, "multi3" "MultiPlx_Mem_Reg" 2 463, 2 248, S_0x1f98c00;
 .timescale -9 -12;
L_0x1fa3860 .functor XNOR 1, v0x1f9f290_0, C4<1>, C4<0>, C4<0>;
v0x1f98ea0_0 .net "MemReg", 0 0, v0x1f9f290_0; 1 drivers
v0x1f98f60_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1f99000_0 .net *"_s2", 0 0, L_0x1fa3860; 1 drivers
v0x1f990a0_0 .net "dout", 31 0, v0x1f9f430_0; 1 drivers
v0x1f99150_0 .net "out", 31 0, v0x1f9f630_0; 1 drivers
v0x1f991f0_0 .alias "wd", 31 0, v0x1fa05d0_0;
L_0x1fa3960 .functor MUXZ 32, v0x1f9f430_0, v0x1f9f630_0, L_0x1fa3860, C4<>;
    .scope S_0x1f9de00;
T_0 ;
    %wait E_0x1f9def0;
    %load/v 8, v0x1f9e210_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %movi 8, 4294967292, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9df60_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1f9e000_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x1f9e080_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9df60_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1f9cee0;
T_1 ;
    %wait E_0x1f9d060;
    %load/v 8, v0x1f9d990_0, 1;
    %load/v 9, v0x1f9dab0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 86 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1f9cee0;
T_2 ;
    %wait E_0x1f9d030;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 31, v0x1f9d620_0, 22;
    %jmp T_2.1;
T_2.0 ;
    %mov 31, 2, 22;
T_2.1 ;
    %mov 8, 31, 22; Move signal select into place
    %mov 30, 0, 1;
    %cmpi/u 8, 0, 23;
    %inv 4, 1;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 90 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f9cee0;
T_3 ;
    %wait E_0x1f9cfd0;
    %load/v 8, v0x1f9dab0_0, 1;
    %load/v 9, v0x1f9d990_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1f9d7e0_0, 32;
    %load/v 40, v0x1f9d620_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f9d760, 8, 32;
t_0 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1f9c940;
T_4 ;
    %wait E_0x1f9ca30;
    %load/v 8, v0x1f9cb30_0, 1;
    %load/v 9, v0x1f9cbd0_0, 5;
    %load/v 14, v0x1f9cd30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1f9cbd0_0, 5;
    %load/v 15, v0x1f9cde0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0x1f9ce60_0, 0, 1;
    %set/v v0x1f9cc80_0, 0, 1;
    %set/v v0x1f9ca90_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %set/v v0x1f9ce60_0, 1, 1;
    %set/v v0x1f9cc80_0, 1, 1;
    %set/v v0x1f9ca90_0, 1, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f9bf90;
T_5 ;
    %wait E_0x1f9c080;
    %load/v 8, v0x1f9c6f0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %set/v v0x1f9c3a0_0, 0, 32;
T_5.2 ;
    %load/v 8, v0x1f9c3a0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_5.3, 5;
    %load/v 8, v0x1f9c3a0_0, 32;
    %ix/getv/s 3, v0x1f9c3a0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f9c2f0, 0, 8;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1f9c3a0_0, 32;
    %set/v v0x1f9c3a0_0, 8, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1f9c890_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0x1f9c810_0, 32;
    %ix/getv 3, v0x1f9c790_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f9c2f0, 0, 8;
t_2 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f9b500;
T_6 ;
    %wait E_0x1f9b5f0;
    %load/v 8, v0x1f9b8d0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_6.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9baa0_0, 0, 2;
    %jmp T_6.7;
T_6.0 ;
    %load/v 8, v0x1f9b970_0, 32;
    %load/v 40, v0x1f9b9f0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9baa0_0, 0, 8;
    %jmp T_6.7;
T_6.1 ;
    %load/v 8, v0x1f9b970_0, 32;
    %load/v 40, v0x1f9b9f0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9baa0_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/v 8, v0x1f9b970_0, 32;
    %load/v 40, v0x1f9b9f0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9baa0_0, 0, 8;
    %jmp T_6.7;
T_6.3 ;
    %load/v 8, v0x1f9b970_0, 32;
    %load/v 40, v0x1f9b9f0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9baa0_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/v 8, v0x1f9b970_0, 32;
    %load/v 40, v0x1f9b9f0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_6.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_6.10, 8;
T_6.8 ; End of true expr.
    %jmp/0  T_6.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_6.10;
T_6.9 ;
    %mov 9, 0, 32; Return false value
T_6.10 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9baa0_0, 0, 9;
    %jmp T_6.7;
T_6.5 ;
    %load/v 8, v0x1f9b970_0, 32;
    %load/v 40, v0x1f9b9f0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9baa0_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1f9ada0;
T_7 ;
    %wait E_0x1f9aef0;
    %load/v 8, v0x1f9af50_0, 1;
    %load/v 9, v0x1f9b010_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f9b010_0, 5;
    %load/v 14, v0x1f9b0b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %movi 8, 2, 2;
    %set/v v0x1f9b380_0, 8, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1f9b200_0, 1;
    %load/v 9, v0x1f9b2a0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f9b2a0_0, 5;
    %load/v 14, v0x1f9b0b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f9b010_0, 5;
    %load/v 14, v0x1f9b0b0_0, 5;
    %cmp/u 9, 14, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %load/v 10, v0x1f9af50_0, 1;
    %cmpi/u 10, 0, 1;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %movi 8, 1, 2;
    %set/v v0x1f9b380_0, 8, 2;
    %jmp T_7.3;
T_7.2 ;
    %set/v v0x1f9b380_0, 0, 2;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1f9ada0;
T_8 ;
    %wait E_0x1f9ae90;
    %load/v 8, v0x1f9b200_0, 1;
    %load/v 9, v0x1f9b2a0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f9b2a0_0, 5;
    %load/v 14, v0x1f9b150_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f9b010_0, 5;
    %load/v 14, v0x1f9b150_0, 5;
    %cmp/u 9, 14, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %load/v 10, v0x1f9af50_0, 1;
    %cmpi/u 10, 0, 1;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %movi 8, 1, 2;
    %set/v v0x1f9b400_0, 8, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1f9af50_0, 1;
    %load/v 9, v0x1f9b010_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f9b010_0, 5;
    %load/v 14, v0x1f9b150_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %movi 8, 2, 2;
    %set/v v0x1f9b400_0, 8, 2;
    %jmp T_8.3;
T_8.2 ;
    %set/v v0x1f9b400_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1f9a490;
T_9 ;
    %wait E_0x1f9a580;
    %load/v 8, v0x1f9a870_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v0x1f9a5e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9a7f0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1f9a870_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_9.2, 4;
    %load/v 8, v0x1f9a6a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9a7f0_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0x1f9a870_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_9.4, 4;
    %load/v 8, v0x1f9a720_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9a7f0_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1f9a000;
T_10 ;
    %wait E_0x1f99730;
    %load/v 8, v0x1f9a410_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v0x1f9a140_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9a360_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1f9a410_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_10.2, 4;
    %load/v 8, v0x1f9a200_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9a360_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x1f9a410_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_10.4, 4;
    %load/v 8, v0x1f9a2b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9a360_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1f992d0;
T_11 ;
    %wait E_0x1f99460;
    %load/v 8, v0x1f99e40_0, 1;
    %load/v 9, v0x1f99f60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 86 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1f992d0;
T_12 ;
    %wait E_0x1f99410;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 31, v0x1f99a70_0, 22;
    %jmp T_12.1;
T_12.0 ;
    %mov 31, 2, 22;
T_12.1 ;
    %mov 8, 31, 22; Move signal select into place
    %mov 30, 0, 1;
    %cmpi/u 8, 0, 23;
    %inv 4, 1;
    %jmp/0xz  T_12.2, 4;
    %vpi_call 2 90 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f992d0;
T_13 ;
    %wait E_0x1f99120;
    %load/v 8, v0x1f99f60_0, 1;
    %load/v 9, v0x1f99e40_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v0x1f99c90_0, 32;
    %load/v 40, v0x1f99a70_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f99c10, 8, 32;
t_3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1f98c00;
T_14 ;
    %wait E_0x1f9c080;
    %load/v 8, v0x1fa0810_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1f9f080_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x1fa00a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9f000_0, 0, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %load/x1p 8, v0x1fa00a0_0, 5;
    %jmp T_14.5;
T_14.4 ;
    %mov 8, 2, 5;
T_14.5 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9f100_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.6, 4;
    %load/x1p 8, v0x1fa00a0_0, 5;
    %jmp T_14.7;
T_14.6 ;
    %mov 8, 2, 5;
T_14.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9f360_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.8, 4;
    %load/x1p 8, v0x1fa00a0_0, 5;
    %jmp T_14.9;
T_14.8 ;
    %mov 8, 2, 5;
T_14.9 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9f1c0_0, 0, 8;
T_14.2 ;
    %load/v 8, v0x1f9fe30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9ee80_0, 0, 8;
    %load/v 8, v0x1fa0480_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9ec90_0, 0, 8;
    %load/v 8, v0x1fa0790_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9eb90_0, 0, 8;
    %load/v 8, v0x1f9f100_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9ed10_0, 0, 8;
    %load/v 8, v0x1f9f360_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9ef50_0, 0, 8;
    %load/v 8, v0x1f9f1c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9ee00_0, 0, 8;
    %load/v 8, v0x1f9e800_0, 1;
    %jmp/0xz  T_14.10, 8;
    %load/v 8, v0x1f9e2c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e8b0_0, 0, 8;
    %load/v 8, v0x1f9fa20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9eb10_0, 0, 8;
    %load/v 8, v0x1f9f830_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9ec10_0, 0, 8;
    %load/v 8, v0x1f9f730_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9ea90_0, 0, 8;
    %load/v 8, v0x1f9f7b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e960_0, 0, 8;
    %load/v 8, v0x1f9f6b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9ea10_0, 0, 8;
    %jmp T_14.11;
T_14.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9eb10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9ec10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9ea90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9ea10_0, 0, 0;
T_14.11 ;
    %load/v 8, v0x1f9fc60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9e600_0, 0, 8;
    %load/v 8, v0x1f9eb10_0, 1;
    %jmp/0  T_14.12, 8;
    %load/v 9, v0x1f9ee00_0, 5;
    %jmp/1  T_14.14, 8;
T_14.12 ; End of true expr.
    %load/v 14, v0x1f9ef50_0, 5;
    %jmp/0  T_14.13, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_14.14;
T_14.13 ;
    %mov 9, 14, 5; Return false value
T_14.14 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9e700_0, 0, 9;
    %load/v 8, v0x1f9eb90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9e680_0, 0, 8;
    %load/v 8, v0x1f9ea90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e470_0, 0, 8;
    %load/v 8, v0x1f9e960_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e340_0, 0, 8;
    %load/v 8, v0x1f9ec10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e550_0, 0, 8;
    %load/v 8, v0x1f9ea10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e3f0_0, 0, 8;
    %load/v 8, v0x1f9feb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9f630_0, 0, 8;
    %load/v 8, v0x1f9e600_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f9f430_0, 0, 8;
    %load/v 8, v0x1f9e700_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1f9f540_0, 0, 8;
    %load/v 8, v0x1f9e3f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f290_0, 0, 8;
    %load/v 8, v0x1f9e550_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f4c0_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f98c00;
T_15 ;
    %wait E_0x1f98d60;
    %load/v 8, v0x1f9ff30_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_15.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_15.2, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1f9fbe0_0, 0, 1;
    %jmp T_15.4;
T_15.0 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1f9fbe0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f830_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9fa20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f6b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f7b0_0, 0, 0;
    %jmp T_15.4;
T_15.1 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1f9fbe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f830_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9fa20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e2c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f6b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f7b0_0, 0, 1;
    %jmp T_15.4;
T_15.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1f9fbe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f830_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9fa20_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9e2c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f730_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f6b0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f9f7b0_0, 0, 0;
    %jmp T_15.4;
T_15.4 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1f98c00;
T_16 ;
    %wait E_0x1f98cf0;
    %load/v 8, v0x1f9fbe0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_16.2, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 1;
    %jmp T_16.4;
T_16.0 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 8;
    %jmp T_16.4;
T_16.1 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 8;
    %jmp T_16.4;
T_16.2 ;
    %load/v 8, v0x1fa0020_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_16.9, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_16.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 1;
    %jmp T_16.12;
T_16.5 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 0;
    %jmp T_16.12;
T_16.6 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 8;
    %jmp T_16.12;
T_16.7 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 8;
    %jmp T_16.12;
T_16.8 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 8;
    %jmp T_16.12;
T_16.9 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 8;
    %jmp T_16.12;
T_16.10 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f9f8b0_0, 0, 8;
    %jmp T_16.12;
T_16.12 ;
    %jmp T_16.4;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1f2d9f0;
T_17 ;
    %delay 10000, 0;
    %load/v 8, v0x1fa0a70_0, 1;
    %inv 8, 1;
    %set/v v0x1fa0a70_0, 8, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f2d9f0;
T_18 ;
    %vpi_call 3 31 "$dumpfile", "lab.vcd";
    %vpi_call 3 32 "$dumpvars", 1'sb0, S_0x1f2d9f0;
    %set/v v0x1fa0af0_0, 0, 32;
T_18.0 ;
    %load/v 8, v0x1fa0af0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 3 34 "$dumpvars", 2'sb01, &A<v0x1f9c2f0, v0x1fa0af0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1fa0af0_0, 32;
    %set/v v0x1fa0af0_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %set/v v0x1fa0af0_0, 0, 32;
T_18.2 ;
    %load/v 8, v0x1fa0af0_0, 32;
   %cmpi/s 8, 40, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call 3 35 "$dumpvars", 2'sb01, &A<v0x1f99c10, v0x1fa0af0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1fa0af0_0, 32;
    %set/v v0x1fa0af0_0, 8, 32;
    %jmp T_18.2;
T_18.3 ;
    %set/v v0x1fa0af0_0, 0, 32;
T_18.4 ;
    %load/v 8, v0x1fa0af0_0, 32;
   %cmpi/s 8, 4095, 32;
    %jmp/0xz T_18.5, 5;
    %ix/getv/s 3, v0x1fa0af0_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f99c10, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1fa0af0_0, 32;
    %set/v v0x1fa0af0_0, 8, 32;
    %jmp T_18.4;
T_18.5 ;
    %vpi_call 3 43 "$readmemb", "program.mbin", v0x1f9d760;
    %set/v v0x1fa0a70_0, 0, 1;
    %set/v v0x1fa0b70_0, 0, 1;
    %delay 85000, 0;
    %set/v v0x1fa0b70_0, 1, 1;
    %delay 500000, 0;
    %vpi_call 3 86 "$finish";
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "library_input.v";
    "testbench_input.v";
