<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.794</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <CopyW1_outft>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>6720</Latency>
                <AbsoluteTimeLatency>67200</AbsoluteTimeLatency>
                <IterationLatency>105</IterationLatency>
                <InstanceList/>
            </CopyW1_outft>
            <CopyW2_outft>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>2816</Latency>
                <AbsoluteTimeLatency>28160</AbsoluteTimeLatency>
                <IterationLatency>88</IterationLatency>
                <InstanceList/>
            </CopyW2_outft>
            <IT_h0>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <IT_w0>
                    <Slack>7.30</Slack>
                    <TripCount>16</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </IT_w0>
            </IT_h0>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>260</BRAM_18K>
            <DSP>188</DSP>
            <FF>86539</FF>
            <LUT>82269</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WSTRB</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWADDR</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWLEN</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWSIZE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWBURST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWLOCK</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWCACHE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWPROT</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWQOS</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWREGION</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_AWUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WDATA</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WSTRB</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WLAST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_WUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARADDR</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARLEN</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARSIZE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARBURST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARLOCK</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARCACHE</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARPROT</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARQOS</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARREGION</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_ARUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RDATA</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RLAST</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_RRESP</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BVALID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BREADY</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BRESP</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BID</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w1_BUSER</name>
            <Object>gmem_w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWADDR</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWLEN</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWSIZE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWBURST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWLOCK</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWCACHE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWPROT</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWQOS</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWREGION</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_AWUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WDATA</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WSTRB</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WLAST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_WUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARADDR</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARLEN</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARSIZE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARBURST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARLOCK</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARCACHE</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARPROT</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARQOS</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARREGION</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_ARUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RDATA</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RLAST</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_RRESP</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BVALID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BREADY</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BRESP</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BID</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w2_BUSER</name>
            <Object>gmem_w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWADDR</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWLEN</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWSIZE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWBURST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWLOCK</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWCACHE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWPROT</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWQOS</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWREGION</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_AWUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WDATA</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WSTRB</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WLAST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_WUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARADDR</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARLEN</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARSIZE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARBURST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARLOCK</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARCACHE</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARPROT</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARQOS</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARREGION</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_ARUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RDATA</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RLAST</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_RRESP</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BVALID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BREADY</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BRESP</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BID</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_w3_BUSER</name>
            <Object>gmem_w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WSTRB</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_884</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW1_ky_CopyW1_kx</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>884</ID>
                    <BindInstances>add_ln904_fu_1313_p2 add_ln901_1_fu_1325_p2 add_ln901_fu_1334_p2 add_ln904_2_fu_1366_p2 add_ln906_2_fu_1402_p2 add_ln904_1_fu_1428_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW2_inft_fu_1055</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW2_inft</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1055</ID>
                    <BindInstances>add_ln916_fu_266_p2 add_ln922_2_fu_314_p2 add_ln922_1_fu_276_p2 add_ln922_fu_286_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1081</InstName>
                    <ModuleName>srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1081</ID>
                    <BindInstances>add_ln932_1_fu_317_p2 add_ln932_fu_371_p2 add_ln935_fu_434_p2 add_ln940_fu_465_p2 add_ln938_fu_522_p2 add_ln935_1_fu_343_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dataflow_in_loop_IT_w0_1_fu_1104</InstName>
                    <ModuleName>dataflow_in_loop_IT_w0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1104</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_U0</InstName>
                            <ModuleName>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>558</ID>
                            <BindInstances>add_ln965_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>load_tile_to_stream3_U0</InstName>
                            <ModuleName>load_tile_to_stream3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>564</ID>
                            <BindInstances>add_ln962_fu_200_p2 add_ln103_fu_244_p2 add_ln104_fu_250_p2 add_ln110_fu_260_p2 add_ln103_1_fu_274_p2 py_2_fu_301_p2 iy_fu_311_p2 add_ln104_2_fu_316_p2 sub_ln113_fu_379_p2 px_1_fu_398_p2 ix_fu_408_p2 add_ln110_2_fu_413_p2 add_ln113_fu_464_p2 add_ln113_1_fu_473_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv1conv2_stream4_U0</InstName>
                            <ModuleName>conv1conv2_stream4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>582</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>440</ID>
                                </Instance>
                                <Instance>
                                    <InstName>make_win97_U0</InstName>
                                    <ModuleName>make_win97</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>453</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_make_win97_Pipeline_win9x9_read_pix_fu_126</InstName>
                                            <ModuleName>make_win97_Pipeline_win9x9_read_pix</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>126</ID>
                                            <BindInstances>add_ln145_fu_732_p2 x_4_fu_916_p2 add_ln202_fu_927_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>lb1_U lb1_1_U lb1_2_U lb1_3_U lb1_4_U lb1_5_U lb1_6_U lb1_7_U add_ln962_fu_145_p2 PH_fu_181_p2 PW_fu_190_p2 mul_9ns_9ns_17_1_1_U139</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>conv1conv2_from_windows8_U0</InstName>
                                    <ModuleName>conv1conv2_from_windows8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>464</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1556</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1556</ID>
                                            <BindInstances>add_ln340_fu_918_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1600</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Conv1_outftmaps</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1600</ID>
                                            <BindInstances>add_ln347_fu_3916_p2 fmul_32ns_32ns_32_3_max_dsp_1_U226 fadd_32ns_32ns_32_4_full_dsp_1_U197 fmul_32ns_32ns_32_3_max_dsp_1_U227 fadd_32ns_32ns_32_4_full_dsp_1_U198 fmul_32ns_32ns_32_3_max_dsp_1_U228 fadd_32ns_32ns_32_4_full_dsp_1_U199 fmul_32ns_32ns_32_3_max_dsp_1_U229 fadd_32ns_32ns_32_4_full_dsp_1_U200 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U201 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U202 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U203 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U204 fmul_32ns_32ns_32_3_max_dsp_1_U234 fadd_32ns_32ns_32_4_full_dsp_1_U205 fmul_32ns_32ns_32_3_max_dsp_1_U235 fadd_32ns_32ns_32_4_full_dsp_1_U206 fmul_32ns_32ns_32_3_max_dsp_1_U236 fadd_32ns_32ns_32_4_full_dsp_1_U207 fmul_32ns_32ns_32_3_max_dsp_1_U237 fadd_32ns_32ns_32_4_full_dsp_1_U208 fmul_32ns_32ns_32_3_max_dsp_1_U238 fadd_32ns_32ns_32_4_full_dsp_1_U209 fmul_32ns_32ns_32_3_max_dsp_1_U239 fadd_32ns_32ns_32_4_full_dsp_1_U210 fmul_32ns_32ns_32_3_max_dsp_1_U240 fadd_32ns_32ns_32_4_full_dsp_1_U211 fmul_32ns_32ns_32_3_max_dsp_1_U241 fadd_32ns_32ns_32_4_full_dsp_1_U212 fmul_32ns_32ns_32_3_max_dsp_1_U242 fadd_32ns_32ns_32_4_full_dsp_1_U213 fmul_32ns_32ns_32_3_max_dsp_1_U243 fadd_32ns_32ns_32_4_full_dsp_1_U214 fmul_32ns_32ns_32_3_max_dsp_1_U244 fadd_32ns_32ns_32_4_full_dsp_1_U215 fmul_32ns_32ns_32_3_max_dsp_1_U245 fadd_32ns_32ns_32_4_full_dsp_1_U216 fmul_32ns_32ns_32_3_max_dsp_1_U246 fadd_32ns_32ns_32_4_full_dsp_1_U217 fmul_32ns_32ns_32_3_max_dsp_1_U247 fadd_32ns_32ns_32_4_full_dsp_1_U218 fmul_32ns_32ns_32_3_max_dsp_1_U248 fadd_32ns_32ns_32_4_full_dsp_1_U219 fmul_32ns_32ns_32_3_max_dsp_1_U249 fadd_32ns_32ns_32_4_full_dsp_1_U220 fmul_32ns_32ns_32_3_max_dsp_1_U250 fadd_32ns_32ns_32_4_full_dsp_1_U221 fmul_32ns_32ns_32_3_max_dsp_1_U251 fadd_32ns_32ns_32_4_full_dsp_1_U222 fmul_32ns_32ns_32_3_max_dsp_1_U252 fadd_32ns_32ns_32_4_full_dsp_1_U223 fmul_32ns_32ns_32_3_max_dsp_1_U253 fadd_32ns_32ns_32_4_full_dsp_1_U224 fmul_32ns_32ns_32_3_max_dsp_1_U254 fadd_32ns_32ns_32_4_full_dsp_1_U225 fmul_32ns_32ns_32_3_max_dsp_1_U226 fadd_32ns_32ns_32_4_full_dsp_1_U197 fmul_32ns_32ns_32_3_max_dsp_1_U227 fadd_32ns_32ns_32_4_full_dsp_1_U198 fmul_32ns_32ns_32_3_max_dsp_1_U228 fadd_32ns_32ns_32_4_full_dsp_1_U199 fmul_32ns_32ns_32_3_max_dsp_1_U229 fadd_32ns_32ns_32_4_full_dsp_1_U200 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U201 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U202 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U203 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U204 fmul_32ns_32ns_32_3_max_dsp_1_U234 fadd_32ns_32ns_32_4_full_dsp_1_U205 fmul_32ns_32ns_32_3_max_dsp_1_U235 fadd_32ns_32ns_32_4_full_dsp_1_U206 fmul_32ns_32ns_32_3_max_dsp_1_U236 fadd_32ns_32ns_32_4_full_dsp_1_U207 fmul_32ns_32ns_32_3_max_dsp_1_U237 fadd_32ns_32ns_32_4_full_dsp_1_U208 fmul_32ns_32ns_32_3_max_dsp_1_U238 fadd_32ns_32ns_32_4_full_dsp_1_U209 fmul_32ns_32ns_32_3_max_dsp_1_U239 fadd_32ns_32ns_32_4_full_dsp_1_U210 fmul_32ns_32ns_32_3_max_dsp_1_U240 fadd_32ns_32ns_32_4_full_dsp_1_U211 fmul_32ns_32ns_32_3_max_dsp_1_U241 fadd_32ns_32ns_32_4_full_dsp_1_U212 fmul_32ns_32ns_32_3_max_dsp_1_U242 fadd_32ns_32ns_32_4_full_dsp_1_U213 fmul_32ns_32ns_32_3_max_dsp_1_U243 fadd_32ns_32ns_32_4_full_dsp_1_U214 fmul_32ns_32ns_32_3_max_dsp_1_U244 fadd_32ns_32ns_32_4_full_dsp_1_U215 fmul_32ns_32ns_32_3_max_dsp_1_U245 fadd_32ns_32ns_32_4_full_dsp_1_U216 fmul_32ns_32ns_32_3_max_dsp_1_U246 fadd_32ns_32ns_32_4_full_dsp_1_U217 fmul_32ns_32ns_32_3_max_dsp_1_U247 fadd_32ns_32ns_32_4_full_dsp_1_U218 fmul_32ns_32ns_32_3_max_dsp_1_U248 fadd_32ns_32ns_32_4_full_dsp_1_U219 fmul_32ns_32ns_32_3_max_dsp_1_U249 fadd_32ns_32ns_32_4_full_dsp_1_U220 fmul_32ns_32ns_32_3_max_dsp_1_U250 fadd_32ns_32ns_32_4_full_dsp_1_U221 fmul_32ns_32ns_32_3_max_dsp_1_U251 fadd_32ns_32ns_32_4_full_dsp_1_U222 fmul_32ns_32ns_32_3_max_dsp_1_U252 fadd_32ns_32ns_32_4_full_dsp_1_U223 fmul_32ns_32ns_32_3_max_dsp_1_U253 fadd_32ns_32ns_32_4_full_dsp_1_U224 fmul_32ns_32ns_32_3_max_dsp_1_U254 fadd_32ns_32ns_32_4_full_dsp_1_U225 fmul_32ns_32ns_32_3_max_dsp_1_U226 fadd_32ns_32ns_32_4_full_dsp_1_U197 fmul_32ns_32ns_32_3_max_dsp_1_U227 fadd_32ns_32ns_32_4_full_dsp_1_U198 fmul_32ns_32ns_32_3_max_dsp_1_U228 fadd_32ns_32ns_32_4_full_dsp_1_U199 fmul_32ns_32ns_32_3_max_dsp_1_U229 fadd_32ns_32ns_32_4_full_dsp_1_U200 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U201 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U202 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U203 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U204 fmul_32ns_32ns_32_3_max_dsp_1_U234 fadd_32ns_32ns_32_4_full_dsp_1_U205 fmul_32ns_32ns_32_3_max_dsp_1_U235 fadd_32ns_32ns_32_4_full_dsp_1_U206 fmul_32ns_32ns_32_3_max_dsp_1_U236 fadd_32ns_32ns_32_4_full_dsp_1_U207 fmul_32ns_32ns_32_3_max_dsp_1_U237 fadd_32ns_32ns_32_4_full_dsp_1_U208 fmul_32ns_32ns_32_3_max_dsp_1_U238 fadd_32ns_32ns_32_4_full_dsp_1_U209 fmul_32ns_32ns_32_3_max_dsp_1_U239 fadd_32ns_32ns_32_4_full_dsp_1_U210 fmul_32ns_32ns_32_3_max_dsp_1_U240 fadd_32ns_32ns_32_4_full_dsp_1_U211 fmul_32ns_32ns_32_3_max_dsp_1_U241 fadd_32ns_32ns_32_4_full_dsp_1_U212 fmul_32ns_32ns_32_3_max_dsp_1_U242 fadd_32ns_32ns_32_4_full_dsp_1_U213 fmul_32ns_32ns_32_3_max_dsp_1_U243 fadd_32ns_32ns_32_4_full_dsp_1_U214 fmul_32ns_32ns_32_3_max_dsp_1_U244 fadd_32ns_32ns_32_4_full_dsp_1_U215 fmul_32ns_32ns_32_3_max_dsp_1_U245 fadd_32ns_32ns_32_4_full_dsp_1_U216 fmul_32ns_32ns_32_3_max_dsp_1_U246 fadd_32ns_32ns_32_4_full_dsp_1_U217 fmul_32ns_32ns_32_3_max_dsp_1_U247 fadd_32ns_32ns_32_4_full_dsp_1_U218 fmul_32ns_32ns_32_3_max_dsp_1_U248 fadd_32ns_32ns_32_4_full_dsp_1_U219 fadd_32ns_32ns_32_4_full_dsp_1_U220 fmul_32ns_32ns_32_3_max_dsp_1_U226 fadd_32ns_32ns_32_4_full_dsp_1_U197 fmul_32ns_32ns_32_3_max_dsp_1_U227 fadd_32ns_32ns_32_4_full_dsp_1_U198 fmul_32ns_32ns_32_3_max_dsp_1_U228 fadd_32ns_32ns_32_4_full_dsp_1_U199 fmul_32ns_32ns_32_3_max_dsp_1_U229 fadd_32ns_32ns_32_4_full_dsp_1_U200 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U201 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U202 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U203 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U204 fmul_32ns_32ns_32_3_max_dsp_1_U234 fadd_32ns_32ns_32_4_full_dsp_1_U205 fmul_32ns_32ns_32_3_max_dsp_1_U235 fadd_32ns_32ns_32_4_full_dsp_1_U206 fmul_32ns_32ns_32_3_max_dsp_1_U236 fadd_32ns_32ns_32_4_full_dsp_1_U207 fmul_32ns_32ns_32_3_max_dsp_1_U237 fadd_32ns_32ns_32_4_full_dsp_1_U208 fmul_32ns_32ns_32_3_max_dsp_1_U238 fadd_32ns_32ns_32_4_full_dsp_1_U209 fmul_32ns_32ns_32_3_max_dsp_1_U239 fadd_32ns_32ns_32_4_full_dsp_1_U210 fmul_32ns_32ns_32_3_max_dsp_1_U240 fadd_32ns_32ns_32_4_full_dsp_1_U211 fmul_32ns_32ns_32_3_max_dsp_1_U241 fadd_32ns_32ns_32_4_full_dsp_1_U212 fmul_32ns_32ns_32_3_max_dsp_1_U242 fadd_32ns_32ns_32_4_full_dsp_1_U213 fmul_32ns_32ns_32_3_max_dsp_1_U243 fadd_32ns_32ns_32_4_full_dsp_1_U214 fmul_32ns_32ns_32_3_max_dsp_1_U244 fadd_32ns_32ns_32_4_full_dsp_1_U215 fmul_32ns_32ns_32_3_max_dsp_1_U245 fadd_32ns_32ns_32_4_full_dsp_1_U216 fmul_32ns_32ns_32_3_max_dsp_1_U246 fadd_32ns_32ns_32_4_full_dsp_1_U217 fmul_32ns_32ns_32_3_max_dsp_1_U247 fadd_32ns_32ns_32_4_full_dsp_1_U218 fmul_32ns_32ns_32_3_max_dsp_1_U248 fadd_32ns_32ns_32_4_full_dsp_1_U219 fmul_32ns_32ns_32_3_max_dsp_1_U249 fadd_32ns_32ns_32_4_full_dsp_1_U220 fmul_32ns_32ns_32_3_max_dsp_1_U250 fadd_32ns_32ns_32_4_full_dsp_1_U221 fmul_32ns_32ns_32_3_max_dsp_1_U251 fadd_32ns_32ns_32_4_full_dsp_1_U222 fmul_32ns_32ns_32_3_max_dsp_1_U252 fadd_32ns_32ns_32_4_full_dsp_1_U223 fmul_32ns_32ns_32_3_max_dsp_1_U253 fadd_32ns_32ns_32_4_full_dsp_1_U224 fmul_32ns_32ns_32_3_max_dsp_1_U254 fadd_32ns_32ns_32_4_full_dsp_1_U225 fmul_32ns_32ns_32_3_max_dsp_1_U249 fadd_32ns_32ns_32_4_full_dsp_1_U221 fmul_32ns_32ns_32_3_max_dsp_1_U250 fadd_32ns_32ns_32_4_full_dsp_1_U222 fmul_32ns_32ns_32_3_max_dsp_1_U251 fadd_32ns_32ns_32_4_full_dsp_1_U223</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2007</InstName>
                                            <ModuleName>conv1conv2_from_windows8_Pipeline_Push_conv2pix_out</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2007</ID>
                                            <BindInstances>add_ln384_fu_307_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>acc2_U acc2_1_U acc2_2_U acc2_3_U acc2_4_U acc2_5_U acc2_6_U acc2_7_U outpix_U add_ln962_fu_2020_p2 am_addmul_8ns_3ns_9ns_18_4_1_U569 add_ln328_1_fu_2060_p2 am_addmul_8ns_3ns_9ns_18_4_1_U569 add_ln328_2_fu_2471_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>p_channel_U tw_eff_loc_i_c_U h0_c_U s_win_i_U tw_eff_loc_i_tmp_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>conv3_stream5_U0</InstName>
                            <ModuleName>conv3_stream5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>962</ID>
                            <BindInstances>lb2_U lb2_1_U lb2_2_U lb2_3_U win2_0_U win2_1_U win2_2_U win2_3_U win2_4_U win2_5_U win2_6_U win2_7_U win2_8_U win2_9_U win2_10_U win2_11_U win2_12_U win2_13_U win2_14_U win2_15_U win2_16_U win2_17_U win2_18_U win2_19_U win2_20_U win2_21_U win2_22_U win2_23_U win2_24_U win2_25_U win2_26_U win2_27_U win2_28_U win2_29_U win2_30_U win2_31_U win2_0_1_U win2_1_1_U win2_2_1_U win2_3_1_U win2_4_1_U win2_5_1_U win2_6_1_U win2_7_1_U win2_8_1_U win2_9_1_U win2_10_1_U win2_11_1_U win2_12_1_U win2_13_1_U win2_14_1_U win2_15_1_U win2_16_1_U win2_17_1_U win2_18_1_U win2_19_1_U win2_20_1_U win2_21_1_U win2_22_1_U win2_23_1_U win2_24_1_U win2_25_1_U win2_26_1_U win2_27_1_U win2_28_1_U win2_29_1_U win2_30_1_U win2_31_1_U win2_0_2_U win2_1_2_U win2_2_2_U win2_3_2_U win2_4_2_U win2_5_2_U win2_6_2_U win2_7_2_U win2_8_2_U win2_9_2_U win2_10_2_U win2_11_2_U win2_12_2_U win2_13_2_U win2_14_2_U win2_15_2_U win2_16_2_U win2_17_2_U win2_18_2_U win2_19_2_U win2_20_2_U win2_21_2_U win2_22_2_U win2_23_2_U win2_24_2_U win2_25_2_U win2_26_2_U win2_27_2_U win2_28_2_U win2_29_2_U win2_30_2_U win2_31_2_U win2_0_3_U win2_1_3_U win2_2_3_U win2_3_3_U win2_4_3_U win2_5_3_U win2_6_3_U win2_7_3_U win2_8_3_U win2_9_3_U win2_10_3_U win2_11_3_U win2_12_3_U win2_13_3_U win2_14_3_U win2_15_3_U win2_16_3_U win2_17_3_U win2_18_3_U win2_19_3_U win2_20_3_U win2_21_3_U win2_22_3_U win2_23_3_U win2_24_3_U win2_25_3_U win2_26_3_U win2_27_3_U win2_28_3_U win2_29_3_U win2_30_3_U win2_31_3_U win2_0_4_U win2_1_4_U win2_2_4_U win2_3_4_U win2_4_4_U win2_5_4_U win2_6_4_U win2_7_4_U win2_8_4_U win2_9_4_U win2_10_4_U win2_11_4_U win2_12_4_U win2_13_4_U win2_14_4_U win2_15_4_U win2_16_4_U win2_17_4_U win2_18_4_U win2_19_4_U win2_20_4_U win2_21_4_U win2_22_4_U win2_23_4_U win2_24_4_U win2_25_4_U win2_26_4_U win2_27_4_U win2_28_4_U win2_29_4_U win2_30_4_U win2_31_4_U add_ln962_fu_26275_p2 C2H_fu_26323_p2 C2W_fu_26337_p2 mul_9ns_9ns_18_1_1_U1297 add75_neg_i_fu_26357_p2 add81_neg_i_fu_26367_p2 t_2_fu_26411_p2 lo_assign_fu_27348_p2 hi_assign_fu_27357_p2 hi_assign_cast_i_fu_27363_p2 lo_assign_1_fu_27369_p2 hi_assign_1_fu_27377_p2 add_ln85_fu_27427_p2 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U968 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U968 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U968 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U968 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U968 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U968 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U964 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U971 fadd_32ns_32ns_32_4_full_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U970 fadd_32ns_32ns_32_4_full_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U969 fadd_32ns_32ns_32_4_full_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U960 x_7_fu_27804_p2 y_5_fu_27814_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc16_U0</InstName>
                            <ModuleName>entry_proc16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>992</ID>
                        </Instance>
                        <Instance>
                            <InstName>store_stream6_U0</InstName>
                            <ModuleName>store_stream6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>999</ID>
                            <BindInstances>add_ln962_fu_160_p2 add_ln732_fu_229_p2 empty_fu_235_p2 empty_65_fu_264_p2 tmp_fu_274_p2 empty_66_fu_283_p2 add_ln734_fu_313_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>output_ftmap_c_U h0_c6_U h0_c5_U h0_c_U w0_c4_U w0_c_U tw_eff_loc_i_c2_U tw_eff_loc_i_c1_U tw_eff_loc_i_c_U s_out_U s_f2_i_U s_pix_U tw_eff_loc_i_c3_channel_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln897_1_fu_1554_p2 add_ln897_fu_1566_p2 add_ln899_fu_1580_p2 add_ln912_fu_2027_p2 add_ln914_fu_2037_p2 h0_4_fu_2351_p2 add_ln965_fu_2368_p2 p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_8_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_0_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_1_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_2_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_3_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_4_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_5_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_6_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_7_U p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_8_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>srcnn_Pipeline_CopyW1_ky_CopyW1_kx</Name>
            <Loops>
                <CopyW1_ky_CopyW1_kx/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92</Best-caseLatency>
                    <Average-caseLatency>92</Average-caseLatency>
                    <Worst-caseLatency>92</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW1_ky_CopyW1_kx>
                        <Name>CopyW1_ky_CopyW1_kx</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>90</Latency>
                        <AbsoluteTimeLatency>0.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW1_ky_CopyW1_kx>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>825</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>442</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln904_fu_1313_p2" SOURCE="src/srcnn.cpp:904" URAM="0" VARIABLE="add_ln904"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln901_1_fu_1325_p2" SOURCE="src/srcnn.cpp:901" URAM="0" VARIABLE="add_ln901_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln901_fu_1334_p2" SOURCE="src/srcnn.cpp:901" URAM="0" VARIABLE="add_ln901"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln904_2_fu_1366_p2" SOURCE="src/srcnn.cpp:904" URAM="0" VARIABLE="add_ln904_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln906_2_fu_1402_p2" SOURCE="src/srcnn.cpp:906" URAM="0" VARIABLE="add_ln906_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_ky_CopyW1_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln904_1_fu_1428_p2" SOURCE="src/srcnn.cpp:904" URAM="0" VARIABLE="add_ln904_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_CopyW2_inft</Name>
            <Loops>
                <CopyW2_inft/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>75</Average-caseLatency>
                    <Worst-caseLatency>75</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW2_inft>
                        <Name>CopyW2_inft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>73</Latency>
                        <AbsoluteTimeLatency>0.730 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW2_inft>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>195</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln916_fu_266_p2" SOURCE="src/srcnn.cpp:916" URAM="0" VARIABLE="add_ln916"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln922_2_fu_314_p2" SOURCE="src/srcnn.cpp:922" URAM="0" VARIABLE="add_ln922_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln922_1_fu_276_p2" SOURCE="src/srcnn.cpp:922" URAM="0" VARIABLE="add_ln922_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_inft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln922_fu_286_p2" SOURCE="src/srcnn.cpp:922" URAM="0" VARIABLE="add_ln922"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx</Name>
            <Loops>
                <CopyW3_inft_CopyW3_ky_CopyW3_kx/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW3_inft_CopyW3_ky_CopyW3_kx>
                        <Name>CopyW3_inft_CopyW3_ky_CopyW3_kx</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CopyW3_inft_CopyW3_ky_CopyW3_kx>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>261</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln932_1_fu_317_p2" SOURCE="src/srcnn.cpp:932" URAM="0" VARIABLE="add_ln932_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln932_fu_371_p2" SOURCE="src/srcnn.cpp:932" URAM="0" VARIABLE="add_ln932"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln935_fu_434_p2" SOURCE="src/srcnn.cpp:935" URAM="0" VARIABLE="add_ln935"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln940_fu_465_p2" SOURCE="src/srcnn.cpp:940" URAM="0" VARIABLE="add_ln940"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln938_fu_522_p2" SOURCE="src/srcnn.cpp:938" URAM="0" VARIABLE="add_ln938"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW3_inft_CopyW3_ky_CopyW3_kx" OPTYPE="add" PRAGMA="" RTLNAME="add_ln935_1_fu_343_p2" SOURCE="src/srcnn.cpp:935" URAM="0" VARIABLE="add_ln935_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.885</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.158</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln965_fu_24_p2" SOURCE="src/srcnn.cpp:965" URAM="0" VARIABLE="add_ln965"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_tile_to_stream3</Name>
            <Loops>
                <InputTileHread>
                    <InputTileWread/>
                </InputTileHread>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InputTileHread>
                        <Name>InputTileHread</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>2939</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 2939</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <InputTileWread>
                            <Name>InputTileWread</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>267</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 2937</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 29.370 us</AbsoluteTimeLatency>
                            <IterationLatency>11</IterationLatency>
                            <PipelineDepth>11</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </InputTileWread>
                    </InputTileHread>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>224</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>573</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln962_fu_200_p2" SOURCE="src/srcnn.cpp:962" URAM="0" VARIABLE="add_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_244_p2" SOURCE="src/srcnn.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_250_p2" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_260_p2" SOURCE="src/srcnn.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_274_p2" SOURCE="src/srcnn.cpp:103" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="py_2_fu_301_p2" SOURCE="src/srcnn.cpp:103" URAM="0" VARIABLE="py_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="iy_fu_311_p2" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="iy"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_2_fu_316_p2" SOURCE="src/srcnn.cpp:104" URAM="0" VARIABLE="add_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileHread" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln113_fu_379_p2" SOURCE="src/srcnn.cpp:113" URAM="0" VARIABLE="sub_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="px_1_fu_398_p2" SOURCE="src/srcnn.cpp:109" URAM="0" VARIABLE="px_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="ix_fu_408_p2" SOURCE="src/srcnn.cpp:110" URAM="0" VARIABLE="ix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_413_p2" SOURCE="src/srcnn.cpp:110" URAM="0" VARIABLE="add_ln110_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_464_p2" SOURCE="src/srcnn.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InputTileWread" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_473_p2" SOURCE="src/srcnn.cpp:113" URAM="0" VARIABLE="add_ln113_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>make_win97_Pipeline_win9x9_read_pix</Name>
            <Loops>
                <win9x9_read_pix/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.307</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>147</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>71292</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.713 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>147 ~ 71292</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <win9x9_read_pix>
                        <Name>win9x9_read_pix</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>144</min>
                                <max>71289</max>
                            </range>
                        </TripCount>
                        <Latency>145 ~ 71290</Latency>
                        <AbsoluteTimeLatency>1.450 us ~ 0.713 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </win9x9_read_pix>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3227</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1431</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_732_p2" SOURCE="src/srcnn.cpp:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="x_4_fu_916_p2" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win9x9_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_927_p2" SOURCE="src/srcnn.cpp:202" URAM="0" VARIABLE="add_ln202"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>make_win97</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>149</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>71294</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.713 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>149 ~ 71294</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3267</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1612</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_1_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_2_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_3_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_4_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_5_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_6_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb1_7_U" SOURCE="src/srcnn.cpp:131" URAM="0" VARIABLE="lb1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln962_fu_145_p2" SOURCE="src/srcnn.cpp:962" URAM="0" VARIABLE="add_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="PH_fu_181_p2" SOURCE="src/srcnn.cpp:124" URAM="0" VARIABLE="PH"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="PW_fu_190_p2" SOURCE="src/srcnn.cpp:125" URAM="0" VARIABLE="PW"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_17_1_1_U139" SOURCE="src/srcnn.cpp:145" URAM="0" VARIABLE="mul_ln145"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases</Name>
            <Loops>
                <Init_Conv2Out_biases/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.554</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Init_Conv2Out_biases>
                        <Name>Init_Conv2Out_biases</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Init_Conv2Out_biases>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1040</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Init_Conv2Out_biases" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_918_p2" SOURCE="src/srcnn.cpp:340" URAM="0" VARIABLE="add_ln340"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Conv1_outftmaps</Name>
            <Loops>
                <Conv1_outftmaps/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>600</Best-caseLatency>
                    <Average-caseLatency>600</Average-caseLatency>
                    <Worst-caseLatency>600</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>600</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv1_outftmaps>
                        <Name>Conv1_outftmaps</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>598</Latency>
                        <AbsoluteTimeLatency>5.980 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>347</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Conv1_outftmaps>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>145</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>28741</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>17417</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv1_outftmaps" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_3916_p2" SOURCE="src/srcnn.cpp:347" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U197" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U227" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_i_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U198" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U228" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U199" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U229" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U200" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U201" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U202" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U203" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U204" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U234" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U205" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U235" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U206" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U236" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U207" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U237" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U208" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U238" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U209" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U239" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U210" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U240" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U211" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U241" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U212" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U242" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U213" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U243" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U214" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U244" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U215" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U245" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U216" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U246" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U217" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U247" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U218" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U248" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U219" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U249" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U220" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U250" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U221" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U251" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U222" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U252" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U253" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U224" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U254" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U225" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U197" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U227" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U198" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U228" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U199" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U229" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U200" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U201" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U202" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U203" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U204" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U234" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U205" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U235" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U206" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U236" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U207" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U237" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U208" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U238" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U209" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U239" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U210" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U240" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U211" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U241" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U212" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U242" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U213" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U243" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U214" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U244" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U215" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U245" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U216" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U246" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U217" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U247" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U218" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U248" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U219" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U249" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U220" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U250" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_5_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U221" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U251" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U222" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U252" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U253" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U224" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U254" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U225" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U197" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U227" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U198" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U228" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U199" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U229" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U200" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_6_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U201" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U202" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U203" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U204" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U234" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U205" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U235" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U206" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U236" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U207" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U237" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U208" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U238" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U209" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U239" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_7_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U210" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U240" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U211" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U241" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U212" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U242" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U213" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U243" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U214" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U244" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U215" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U245" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U216" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U246" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U217" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U247" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U218" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U248" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="mul_8_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U219" SOURCE="src/srcnn.cpp:360" URAM="0" VARIABLE="sum1_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U220" SOURCE="src/srcnn.cpp:364" URAM="0" VARIABLE="acc1_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U226" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U197" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U227" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U198" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U228" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U199" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U229" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U200" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U201" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U202" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U203" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U204" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U234" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U205" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U235" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U206" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U236" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U207" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U237" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U208" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U238" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U209" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U239" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U210" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U240" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U211" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U241" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U212" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U242" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U213" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U243" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U214" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U244" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U215" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U245" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_18_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U216" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_18_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U246" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_19_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U217" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_19_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U247" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U218" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U248" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_21_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U219" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_21_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U249" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_22_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U220" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_22_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U250" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U221" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U251" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_24_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U222" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_24_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U252" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U253" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_26_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U224" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_26_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U254" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_27_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U225" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_27_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U249" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_28_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U221" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_28_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U250" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U222" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="Conv1_outftmaps" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U251" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="mul57_30_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="Conv1_outftmaps" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U223" SOURCE="src/srcnn.cpp:377" URAM="0" VARIABLE="add60_30_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8_Pipeline_Push_conv2pix_out</Name>
            <Loops>
                <Push_conv2pix_out/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Push_conv2pix_out>
                        <Name>Push_conv2pix_out</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Push_conv2pix_out>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>281</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>934</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_conv2pix_out" OPTYPE="add" PRAGMA="" RTLNAME="add_ln384_fu_307_p2" SOURCE="src/srcnn.cpp:384" URAM="0" VARIABLE="add_ln384"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_from_windows8</Name>
            <Loops>
                <Conv12_oy_Conv12_ox/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10436</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>43736816</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.104 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.437 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10436 ~ 43736816</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv12_oy_Conv12_ox>
                        <Name>Conv12_oy_Conv12_ox</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>67081</max>
                            </range>
                        </TripCount>
                        <Latency>10432 ~ 43736812</Latency>
                        <AbsoluteTimeLatency>0.104 ms ~ 0.437 sec</AbsoluteTimeLatency>
                        <IterationLatency>652</IterationLatency>
                        <PipelineDepth>652</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1556</Instance>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1600</Instance>
                            <Instance>grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2007</Instance>
                        </InstanceList>
                    </Conv12_oy_Conv12_ox>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>146</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>34188</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>20852</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_U" SOURCE="src/srcnn.cpp:335" URAM="0" VARIABLE="acc2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_1_U" SOURCE="src/srcnn.cpp:335" URAM="0" VARIABLE="acc2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_2_U" SOURCE="src/srcnn.cpp:335" URAM="0" VARIABLE="acc2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_3_U" SOURCE="src/srcnn.cpp:335" URAM="0" VARIABLE="acc2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_4_U" SOURCE="src/srcnn.cpp:335" URAM="0" VARIABLE="acc2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_5_U" SOURCE="src/srcnn.cpp:335" URAM="0" VARIABLE="acc2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_6_U" SOURCE="src/srcnn.cpp:335" URAM="0" VARIABLE="acc2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc2_7_U" SOURCE="src/srcnn.cpp:335" URAM="0" VARIABLE="acc2_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="outpix_U" SOURCE="src/srcnn.cpp:382" URAM="0" VARIABLE="outpix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln962_fu_2020_p2" SOURCE="src/srcnn.cpp:962" URAM="0" VARIABLE="add_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U569" SOURCE="src/srcnn.cpp:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_1_fu_2060_p2" SOURCE="src/srcnn.cpp:328" URAM="0" VARIABLE="add_ln328_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U569" SOURCE="src/srcnn.cpp:328" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv12_oy_Conv12_ox" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_2_fu_2471_p2" SOURCE="src/srcnn.cpp:328" URAM="0" VARIABLE="add_ln328_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1conv2_stream4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10438</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>43736818</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.104 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.437 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10437</min>
                            <max>43736817</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10437 ~ 43736817</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>155</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>53</UTIL_BRAM>
                    <DSP>146</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>38029</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>22906</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE="" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c_U" SOURCE="" URAM="0" VARIABLE="h0_c"/>
                <BindNode BINDTYPE="storage" BRAM="145" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_win_i_U" SOURCE="" URAM="0" VARIABLE="s_win_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_tmp_channel_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_tmp_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_stream5</Name>
            <Loops>
                <win5x5_read_pix/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.794</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>785</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>32534286</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.325 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785 ~ 32534286</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <win5x5_read_pix>
                        <Name>win5x5_read_pix</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>67081</max>
                            </range>
                        </TripCount>
                        <Latency>784 ~ 32534285</Latency>
                        <AbsoluteTimeLatency>7.840 us ~ 0.325 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>49</min>
                                <max>485</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>49 ~ 485</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </win5x5_read_pix>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>42</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>33656</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>43755</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>37</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb2_U" SOURCE="src/srcnn.cpp:620" URAM="0" VARIABLE="lb2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb2_1_U" SOURCE="src/srcnn.cpp:620" URAM="0" VARIABLE="lb2_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb2_2_U" SOURCE="src/srcnn.cpp:620" URAM="0" VARIABLE="lb2_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="lb2_3_U" SOURCE="src/srcnn.cpp:620" URAM="0" VARIABLE="lb2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_0_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_5_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_6_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_7_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_8_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_9_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_10_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_11_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_12_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_13_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_14_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_15_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_16_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_17_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_18_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_19_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_20_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_21_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_22_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_23_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_24_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_25_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_26_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_27_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_28_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_29_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_30_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_31_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_0_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_1_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_2_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_3_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_4_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_5_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_6_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_7_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_8_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_9_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_10_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_11_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_12_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_13_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_13_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_14_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_14_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_15_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_15_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_16_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_16_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_17_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_17_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_18_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_18_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_19_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_19_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_20_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_20_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_21_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_21_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_22_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_22_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_23_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_23_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_24_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_24_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_25_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_25_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_26_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_26_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_27_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_27_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_28_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_28_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_29_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_29_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_30_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_30_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_31_1_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_31_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_0_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_1_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_2_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_3_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_4_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_5_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_6_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_7_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_8_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_9_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_10_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_11_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_12_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_13_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_13_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_14_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_14_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_15_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_15_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_16_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_16_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_17_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_17_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_18_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_18_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_19_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_19_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_20_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_20_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_21_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_21_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_22_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_22_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_23_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_23_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_24_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_24_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_25_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_25_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_26_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_26_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_27_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_27_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_28_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_28_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_29_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_29_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_30_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_30_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_31_2_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_31_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_0_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_1_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_2_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_3_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_4_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_5_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_6_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_7_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_8_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_9_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_10_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_11_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_12_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_13_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_13_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_14_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_14_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_15_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_15_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_16_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_16_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_17_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_17_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_18_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_18_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_19_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_19_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_20_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_20_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_21_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_21_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_22_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_22_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_23_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_23_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_24_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_24_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_25_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_25_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_26_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_26_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_27_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_27_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_28_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_28_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_29_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_29_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_30_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_30_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_31_3_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_31_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_0_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_1_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_2_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_3_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_4_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_5_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_6_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_7_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_8_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_9_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_9_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_10_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_10_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_11_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_11_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_12_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_12_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_13_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_13_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_14_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_14_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_15_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_15_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_16_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_16_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_17_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_17_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_18_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_18_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_19_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_19_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_20_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_20_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_21_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_21_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_22_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_22_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_23_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_23_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_24_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_24_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_25_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_25_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_26_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_26_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_27_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_27_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_28_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_28_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_29_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_29_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_30_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_30_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="win2_31_4_U" SOURCE="src/srcnn.cpp:625" URAM="0" VARIABLE="win2_31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln962_fu_26275_p2" SOURCE="src/srcnn.cpp:962" URAM="0" VARIABLE="add_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="C2H_fu_26323_p2" SOURCE="src/srcnn.cpp:609" URAM="0" VARIABLE="C2H"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="C2W_fu_26337_p2" SOURCE="src/srcnn.cpp:610" URAM="0" VARIABLE="C2W"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_1_1_U1297" SOURCE="src/srcnn.cpp:610" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add75_neg_i_fu_26357_p2" SOURCE="" URAM="0" VARIABLE="add75_neg_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add81_neg_i_fu_26367_p2" SOURCE="" URAM="0" VARIABLE="add81_neg_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="t_2_fu_26411_p2" SOURCE="src/srcnn.cpp:635" URAM="0" VARIABLE="t_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="sub" PRAGMA="" RTLNAME="lo_assign_fu_27348_p2" SOURCE="src/srcnn.cpp:671" URAM="0" VARIABLE="lo_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="hi_assign_fu_27357_p2" SOURCE="src/srcnn.cpp:671" URAM="0" VARIABLE="hi_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="hi_assign_cast_i_fu_27363_p2" SOURCE="src/srcnn.cpp:671" URAM="0" VARIABLE="hi_assign_cast_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="sub" PRAGMA="" RTLNAME="lo_assign_1_fu_27369_p2" SOURCE="src/srcnn.cpp:635" URAM="0" VARIABLE="lo_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="hi_assign_1_fu_27377_p2" SOURCE="src/srcnn.cpp:635" URAM="0" VARIABLE="hi_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_27427_p2" SOURCE="src/srcnn.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11350_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11350_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11350_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11350_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11350_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11350_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11350_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21360_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21360_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21360_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21360_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21360_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21360_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21360_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31370_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31370_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31370_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31370_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31370_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31370_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31370_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_11211_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_21222_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_31233_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_41244_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_i_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_11148_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_11148_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_11148_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_11148_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_11148_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_11148_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_11148_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_21158_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_21158_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_21158_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_21158_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_21158_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_21158_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_21158_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_31168_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_31168_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_31168_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_31168_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_31168_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_31168_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_31168_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_i_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_1_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_i_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_2_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_i_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_3_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_i_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U968" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U968" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U968" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U968" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U968" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U968" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_1_4_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_i_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1990_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1990_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1990_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1990_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1990_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1990_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1990_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_21000_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_21000_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_21000_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_21000_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_21000_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_21000_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_21000_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_31010_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_31010_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_31010_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_31010_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_31010_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_31010_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_31010_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_i_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_1_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_i_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_2_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_i_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_3_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_i_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_2_4_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_i_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1832_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1832_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1832_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1832_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1832_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1832_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1832_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2842_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2842_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2842_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2842_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2842_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2842_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2842_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3852_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3852_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3852_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3852_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3852_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3852_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3852_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_i_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_1_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_i_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_2_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_i_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_3_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_i_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_3_4_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_i_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1674_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1674_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1674_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1674_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1674_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1674_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1674_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2684_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2684_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2684_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2684_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2684_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2684_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2684_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3694_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3694_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3694_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3694_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3694_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3694_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3694_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_i_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_1_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_i_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_2_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_i_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U966" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U963" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_3_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_i_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U962" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_1_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_1_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_1_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_1_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_1_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U967" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_1_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U965" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_1_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_784"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_2_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_2_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_786"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_2_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_2_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_788"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_2_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_2_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_2_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U961" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_791"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_792"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_3_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_3_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_794"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_3_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_795"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_3_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_3_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_3_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U964" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_798"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="win5x5_read_pix" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="mul104_4_4_3_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:694" URAM="0" VARIABLE="ps_799"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="win5x5_read_pix" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U960" SOURCE="src/srcnn.cpp:696" URAM="0" VARIABLE="acc_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="x_7_fu_27804_p2" SOURCE="src/srcnn.cpp:703" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="win5x5_read_pix" OPTYPE="add" PRAGMA="" RTLNAME="y_5_fu_27814_p2" SOURCE="src/srcnn.cpp:707" URAM="0" VARIABLE="y_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_stream6</Name>
            <Loops>
                <Out_writey>
                    <Out_writex/>
                </Out_writey>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_writey>
                        <Name>Out_writey</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>8</min>
                                <max>518</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>8 ~ 518</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Out_writex>
                            <Name>Out_writex</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>255</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 510</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 5.100 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </Out_writex>
                    </Out_writey>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>244</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln962_fu_160_p2" SOURCE="src/srcnn.cpp:962" URAM="0" VARIABLE="add_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="add_ln732_fu_229_p2" SOURCE="src/srcnn.cpp:732" URAM="0" VARIABLE="add_ln732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_235_p2" SOURCE="src/srcnn.cpp:732" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="sub" PRAGMA="" RTLNAME="empty_65_fu_264_p2" SOURCE="src/srcnn.cpp:732" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_274_p2" SOURCE="src/srcnn.cpp:732" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writey" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_283_p2" SOURCE="src/srcnn.cpp:732" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_writex" OPTYPE="add" PRAGMA="" RTLNAME="add_ln734_fu_313_p2" SOURCE="src/srcnn.cpp:734" URAM="0" VARIABLE="add_ln734"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_IT_w0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.794</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>224</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>77</UTIL_BRAM>
                    <DSP>188</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>73644</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>31</UTIL_FF>
                    <LUT>68628</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>58</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_ftmap_c_U" SOURCE="" URAM="0" VARIABLE="output_ftmap_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c6_U" SOURCE="" URAM="0" VARIABLE="h0_c6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c5_U" SOURCE="" URAM="0" VARIABLE="h0_c5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c_U" SOURCE="" URAM="0" VARIABLE="h0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w0_c4_U" SOURCE="" URAM="0" VARIABLE="w0_c4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="w0_c_U" SOURCE="" URAM="0" VARIABLE="w0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c2_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c1_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_out_U" SOURCE="src/srcnn.cpp:969" URAM="0" VARIABLE="s_out"/>
                <BindNode BINDTYPE="storage" BRAM="57" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_f2_i_U" SOURCE="" URAM="0" VARIABLE="s_f2_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_pix_U" SOURCE="src/srcnn.cpp:967" URAM="0" VARIABLE="s_pix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tw_eff_loc_i_c3_channel_U" SOURCE="" URAM="0" VARIABLE="tw_eff_loc_i_c3_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <CopyW1_outft/>
                <CopyW2_outft/>
                <IT_h0>
                    <IT_w0/>
                </IT_h0>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.794</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CopyW1_outft>
                        <Name>CopyW1_outft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>6720</Latency>
                        <AbsoluteTimeLatency>67.200 us</AbsoluteTimeLatency>
                        <IterationLatency>105</IterationLatency>
                        <PipelineDepth>105</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_884</Instance>
                        </InstanceList>
                    </CopyW1_outft>
                    <CopyW2_outft>
                        <Name>CopyW2_outft</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2816</Latency>
                        <AbsoluteTimeLatency>28.160 us</AbsoluteTimeLatency>
                        <IterationLatency>88</IterationLatency>
                        <PipelineDepth>88</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_srcnn_Pipeline_CopyW2_inft_fu_1055</Instance>
                        </InstanceList>
                    </CopyW2_outft>
                    <IT_h0>
                        <Name>IT_h0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <IT_w0>
                            <Name>IT_w0</Name>
                            <Slack>7.30</Slack>
                            <TripCount>16</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_dataflow_in_loop_IT_w0_1_fu_1104</Instance>
                            </InstanceList>
                        </IT_w0>
                    </IT_h0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>260</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>90</UTIL_BRAM>
                    <DSP>188</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>86539</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>36</UTIL_FF>
                    <LUT>82269</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>70</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln897_1_fu_1554_p2" SOURCE="src/srcnn.cpp:897" URAM="0" VARIABLE="add_ln897_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln897_fu_1566_p2" SOURCE="src/srcnn.cpp:897" URAM="0" VARIABLE="add_ln897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW1_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln899_fu_1580_p2" SOURCE="src/srcnn.cpp:899" URAM="0" VARIABLE="add_ln899"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln912_fu_2027_p2" SOURCE="src/srcnn.cpp:912" URAM="0" VARIABLE="add_ln912"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CopyW2_outft" OPTYPE="add" PRAGMA="" RTLNAME="add_ln914_fu_2037_p2" SOURCE="src/srcnn.cpp:914" URAM="0" VARIABLE="add_ln914"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IT_h0" OPTYPE="add" PRAGMA="" RTLNAME="h0_4_fu_2351_p2" SOURCE="src/srcnn.cpp:962" URAM="0" VARIABLE="h0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IT_w0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln965_fu_2368_p2" SOURCE="src/srcnn.cpp:965" URAM="0" VARIABLE="add_ln965"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_0_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_1_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_2_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_3_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_4_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_5_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_6_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_7_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_8_U" SOURCE="src/srcnn.cpp:823" URAM="0" VARIABLE="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc_8_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U" SOURCE="src/srcnn.cpp:834" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U" SOURCE="src/srcnn.cpp:834" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U" SOURCE="src/srcnn.cpp:834" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U" SOURCE="src/srcnn.cpp:834" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U" SOURCE="src/srcnn.cpp:834" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U" SOURCE="src/srcnn.cpp:834" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U" SOURCE="src/srcnn.cpp:834" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U" SOURCE="src/srcnn.cpp:834" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U" SOURCE="src/srcnn.cpp:857" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U" SOURCE="src/srcnn.cpp:857" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U" SOURCE="src/srcnn.cpp:857" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U" SOURCE="src/srcnn.cpp:857" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U" SOURCE="src/srcnn.cpp:857" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U" SOURCE="src/srcnn.cpp:857" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U" SOURCE="src/srcnn.cpp:857" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U" SOURCE="src/srcnn.cpp:857" URAM="0" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>s_win_i_U</Name>
            <ParentInst>conv1conv2_stream4_U0</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_pix_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1104</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_f2_i_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1104</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_out_U</Name>
            <ParentInst>grp_dataflow_in_loop_IT_w0_1_fu_1104</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_in" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv1_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv2_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="conv3_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_out" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reload_weights" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="reload_weights" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_biases_1" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 31 to 0 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_biases_2" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 63 to 32 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_biases_1" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 31 to 0 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_biases_2" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 63 to 32 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="conv3_biases_1" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 31 to 0 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x5c" name="conv3_biases_2" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 63 to 32 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x64" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x68" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x70" name="reload_weights" access="W" description="Data signal of reload_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="reload_weights" access="W" description="Bit 31 to 0 of reload_weights"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="reload_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl:m_axi_gmem_in:m_axi_gmem_w1:m_axi_gmem_w2:m_axi_gmem_w3:m_axi_gmem_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_in" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_in_" paramPrefix="C_M_AXI_GMEM_IN_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_in_ARADDR</port>
                <port>m_axi_gmem_in_ARBURST</port>
                <port>m_axi_gmem_in_ARCACHE</port>
                <port>m_axi_gmem_in_ARID</port>
                <port>m_axi_gmem_in_ARLEN</port>
                <port>m_axi_gmem_in_ARLOCK</port>
                <port>m_axi_gmem_in_ARPROT</port>
                <port>m_axi_gmem_in_ARQOS</port>
                <port>m_axi_gmem_in_ARREADY</port>
                <port>m_axi_gmem_in_ARREGION</port>
                <port>m_axi_gmem_in_ARSIZE</port>
                <port>m_axi_gmem_in_ARUSER</port>
                <port>m_axi_gmem_in_ARVALID</port>
                <port>m_axi_gmem_in_AWADDR</port>
                <port>m_axi_gmem_in_AWBURST</port>
                <port>m_axi_gmem_in_AWCACHE</port>
                <port>m_axi_gmem_in_AWID</port>
                <port>m_axi_gmem_in_AWLEN</port>
                <port>m_axi_gmem_in_AWLOCK</port>
                <port>m_axi_gmem_in_AWPROT</port>
                <port>m_axi_gmem_in_AWQOS</port>
                <port>m_axi_gmem_in_AWREADY</port>
                <port>m_axi_gmem_in_AWREGION</port>
                <port>m_axi_gmem_in_AWSIZE</port>
                <port>m_axi_gmem_in_AWUSER</port>
                <port>m_axi_gmem_in_AWVALID</port>
                <port>m_axi_gmem_in_BID</port>
                <port>m_axi_gmem_in_BREADY</port>
                <port>m_axi_gmem_in_BRESP</port>
                <port>m_axi_gmem_in_BUSER</port>
                <port>m_axi_gmem_in_BVALID</port>
                <port>m_axi_gmem_in_RDATA</port>
                <port>m_axi_gmem_in_RID</port>
                <port>m_axi_gmem_in_RLAST</port>
                <port>m_axi_gmem_in_RREADY</port>
                <port>m_axi_gmem_in_RRESP</port>
                <port>m_axi_gmem_in_RUSER</port>
                <port>m_axi_gmem_in_RVALID</port>
                <port>m_axi_gmem_in_WDATA</port>
                <port>m_axi_gmem_in_WID</port>
                <port>m_axi_gmem_in_WLAST</port>
                <port>m_axi_gmem_in_WREADY</port>
                <port>m_axi_gmem_in_WSTRB</port>
                <port>m_axi_gmem_in_WUSER</port>
                <port>m_axi_gmem_in_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w1_" paramPrefix="C_M_AXI_GMEM_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w1_ARADDR</port>
                <port>m_axi_gmem_w1_ARBURST</port>
                <port>m_axi_gmem_w1_ARCACHE</port>
                <port>m_axi_gmem_w1_ARID</port>
                <port>m_axi_gmem_w1_ARLEN</port>
                <port>m_axi_gmem_w1_ARLOCK</port>
                <port>m_axi_gmem_w1_ARPROT</port>
                <port>m_axi_gmem_w1_ARQOS</port>
                <port>m_axi_gmem_w1_ARREADY</port>
                <port>m_axi_gmem_w1_ARREGION</port>
                <port>m_axi_gmem_w1_ARSIZE</port>
                <port>m_axi_gmem_w1_ARUSER</port>
                <port>m_axi_gmem_w1_ARVALID</port>
                <port>m_axi_gmem_w1_AWADDR</port>
                <port>m_axi_gmem_w1_AWBURST</port>
                <port>m_axi_gmem_w1_AWCACHE</port>
                <port>m_axi_gmem_w1_AWID</port>
                <port>m_axi_gmem_w1_AWLEN</port>
                <port>m_axi_gmem_w1_AWLOCK</port>
                <port>m_axi_gmem_w1_AWPROT</port>
                <port>m_axi_gmem_w1_AWQOS</port>
                <port>m_axi_gmem_w1_AWREADY</port>
                <port>m_axi_gmem_w1_AWREGION</port>
                <port>m_axi_gmem_w1_AWSIZE</port>
                <port>m_axi_gmem_w1_AWUSER</port>
                <port>m_axi_gmem_w1_AWVALID</port>
                <port>m_axi_gmem_w1_BID</port>
                <port>m_axi_gmem_w1_BREADY</port>
                <port>m_axi_gmem_w1_BRESP</port>
                <port>m_axi_gmem_w1_BUSER</port>
                <port>m_axi_gmem_w1_BVALID</port>
                <port>m_axi_gmem_w1_RDATA</port>
                <port>m_axi_gmem_w1_RID</port>
                <port>m_axi_gmem_w1_RLAST</port>
                <port>m_axi_gmem_w1_RREADY</port>
                <port>m_axi_gmem_w1_RRESP</port>
                <port>m_axi_gmem_w1_RUSER</port>
                <port>m_axi_gmem_w1_RVALID</port>
                <port>m_axi_gmem_w1_WDATA</port>
                <port>m_axi_gmem_w1_WID</port>
                <port>m_axi_gmem_w1_WLAST</port>
                <port>m_axi_gmem_w1_WREADY</port>
                <port>m_axi_gmem_w1_WSTRB</port>
                <port>m_axi_gmem_w1_WUSER</port>
                <port>m_axi_gmem_w1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w2_" paramPrefix="C_M_AXI_GMEM_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w2_ARADDR</port>
                <port>m_axi_gmem_w2_ARBURST</port>
                <port>m_axi_gmem_w2_ARCACHE</port>
                <port>m_axi_gmem_w2_ARID</port>
                <port>m_axi_gmem_w2_ARLEN</port>
                <port>m_axi_gmem_w2_ARLOCK</port>
                <port>m_axi_gmem_w2_ARPROT</port>
                <port>m_axi_gmem_w2_ARQOS</port>
                <port>m_axi_gmem_w2_ARREADY</port>
                <port>m_axi_gmem_w2_ARREGION</port>
                <port>m_axi_gmem_w2_ARSIZE</port>
                <port>m_axi_gmem_w2_ARUSER</port>
                <port>m_axi_gmem_w2_ARVALID</port>
                <port>m_axi_gmem_w2_AWADDR</port>
                <port>m_axi_gmem_w2_AWBURST</port>
                <port>m_axi_gmem_w2_AWCACHE</port>
                <port>m_axi_gmem_w2_AWID</port>
                <port>m_axi_gmem_w2_AWLEN</port>
                <port>m_axi_gmem_w2_AWLOCK</port>
                <port>m_axi_gmem_w2_AWPROT</port>
                <port>m_axi_gmem_w2_AWQOS</port>
                <port>m_axi_gmem_w2_AWREADY</port>
                <port>m_axi_gmem_w2_AWREGION</port>
                <port>m_axi_gmem_w2_AWSIZE</port>
                <port>m_axi_gmem_w2_AWUSER</port>
                <port>m_axi_gmem_w2_AWVALID</port>
                <port>m_axi_gmem_w2_BID</port>
                <port>m_axi_gmem_w2_BREADY</port>
                <port>m_axi_gmem_w2_BRESP</port>
                <port>m_axi_gmem_w2_BUSER</port>
                <port>m_axi_gmem_w2_BVALID</port>
                <port>m_axi_gmem_w2_RDATA</port>
                <port>m_axi_gmem_w2_RID</port>
                <port>m_axi_gmem_w2_RLAST</port>
                <port>m_axi_gmem_w2_RREADY</port>
                <port>m_axi_gmem_w2_RRESP</port>
                <port>m_axi_gmem_w2_RUSER</port>
                <port>m_axi_gmem_w2_RVALID</port>
                <port>m_axi_gmem_w2_WDATA</port>
                <port>m_axi_gmem_w2_WID</port>
                <port>m_axi_gmem_w2_WLAST</port>
                <port>m_axi_gmem_w2_WREADY</port>
                <port>m_axi_gmem_w2_WSTRB</port>
                <port>m_axi_gmem_w2_WUSER</port>
                <port>m_axi_gmem_w2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_w3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_w3_" paramPrefix="C_M_AXI_GMEM_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_w3_ARADDR</port>
                <port>m_axi_gmem_w3_ARBURST</port>
                <port>m_axi_gmem_w3_ARCACHE</port>
                <port>m_axi_gmem_w3_ARID</port>
                <port>m_axi_gmem_w3_ARLEN</port>
                <port>m_axi_gmem_w3_ARLOCK</port>
                <port>m_axi_gmem_w3_ARPROT</port>
                <port>m_axi_gmem_w3_ARQOS</port>
                <port>m_axi_gmem_w3_ARREADY</port>
                <port>m_axi_gmem_w3_ARREGION</port>
                <port>m_axi_gmem_w3_ARSIZE</port>
                <port>m_axi_gmem_w3_ARUSER</port>
                <port>m_axi_gmem_w3_ARVALID</port>
                <port>m_axi_gmem_w3_AWADDR</port>
                <port>m_axi_gmem_w3_AWBURST</port>
                <port>m_axi_gmem_w3_AWCACHE</port>
                <port>m_axi_gmem_w3_AWID</port>
                <port>m_axi_gmem_w3_AWLEN</port>
                <port>m_axi_gmem_w3_AWLOCK</port>
                <port>m_axi_gmem_w3_AWPROT</port>
                <port>m_axi_gmem_w3_AWQOS</port>
                <port>m_axi_gmem_w3_AWREADY</port>
                <port>m_axi_gmem_w3_AWREGION</port>
                <port>m_axi_gmem_w3_AWSIZE</port>
                <port>m_axi_gmem_w3_AWUSER</port>
                <port>m_axi_gmem_w3_AWVALID</port>
                <port>m_axi_gmem_w3_BID</port>
                <port>m_axi_gmem_w3_BREADY</port>
                <port>m_axi_gmem_w3_BRESP</port>
                <port>m_axi_gmem_w3_BUSER</port>
                <port>m_axi_gmem_w3_BVALID</port>
                <port>m_axi_gmem_w3_RDATA</port>
                <port>m_axi_gmem_w3_RID</port>
                <port>m_axi_gmem_w3_RLAST</port>
                <port>m_axi_gmem_w3_RREADY</port>
                <port>m_axi_gmem_w3_RRESP</port>
                <port>m_axi_gmem_w3_RUSER</port>
                <port>m_axi_gmem_w3_RVALID</port>
                <port>m_axi_gmem_w3_WDATA</port>
                <port>m_axi_gmem_w3_WID</port>
                <port>m_axi_gmem_w3_WLAST</port>
                <port>m_axi_gmem_w3_WREADY</port>
                <port>m_axi_gmem_w3_WSTRB</port>
                <port>m_axi_gmem_w3_WUSER</port>
                <port>m_axi_gmem_w3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_out" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_out_" paramPrefix="C_M_AXI_GMEM_OUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_out_ARADDR</port>
                <port>m_axi_gmem_out_ARBURST</port>
                <port>m_axi_gmem_out_ARCACHE</port>
                <port>m_axi_gmem_out_ARID</port>
                <port>m_axi_gmem_out_ARLEN</port>
                <port>m_axi_gmem_out_ARLOCK</port>
                <port>m_axi_gmem_out_ARPROT</port>
                <port>m_axi_gmem_out_ARQOS</port>
                <port>m_axi_gmem_out_ARREADY</port>
                <port>m_axi_gmem_out_ARREGION</port>
                <port>m_axi_gmem_out_ARSIZE</port>
                <port>m_axi_gmem_out_ARUSER</port>
                <port>m_axi_gmem_out_ARVALID</port>
                <port>m_axi_gmem_out_AWADDR</port>
                <port>m_axi_gmem_out_AWBURST</port>
                <port>m_axi_gmem_out_AWCACHE</port>
                <port>m_axi_gmem_out_AWID</port>
                <port>m_axi_gmem_out_AWLEN</port>
                <port>m_axi_gmem_out_AWLOCK</port>
                <port>m_axi_gmem_out_AWPROT</port>
                <port>m_axi_gmem_out_AWQOS</port>
                <port>m_axi_gmem_out_AWREADY</port>
                <port>m_axi_gmem_out_AWREGION</port>
                <port>m_axi_gmem_out_AWSIZE</port>
                <port>m_axi_gmem_out_AWUSER</port>
                <port>m_axi_gmem_out_AWVALID</port>
                <port>m_axi_gmem_out_BID</port>
                <port>m_axi_gmem_out_BREADY</port>
                <port>m_axi_gmem_out_BRESP</port>
                <port>m_axi_gmem_out_BUSER</port>
                <port>m_axi_gmem_out_BVALID</port>
                <port>m_axi_gmem_out_RDATA</port>
                <port>m_axi_gmem_out_RID</port>
                <port>m_axi_gmem_out_RLAST</port>
                <port>m_axi_gmem_out_RREADY</port>
                <port>m_axi_gmem_out_RRESP</port>
                <port>m_axi_gmem_out_RUSER</port>
                <port>m_axi_gmem_out_RVALID</port>
                <port>m_axi_gmem_out_WDATA</port>
                <port>m_axi_gmem_out_WID</port>
                <port>m_axi_gmem_out_WLAST</port>
                <port>m_axi_gmem_out_WREADY</port>
                <port>m_axi_gmem_out_WSTRB</port>
                <port>m_axi_gmem_out_WUSER</port>
                <port>m_axi_gmem_out_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_in">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_out">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_w3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_ctrl">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_ctrl">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_ctrl">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_ctrl">conv1_biases_1, 0x28, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_ctrl">conv1_biases_2, 0x2c, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_ctrl">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_ctrl">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_ctrl">conv2_biases_1, 0x40, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_ctrl">conv2_biases_2, 0x44, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_ctrl">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_ctrl">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_ctrl">conv3_biases_1, 0x58, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_ctrl">conv3_biases_2, 0x5c, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_ctrl">output_ftmap_1, 0x64, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_ctrl">output_ftmap_2, 0x68, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_ctrl">reload_weights, 0x70, 32, W, Data signal of reload_weights, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                    <column name="reload_weights">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_gmem_in, interface, , </column>
                    <column name="input_ftmap">s_axi_ctrl, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_ctrl, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_gmem_w1, interface, , </column>
                    <column name="conv1_weights">s_axi_ctrl, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_ctrl, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">m_axi_gmem_w1, interface, , </column>
                    <column name="conv1_biases">s_axi_ctrl, register, offset, name=conv1_biases_1 offset=0x28 range=32</column>
                    <column name="conv1_biases">s_axi_ctrl, register, offset, name=conv1_biases_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_gmem_w2, interface, , </column>
                    <column name="conv2_weights">s_axi_ctrl, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_ctrl, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">m_axi_gmem_w2, interface, , </column>
                    <column name="conv2_biases">s_axi_ctrl, register, offset, name=conv2_biases_1 offset=0x40 range=32</column>
                    <column name="conv2_biases">s_axi_ctrl, register, offset, name=conv2_biases_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_gmem_w3, interface, , </column>
                    <column name="conv3_weights">s_axi_ctrl, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_ctrl, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">m_axi_gmem_w3, interface, , </column>
                    <column name="conv3_biases">s_axi_ctrl, register, offset, name=conv3_biases_1 offset=0x58 range=32</column>
                    <column name="conv3_biases">s_axi_ctrl, register, offset, name=conv3_biases_2 offset=0x5c range=32</column>
                    <column name="output_ftmap">m_axi_gmem_out, interface, , </column>
                    <column name="output_ftmap">s_axi_ctrl, register, offset, name=output_ftmap_1 offset=0x64 range=32</column>
                    <column name="output_ftmap">s_axi_ctrl, register, offset, name=output_ftmap_2 offset=0x68 range=32</column>
                    <column name="reload_weights">s_axi_ctrl, register, , name=reload_weights offset=0x70 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_out">write, variable, 32, Out_writex, src/srcnn.cpp:734:5</column>
                    <column name="m_axi_gmem_w3">read, 800, 32, CopyW3_inft, src/srcnn.cpp:932:5</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_in">in, src/srcnn.cpp:113:13, read, Fail, , InputTileWread, src/srcnn.cpp:109:5, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:735:26, write, Widen Fail, , Out_writex, src/srcnn.cpp:734:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:735:26, write, Fail, , Out_writey, src/srcnn.cpp:732:3, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_out">out, src/srcnn.cpp:735:26, write, Inferred, variable, Out_writex, src/srcnn.cpp:734:5, , </column>
                    <column name="m_axi_gmem_w1">, src/srcnn.cpp:897:5, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem_w1">conv1_biases, src/srcnn.cpp:899:20, read, Widen Fail, , CopyW1_outft, src/srcnn.cpp:897:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w1">conv1_biases, src/srcnn.cpp:899:20, read, Inferred, 64, CopyW1_outft, src/srcnn.cpp:897:5, , </column>
                    <column name="m_axi_gmem_w1">conv1_weights, src/srcnn.cpp:906:35, read, Widen Fail, , CopyW1_kx, src/srcnn.cpp:904:9, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w1">conv1_weights, src/srcnn.cpp:906:35, read, Inferred, 5184, CopyW1_outft, src/srcnn.cpp:897:5, , </column>
                    <column name="m_axi_gmem_w2">, src/srcnn.cpp:912:5, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem_w2">conv2_biases, src/srcnn.cpp:914:15, read, Widen Fail, , CopyW2_outft, src/srcnn.cpp:912:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w2">conv2_biases, src/srcnn.cpp:914:15, read, Inferred, 32, CopyW2_outft, src/srcnn.cpp:912:5, , </column>
                    <column name="m_axi_gmem_w2">conv2_weights, src/srcnn.cpp:922:38, read, Widen Fail, , CopyW2_inft, src/srcnn.cpp:916:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w2">conv2_weights, src/srcnn.cpp:922:38, read, Inferred, 2048, CopyW2_outft, src/srcnn.cpp:912:5, , </column>
                    <column name="m_axi_gmem_w3">conv3_weights, src/srcnn.cpp:940:37, read, Widen Fail, , CopyW3_kx, src/srcnn.cpp:938:9, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_w3">conv3_weights, src/srcnn.cpp:940:37, read, Inferred, 800, CopyW3_inft, src/srcnn.cpp:932:5, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/srcnn.cpp:96" status="valid" parentFunction="load_tile_to_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:97" status="valid" parentFunction="load_tile_to_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="stream" location="src/srcnn.cpp:98" status="valid" parentFunction="load_tile_to_stream" variable="s_pix" isDirective="0" options="variable=s_pix depth=1024"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:132" status="valid" parentFunction="make_win9" variable="lb1" isDirective="0" options="variable=lb1 type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:133" status="valid" parentFunction="make_win9" variable="lb1" isDirective="0" options="variable=lb1 complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:138" status="valid" parentFunction="make_win9" variable="win1" isDirective="0" options="variable=win1 complete dim=2"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:146" status="valid" parentFunction="make_win9" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/srcnn.cpp:153" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:156" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:164" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:173" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/srcnn.cpp:182" status="valid" parentFunction="make_win9" variable="w.a" isDirective="0" options="variable=w.a complete dim=0"/>
        <Pragma type="unroll" location="src/srcnn.cpp:184" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:186" status="valid" parentFunction="make_win9" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/srcnn.cpp:317" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:336" status="valid" parentFunction="conv1conv2_from_windows" variable="acc2" isDirective="0" options="variable=acc2 cyclic factor=8 dim=1"/>
        <Pragma type="unroll" location="src/srcnn.cpp:341" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:349" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:359" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:376" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:385" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="II=4"/>
        <Pragma type="unroll" location="src/srcnn.cpp:386" status="valid" parentFunction="conv1conv2_from_windows" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="inline" location="src/srcnn.cpp:405" status="valid" parentFunction="conv1conv2_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="src/srcnn.cpp:406" status="valid" parentFunction="conv1conv2_stream" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/srcnn.cpp:409" status="valid" parentFunction="conv1conv2_stream" variable="s_win" isDirective="0" options="variable=s_win depth=64"/>
        <Pragma type="stream" location="src/srcnn.cpp:411" status="valid" parentFunction="conv1conv2_stream" variable="s_c1" isDirective="0" options="variable=s_c1 depth=64"/>
        <Pragma type="inline" location="src/srcnn.cpp:606" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:607" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="stream" location="src/srcnn.cpp:608" status="valid" parentFunction="conv3_stream" variable="s_out" isDirective="0" options="variable=s_out depth=1024"/>
        <Pragma type="allocation" location="src/srcnn.cpp:612" status="invalid" parentFunction="conv3_stream" variable="" isDirective="0" options="instances=mul">
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="unexpected pragma argument 'mul', expects function/operation"/>
        </Pragma>
        <Pragma type="allocation" location="src/srcnn.cpp:613" status="invalid" parentFunction="conv3_stream" variable="" isDirective="0" options="instances=fmul">
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="unexpected pragma argument 'fmul', expects function/operation"/>
        </Pragma>
        <Pragma type="bind_storage" location="src/srcnn.cpp:621" status="valid" parentFunction="conv3_stream" variable="lb2" isDirective="0" options="variable=lb2 type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:622" status="valid" parentFunction="conv3_stream" variable="lb2" isDirective="0" options="variable=lb2 complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:627" status="valid" parentFunction="conv3_stream" variable="win2" isDirective="0" options="variable=win2 complete dim=2"/>
        <Pragma type="unroll" location="src/srcnn.cpp:641" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:644" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:652" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:662" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/srcnn.cpp:689" status="valid" parentFunction="conv3_stream" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/srcnn.cpp:728" status="valid" parentFunction="store_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:729" status="valid" parentFunction="store_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:764" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:766" status="valid" parentFunction="srcnn" variable="reload_weights" isDirective="0" options="s_axilite port=reload_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:769" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap bundle=gmem_in offset=slave depth=(1*255*255)"/>
        <Pragma type="interface" location="src/srcnn.cpp:770" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="s_axilite port=input_ftmap bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:771" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap bundle=gmem_out offset=slave depth=(1*255*255)"/>
        <Pragma type="interface" location="src/srcnn.cpp:772" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="s_axilite port=output_ftmap bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:775" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights bundle=gmem_w1 offset=slave depth=(64*1*9*9)"/>
        <Pragma type="interface" location="src/srcnn.cpp:776" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="s_axilite port=conv1_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:777" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="m_axi port=conv1_biases bundle=gmem_w1 offset=slave depth=(64)"/>
        <Pragma type="interface" location="src/srcnn.cpp:778" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="s_axilite port=conv1_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:780" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights bundle=gmem_w2 offset=slave depth=(32*64*1*1)"/>
        <Pragma type="interface" location="src/srcnn.cpp:781" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="s_axilite port=conv2_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:782" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="m_axi port=conv2_biases bundle=gmem_w2 offset=slave depth=(32)"/>
        <Pragma type="interface" location="src/srcnn.cpp:783" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="s_axilite port=conv2_biases bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:785" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights bundle=gmem_w3 offset=slave depth=(1*32*5*5)"/>
        <Pragma type="interface" location="src/srcnn.cpp:786" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="s_axilite port=conv3_weights bundle=ctrl"/>
        <Pragma type="interface" location="src/srcnn.cpp:787" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="m_axi port=conv3_biases bundle=gmem_w3 offset=slave depth=(1)"/>
        <Pragma type="interface" location="src/srcnn.cpp:788" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="s_axilite port=conv3_biases bundle=ctrl"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:796" status="valid" parentFunction="srcnn" variable="inbuf" isDirective="0" options="variable=inbuf type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:797" status="valid" parentFunction="srcnn" variable="outbuf" isDirective="0" options="variable=outbuf type=ram_2p impl=bram"/>
        <Pragma type="dependence" location="src/srcnn.cpp:799" status="valid" parentFunction="srcnn" variable="inbuf" isDirective="0" options="variable=inbuf inter false"/>
        <Pragma type="dependence" location="src/srcnn.cpp:800" status="valid" parentFunction="srcnn" variable="outbuf" isDirective="0" options="variable=outbuf inter false"/>
        <Pragma type="resource" location="src/srcnn.cpp:823" status="warning" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="src/srcnn.cpp:824" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc cyclic factor=9 dim=4"/>
        <Pragma type="resource" location="src/srcnn.cpp:834" status="warning" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="src/srcnn.cpp:839" status="valid" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc cyclic factor=8 dim=1"/>
        <Pragma type="bind_storage" location="src/srcnn.cpp:857" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:858" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:868" status="valid" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:869" status="valid" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc complete dim=1"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:870" status="valid" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc complete dim=1"/>
        <Pragma type="resource" location="src/srcnn.cpp:871" status="warning" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="resource" location="src/srcnn.cpp:872" status="warning" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="resource" location="src/srcnn.cpp:873" status="warning" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc core=RAM_1P_LUTRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="reset" location="src/srcnn.cpp:891" status="valid" parentFunction="srcnn" variable="weights_loaded" isDirective="0" options="variable=weights_loaded"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:913" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:917" status="valid" parentFunction="srcnn" variable="" isDirective="0" options=""/>
        <Pragma type="stable" location="src/srcnn.cpp:949" status="valid" parentFunction="srcnn" variable="w1_loc" isDirective="0" options="variable=w1_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:950" status="valid" parentFunction="srcnn" variable="b1_loc" isDirective="0" options="variable=b1_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:951" status="valid" parentFunction="srcnn" variable="w2_loc" isDirective="0" options="variable=w2_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:952" status="valid" parentFunction="srcnn" variable="b2_loc" isDirective="0" options="variable=b2_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:953" status="valid" parentFunction="srcnn" variable="w3_loc" isDirective="0" options="variable=w3_loc"/>
        <Pragma type="stable" location="src/srcnn.cpp:954" status="valid" parentFunction="srcnn" variable="b3_loc" isDirective="0" options="variable=b3_loc"/>
        <Pragma type="stream" location="src/srcnn.cpp:975" status="valid" parentFunction="srcnn" variable="s_pix" isDirective="0" options="variable=s_pix depth=512"/>
        <Pragma type="stream" location="src/srcnn.cpp:976" status="valid" parentFunction="srcnn" variable="s_f2" isDirective="0" options="variable=s_f2 depth=128"/>
        <Pragma type="stream" location="src/srcnn.cpp:977" status="valid" parentFunction="srcnn" variable="s_out" isDirective="0" options="variable=s_out depth=256"/>
        <Pragma type="dataflow" location="src/srcnn.cpp:981" status="valid" parentFunction="srcnn" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

