// Seed: 599788121
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input wire id_10,
    output supply0 id_11
);
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri1  id_6,
    output wand  id_7
);
  always @(posedge id_4 or posedge 1 == (id_4)) force id_7 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_4,
      id_5,
      id_6,
      id_3,
      id_3,
      id_3,
      id_7
  );
endmodule
