// Seed: 3881739874
module module_0 (
    input  tri1  id_0,
    output uwire id_1
);
  assign id_1 = id_0 == 1;
  wire id_3;
  id_4(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(1'h0), .id_4(id_1), .id_5(id_3), .id_6(1'b0)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output wire id_9,
    input supply1 id_10,
    output wand id_11,
    output uwire id_12,
    output tri1 id_13,
    output tri1 id_14,
    output tri0 id_15,
    input supply1 id_16,
    output wor id_17,
    output tri id_18,
    input tri0 id_19
);
  wire id_21;
  module_0(
      id_0, id_15
  );
endmodule
