Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrixControl3x3
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
