<?xml version="1.0" ?>
<testsuites name="testSuitesSimulation" tests="41" skipped="0" errors="0" failures="0" assertions="276" timestamp="2025-01-03T10:06:52.792878" time="6.761001">
   <testsuite name="testSuiteLines" tests="11" skipped="0" errors="0" failures="0" assertions="19" timestamp="2025-01-03T10:06:53.819878" time="0.002" file="TestSuites/TestSuiteLines.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteLines.stm -gstimulus_main_entry_label=$testMainSuiteLines -do &quot;run_all.do&quot; 
# Start time: 10:06:52 on Jan 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Lines/lines.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteLines.stm
# Main test suite Lines started
# **********START*TESTCASE*testSuiteLines_testCaseLinesAppendArray**********
# Started at simulation time of 1002ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesAppendArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# Success
# testLinesAppendArray ended
# Ended at simulation time of 1009ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesAppendArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesAppendText**********
# Started at simulation time of 1012ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesAppendText started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# Success
# testLinesAppendText ended
# Ended at simulation time of 1018ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesAppendText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesDeleteAllArray**********
# Started at simulation time of 1021ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesDeleteAllArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# Success
# testLinesDeleteAllArray ended
# Ended at simulation time of 1029ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesDeleteAllArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesDeleteArray**********
# Started at simulation time of 1032ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesDeleteArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# Success
# testLinesDeleteArray ended
# Ended at simulation time of 1040ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesDeleteArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesGetArray**********
# Started at simulation time of 1043ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesGetArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Success
# testLinesGetArray ended
# Ended at simulation time of 1066ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesGetArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesInsertArray**********
# Started at simulation time of 1069ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesInsertArray started
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x8
# array: dump 
#  0x4 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Success
# testLinesInsertArray ended
# Ended at simulation time of 1155ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesInsertArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesInsertText**********
# Started at simulation time of 1158ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesInsertText started
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# line insert 1
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# Success
# testLinesInsertText ended
# Ended at simulation time of 1164ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesInsertText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesPointerCopy**********
# Started at simulation time of 1167ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesPointerCopy started
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# Success
# testLinesPointerCopy ended
# Ended at simulation time of 1175ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesPointerCopy**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSetArray**********
# Started at simulation time of 1178ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesSetArray started
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 1
# line insert 0
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x4 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0xAFAFAFEE 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# line insert 1
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# number_of_elements_got 0x0
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x4 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0xAFAFAFEE 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Success
# testLinesSetArray ended
# Ended at simulation time of 1412ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSetArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSetText**********
# Started at simulation time of 1415ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesSetText started
# line insert 1
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000004 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# line set 1
# line set 2
# line set 3
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# Success
# testLinesSetText ended
# Ended at simulation time of 1421ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSetText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSize**********
# Started at simulation time of 1424ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testLinesSize started
# line set 1
# line set 2
# line set 3
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line insert 4
# 00000003 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000005 00000022 00000033 00000000 12345678 00000777 00000800 00000FFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 0
# line 1
# line 2
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# AFAFAFEE 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# line 1
# line 2
# line 3
# 00000000 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000001 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# 00000002 00000001 0000000A 00000002 0000000B 7FFFFFFF 80000000 FFFFFFFF 
# lines size is 0x1C
# Success
# testLinesSize ended
# Ended at simulation time of 1432ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSize**********
# Main test suite Lines ended
# ** Note: SUCCESS
#    Time: 2434400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2434400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 10:06:56 on Jan 03,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
</system-out>
      <system-err/>
      <testcase name="testSuiteLines_testCaseLinesSize" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1424"/>
            <property name="SimulatedEndTime" value="1432"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesPointerCopy" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.095">
         <properties>
            <property name="SimulatedStartTime" value="1167"/>
            <property name="SimulatedEndTime" value="1175"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesSetArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="1.786">
         <properties>
            <property name="SimulatedStartTime" value="1178"/>
            <property name="SimulatedEndTime" value="1412"/>
            <property name="SimulatedDuration" value="234"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesDeleteArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1032"/>
            <property name="SimulatedEndTime" value="1040"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesAppendArray" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1009"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesDeleteAllArray" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1021"/>
            <property name="SimulatedEndTime" value="1029"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesSetText" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1415"/>
            <property name="SimulatedEndTime" value="1421"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesGetArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.112">
         <properties>
            <property name="SimulatedStartTime" value="1043"/>
            <property name="SimulatedEndTime" value="1066"/>
            <property name="SimulatedDuration" value="23"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesInsertArray" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.737">
         <properties>
            <property name="SimulatedStartTime" value="1069"/>
            <property name="SimulatedEndTime" value="1155"/>
            <property name="SimulatedDuration" value="86"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesAppendText" assertions="3" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1012"/>
            <property name="SimulatedEndTime" value="1018"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesInsertText" assertions="1" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1158"/>
            <property name="SimulatedEndTime" value="1164"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusAvalon" tests="5" skipped="0" errors="0" failures="0" assertions="60" timestamp="2025-01-03T10:06:55.414878" time="0.003" file="TestSuites/TestSuiteBusAvalon.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusAvalon.stm -gstimulus_main_entry_label=$testMainSuiteBusAvalon -do &quot;run_all.do&quot; 
# Start time: 10:06:53 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 101044&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusAvalon.stm
# Main test suite Bus Avalon started
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBus started
# Success
# testBus ended
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBus**********
# Started at simulation time of 6319ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBus started
# Success
# testBus ended
# Ended at simulation time of 11778ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBus**********
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBusVerifySuccess**********
# Started at simulation time of 11781ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBusVerifySuccess started
# Success
# testBusVerifySuccess ended
# Ended at simulation time of 13018ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBusVerifySuccess**********
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBusVerifyFail**********
# Started at simulation time of 13021ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBusVerifyFail started
# bus verify intended error on no match
# ** Error:  line 83, bus_verify: address=0x00000008, read=0x55555555, expected=0x00000000, mask=0xFFFFFFFF, file Bus/bus.stm
#    Time: 14295 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 verify failures, ignored
# Success
# testBusVerifyFail ended
# Ended at simulation time of 14298ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBusVerifyFail**********
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBusTimeOutRead**********
# Started at simulation time of 14301ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 1 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 1 verify failures, got 1
# testBusTimeOutRead started
# ** Error: Bus Read timeout
#    Time: 15340 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15340 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutRead ended
# Ended at simulation time of 15343ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBusTimeOutRead**********
# **********START*TESTCASE*testSuiteBusAvalon_testCaseBusTimeOutWrite**********
# Started at simulation time of 15346ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 1 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 1
# Expected 0 verify failures, got 0
# testBusTimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 16355 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutWrite ended
# Ended at simulation time of 16358ns
# **********END*TESTCASE*testSuiteBusAvalon_testCaseBusTimeOutWrite**********
# Main test suite Bus Avalon ended
# ** Note: Expected 1 verify failures, got 1
#    Time: 17360900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 2
#    Time: 17360900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 17360900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 10:06:55 on Jan 03,2025, Elapsed time: 0:00:02
# Errors: 3, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteBusAvalon_testCaseBusVerifySuccess" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="11781"/>
            <property name="SimulatedEndTime" value="13018"/>
            <property name="SimulatedDuration" value="1237"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon_testCaseBusVerifyFail" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="13021"/>
            <property name="SimulatedEndTime" value="14298"/>
            <property name="SimulatedDuration" value="1277"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon_testCaseBusTimeOutWrite" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="15346"/>
            <property name="SimulatedEndTime" value="16358"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon_testCaseBus" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="6319"/>
            <property name="SimulatedEndTime" value="11778"/>
            <property name="SimulatedDuration" value="5459"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon_testCaseBusTimeOutRead" assertions="12" classname="testSuiteBusAvalon" file="TestSuites/TestSuiteBusAvalon.stm" line="TestSuites/TestSuiteBusAvalon.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="14301"/>
            <property name="SimulatedEndTime" value="15343"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteFile" tests="6" skipped="0" errors="0" failures="0" assertions="12" timestamp="2025-01-03T10:06:59.330878" time="0.003001" file="TestSuites/TestSuiteFile.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteFile.stm -gstimulus_main_entry_label=$testMainSuiteFile -do &quot;run_all.do&quot; 
# Start time: 10:06:53 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 101044&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/File/file.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteFile.stm
# Main test suite File started
# **********START*TESTCASE*testSuiteFile_testCaseFileAppendArray**********
# Started at simulation time of 1002ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testFileAppendArray started
# Success
# testFileAppendArray ended
# Ended at simulation time of 1009ns
# **********END*TESTCASE*testSuiteFile_testCaseFileAppendArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileReadAllArray**********
# Started at simulation time of 1012ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testFileReadAllArray started
# Success
# testFileReadAllArray ended
# Ended at simulation time of 1020ns
# **********END*TESTCASE*testSuiteFile_testCaseFileReadAllArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileReadArray**********
# Started at simulation time of 1023ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testFileReadArray started
# Success
# testFileReadArray ended
# Ended at simulation time of 1030ns
# **********END*TESTCASE*testSuiteFile_testCaseFileReadArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileStatus**********
# Started at simulation time of 1033ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testFileStatus started
# Check if file is readable, which doesn't exist
# STATUS_OK
# Check if file is writeable, which doesn't exist
# STATUS_OK
# Check if file is appendable, which doesn't exist
# STATUS_OK
# Success
# testFileStatus ended
# Ended at simulation time of 1043ns
# **********END*TESTCASE*testSuiteFile_testCaseFileStatus**********
# **********START*TESTCASE*testSuiteFile_testCaseFileWriteArray**********
# Started at simulation time of 1046ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testFileWriteArray started
# Success
# testFileWriteArray ended
# Ended at simulation time of 1053ns
# **********END*TESTCASE*testSuiteFile_testCaseFileWriteArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFilePointerCopy**********
# Started at simulation time of 1056ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testFilePointerCopy started
# Success
# testFilePointerCopy ended
# Ended at simulation time of 1064ns
# **********END*TESTCASE*testSuiteFile_testCaseFilePointerCopy**********
# Main test suite File ended
# ** Note: SUCCESS
#    Time: 2066400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2066400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 10:06:59 on Jan 03,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
</system-out>
      <system-err/>
      <testcase name="testSuiteFile_testCaseFileAppendArray" assertions="3" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.003001">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1009"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileWriteArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1046"/>
            <property name="SimulatedEndTime" value="1053"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileReadAllArray" assertions="3" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1012"/>
            <property name="SimulatedEndTime" value="1020"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileReadArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1023"/>
            <property name="SimulatedEndTime" value="1030"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileStatus" assertions="3" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.003001">
         <properties>
            <property name="SimulatedStartTime" value="1033"/>
            <property name="SimulatedEndTime" value="1043"/>
            <property name="SimulatedDuration" value="10"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFilePointerCopy" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.093">
         <properties>
            <property name="SimulatedStartTime" value="1056"/>
            <property name="SimulatedEndTime" value="1064"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteArray" tests="5" skipped="0" errors="0" failures="0" assertions="17" timestamp="2025-01-03T10:06:58.342878" time="0.002" file="TestSuites/TestSuiteArray.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteArray.stm -gstimulus_main_entry_label=$testMainSuiteArray -do &quot;run_all.do&quot; 
# Start time: 10:06:53 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 101044&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array_size.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array_pointer.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteArray.stm
# Main test suite Array started
# **********START*TESTCASE*testSuiteArray_testCaseArray**********
# Started at simulation time of 1002ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testArray started
# Success
# testArray ended
# Ended at simulation time of 1009ns
# **********END*TESTCASE*testSuiteArray_testCaseArray**********
# **********START*TESTCASE*testSuiteArray_testCaseArrayGet**********
# Started at simulation time of 1012ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testArrayGet started
# Success
# testArrayGet ended
# Ended at simulation time of 1018ns
# **********END*TESTCASE*testSuiteArray_testCaseArrayGet**********
# **********START*TESTCASE*testSuiteArray_testCaseArraySet**********
# Started at simulation time of 1021ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testArraySet started
# Success
# testArraySet ended
# Ended at simulation time of 1028ns
# **********END*TESTCASE*testSuiteArray_testCaseArraySet**********
# **********START*TESTCASE*testSuiteArray_testCaseArraySize**********
# Started at simulation time of 1031ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testArraySize started
# Success
# testArraySize ended
# Ended at simulation time of 1037ns
# **********END*TESTCASE*testSuiteArray_testCaseArraySize**********
# **********START*TESTCASE*testSuiteArray_testCaseArrayPointerCopy**********
# Started at simulation time of 1040ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testArrayPointerCopy started
# var_name_p: 0xA
# Success
# testArrayPointerCopy ended
# Ended at simulation time of 1048ns
# **********END*TESTCASE*testSuiteArray_testCaseArrayPointerCopy**********
# Main test suite Array ended
# ** Note: SUCCESS
#    Time: 2050900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2050900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 10:06:58 on Jan 03,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
</system-out>
      <system-err/>
      <testcase name="testSuiteArray_testCaseArraySet" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="1021"/>
            <property name="SimulatedEndTime" value="1028"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArrayGet" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.001001">
         <properties>
            <property name="SimulatedStartTime" value="1012"/>
            <property name="SimulatedEndTime" value="1018"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArray" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1009"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArrayPointerCopy" assertions="7" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1040"/>
            <property name="SimulatedEndTime" value="1048"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArraySize" assertions="1" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="1031"/>
            <property name="SimulatedEndTime" value="1037"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusAxi4Lite" tests="5" skipped="0" errors="0" failures="0" assertions="60" timestamp="2025-01-03T10:06:54.640878" time="0.003" file="TestSuites/TestSuiteBusAxi4Lite.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusAxi4Lite.stm -gstimulus_main_entry_label=$testMainSuiteBusAxi4Lite -do &quot;run_all.do&quot; 
# Start time: 10:06:52 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusAxi4Lite.stm
# Main test suite Bus Axi4Lite started
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBus started
# Success
# testBus ended
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBus**********
# Started at simulation time of 8499ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBus started
# Success
# testBus ended
# Ended at simulation time of 13958ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBus**********
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBusVerifySuccess**********
# Started at simulation time of 13961ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBusVerifySuccess started
# Success
# testBusVerifySuccess ended
# Ended at simulation time of 15198ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBusVerifySuccess**********
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBusVerifyFail**********
# Started at simulation time of 15201ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBusVerifyFail started
# bus verify intended error on no match
# ** Error:  line 83, bus_verify: address=0x00000008, read=0x55555555, expected=0x00000000, mask=0xFFFFFFFF, file Bus/bus.stm
#    Time: 16475 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 verify failures, ignored
# Success
# testBusVerifyFail ended
# Ended at simulation time of 16478ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBusVerifyFail**********
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBusTimeOutRead**********
# Started at simulation time of 16481ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 1 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 1 verify failures, got 1
# testBusTimeOutRead started
# ** Error: Bus Read timeout
#    Time: 17520 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17520 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutRead ended
# Ended at simulation time of 17523ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBusTimeOutRead**********
# **********START*TESTCASE*testSuiteBusAxi4Lite_testCaseBusTimeOutWrite**********
# Started at simulation time of 17526ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 1 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 1
# Expected 0 verify failures, got 0
# testBusTimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 18535 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutWrite ended
# Ended at simulation time of 18538ns
# **********END*TESTCASE*testSuiteBusAxi4Lite_testCaseBusTimeOutWrite**********
# Main test suite Bus Axi4Lite ended
# ** Note: Expected 1 verify failures, got 1
#    Time: 19540900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 2
#    Time: 19540900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 19540900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 10:06:54 on Jan 03,2025, Elapsed time: 0:00:02
# Errors: 3, Warnings: 2
</system-out>
      <system-err/>
      <testcase name="testSuiteBusAxi4Lite_testCaseBus" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="8499"/>
            <property name="SimulatedEndTime" value="13958"/>
            <property name="SimulatedDuration" value="5459"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite_testCaseBusVerifyFail" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="15201"/>
            <property name="SimulatedEndTime" value="16478"/>
            <property name="SimulatedDuration" value="1277"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite_testCaseBusTimeOutRead" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="16481"/>
            <property name="SimulatedEndTime" value="17523"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite_testCaseBusVerifySuccess" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.097">
         <properties>
            <property name="SimulatedStartTime" value="13961"/>
            <property name="SimulatedEndTime" value="15198"/>
            <property name="SimulatedDuration" value="1237"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite_testCaseBusTimeOutWrite" assertions="12" classname="testSuiteBusAxi4Lite" file="TestSuites/TestSuiteBusAxi4Lite.stm" line="TestSuites/TestSuiteBusAxi4Lite.stm" time="0.094">
         <properties>
            <property name="SimulatedStartTime" value="17526"/>
            <property name="SimulatedEndTime" value="18538"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteSignal" tests="4" skipped="0" errors="0" failures="0" assertions="48" timestamp="2025-01-03T10:06:57.326878" time="0.002" file="TestSuites/TestSuiteSignal.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteSignal.stm -gstimulus_main_entry_label=$testMainSuiteSignal -do &quot;run_all.do&quot; 
# Start time: 10:06:53 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 101044&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Signal/signal.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Signal/signal_pointer.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteSignal.stm
# Main test suite Signal started
# **********START*TESTCASE*testSuiteSignal_testCaseSignalWriteReadVerify**********
# Started at simulation time of 1002ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testSignalWriteReadVerify started
# Success
# testSignalWriteReadVerify ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalWriteReadVerify**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalVerifyFail**********
# Started at simulation time of 1013ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testSignalVerifyFail started
# signal verify intended error on no match
# ** Error:  line 58, signal_verify:, read=0x00000000, expected=0x00000001, mask=0x00000001, file Signal/signal.stm
#    Time: 1016700 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# Expected 1 verify failures, ignored
# Success
# testSignalVerifyFail ended
# Ended at simulation time of 1020ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalVerifyFail**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalPointerCopy**********
# Started at simulation time of 1023ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 1 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 1 verify failures, got 1
# testSignalPointerCopy started
# Success
# testSignalPointerCopy ended
# Ended at simulation time of 1035ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalPointerCopy**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalPointerGetSet**********
# Started at simulation time of 1038ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 1 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testSignalPointerGetSet started
# Success
# testSignalPointerGetSet ended
# Ended at simulation time of 1049ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalPointerGetSet**********
# Main test suite Signal ended
# ** Note: Expected 1 verify failures, got 1
#    Time: 2052200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2052200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 10:06:57 on Jan 03,2025, Elapsed time: 0:00:04
# Errors: 1, Warnings: 2
</system-out>
      <system-err/>
      <testcase name="testSuiteSignal_testCaseSignalWriteReadVerify" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalPointerCopy" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="1023"/>
            <property name="SimulatedEndTime" value="1035"/>
            <property name="SimulatedDuration" value="12"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalVerifyFail" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1020"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalPointerGetSet" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.094">
         <properties>
            <property name="SimulatedStartTime" value="1038"/>
            <property name="SimulatedEndTime" value="1049"/>
            <property name="SimulatedDuration" value="11"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusWishbone" tests="5" skipped="0" errors="0" failures="0" assertions="60" timestamp="2025-01-03T10:06:56.360878" time="0.004" file="TestSuites/TestSuiteBusWishbone.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusWishbone.stm -gstimulus_main_entry_label=$testMainSuiteBusWishbone -do &quot;run_all.do&quot; 
# Start time: 10:06:52 on Jan 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 101044&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_pkg(body)
# Loading work.tb_bus_axi4lite_pkg(body)
# Loading work.tb_bus_wishbone_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusWishbone.stm
# Main test suite Bus Wishbone started
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBus started
# Success
# testBus ended
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBus**********
# Started at simulation time of 6459ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBus started
# Success
# testBus ended
# Ended at simulation time of 11918ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBus**********
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBusVerifySuccess**********
# Started at simulation time of 11921ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBusVerifySuccess started
# Success
# testBusVerifySuccess ended
# Ended at simulation time of 13158ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBusVerifySuccess**********
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBusVerifyFail**********
# Started at simulation time of 13161ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 0 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 0 verify failures, got 0
# testBusVerifyFail started
# bus verify intended error on no match
# ** Error:  line 83, bus_verify: address=0x00000008, read=0x55555555, expected=0x00000000, mask=0xFFFFFFFF, file Bus/bus.stm
#    Time: 14435 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 verify failures, ignored
# Success
# testBusVerifyFail ended
# Ended at simulation time of 14438ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBusVerifyFail**********
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBusTimeOutRead**********
# Started at simulation time of 14441ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 1 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 0
# Expected 1 verify failures, got 1
# testBusTimeOutRead started
# ** Error: Bus Read timeout
#    Time: 15480 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15480 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutRead ended
# Ended at simulation time of 15483ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBusTimeOutRead**********
# **********START*TESTCASE*testSuiteBusWishbone_testCaseBusTimeOutWrite**********
# Started at simulation time of 15486ns
# ExpectedStandardTestVerifyFailureCountStartSnapShot 1 ExpectedStandardTestBusTimeoutFailureCountStartSnapShot 1
# Expected 0 verify failures, got 0
# testBusTimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 16495 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Expected 1 bus timeout failures, ignored
# Success
# testBusTimeOutWrite ended
# Ended at simulation time of 16498ns
# **********END*TESTCASE*testSuiteBusWishbone_testCaseBusTimeOutWrite**********
# Main test suite Bus Wishbone ended
# ** Note: Expected 1 verify failures, got 1
#    Time: 17500900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 2
#    Time: 17500900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 17500900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 10:06:56 on Jan 03,2025, Elapsed time: 0:00:04
# Errors: 3, Warnings: 3
</system-out>
      <system-err/>
      <testcase name="testSuiteBusWishbone_testCaseBusVerifySuccess" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="11921"/>
            <property name="SimulatedEndTime" value="13158"/>
            <property name="SimulatedDuration" value="1237"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone_testCaseBus" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="6459"/>
            <property name="SimulatedEndTime" value="11918"/>
            <property name="SimulatedDuration" value="5459"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone_testCaseBusVerifyFail" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.093">
         <properties>
            <property name="SimulatedStartTime" value="13161"/>
            <property name="SimulatedEndTime" value="14438"/>
            <property name="SimulatedDuration" value="1277"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone_testCaseBusTimeOutWrite" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.002">
         <properties>
            <property name="SimulatedStartTime" value="15486"/>
            <property name="SimulatedEndTime" value="16498"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone_testCaseBusTimeOutRead" assertions="12" classname="testSuiteBusWishbone" file="TestSuites/TestSuiteBusWishbone.stm" line="TestSuites/TestSuiteBusWishbone.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="14441"/>
            <property name="SimulatedEndTime" value="15483"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
   </testsuite>
</testsuites>
