#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Aug 17 15:07:12 2016
# Process ID: 6256
# Log file: D:/Xilinx/ProcessorDesign_8_9/planAhead_run_3/planAhead.log
# Journal file: D:/Xilinx/ProcessorDesign_8_9/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Xilinx/ProcessorDesign_8_9/pa.fromNetlist.tcl
# create_project -name ProcessorDesign_8_9 -dir "D:/Xilinx/ProcessorDesign_8_9/planAhead_run_4" -part xc6slx45csg324-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 445.230 ; gain = 64.754
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Xilinx/ProcessorDesign_8_9/system_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Xilinx/ProcessorDesign_8_9} {ipcore_dir} }
# add_files [list {ipcore_dir/data_ram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/instruction_ram.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "system_top.ucf" [current_fileset -constrset]
Adding file 'D:/Xilinx/ProcessorDesign_8_9/system_top.ucf' to fileset 'constrs_1'
# add_files [list {system_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
WARNING: [Common 17-175] Failed to make directory to contain cached edif files [D:/Xilinx/ProcessorDesign_8_9/planAhead_run_4/ProcessorDesign_8_9.data/cache]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_top.ngc ...
WARNING:NetListWriters:298 - No output is written to system_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_top.edif ...
ngc2edif: Total memory usage is 84920 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-6256-DILIN-LAPTOP/ngc2edif/system_top.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Xilinx/ProcessorDesign_8_9\planAhead_pid6256.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Aug 17 15:08:05 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
