Analysis & Synthesis report for vgaHdmi
Mon Nov 20 13:06:12 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated
 17. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 18. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 19. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 20. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 21. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 22. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 23. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 24. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 25. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 26. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 27. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 28. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 29. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 30. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 31. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 32. Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated
 33. Parameter Settings for User Entity Instance: RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_PC_source
 34. Parameter Settings for User Entity Instance: RV32I:RV|Fetch_stage:FS|Register_N_with_enabler_vP:PC
 35. Parameter Settings for User Entity Instance: RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_prediction
 36. Parameter Settings for User Entity Instance: RV32I:RV|Fetch_stage:FS|Adder_N:adder_pc_plus_4
 37. Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_N:dec_f3
 38. Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_f7_RV32I:dec_f7
 39. Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_i
 40. Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o
 41. Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Adder_N:adder_branch_prediction
 42. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_fusion_0
 43. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_fusion_1
 44. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_0
 45. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_1
 46. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp|Adder_with_carries_N:add
 47. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Multiplexer_MxN:mux_
 48. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_0
 49. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_1
 50. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU
 51. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0
 52. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub
 53. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|A1_N:a1
 54. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder
 55. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt
 56. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt|Adder_with_carries_N:adder
 57. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs
 58. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs|Adder_with_carry_in_N:add
 59. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs|Multiplexer_MxN:mux
 60. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Multiplexer_MxN:mux
 61. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1
 62. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Adder_Subtractor_N:add_sub
 63. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Adder_Subtractor_N:add_sub|A1_N:a1
 64. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder
 65. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|SLT_U_N:slt
 66. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|SLT_U_N:slt|Adder_with_carries_N:adder
 67. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Absolute_N:abs
 68. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Absolute_N:abs|Adder_with_carry_in_N:add
 69. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Absolute_N:abs|Multiplexer_MxN:mux
 70. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Multiplexer_MxN:mux
 71. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2
 72. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Adder_Subtractor_N:add_sub
 73. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Adder_Subtractor_N:add_sub|A1_N:a1
 74. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder
 75. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|SLT_U_N:slt
 76. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|SLT_U_N:slt|Adder_with_carries_N:adder
 77. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Absolute_N:abs
 78. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Absolute_N:abs|Adder_with_carry_in_N:add
 79. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Absolute_N:abs|Multiplexer_MxN:mux
 80. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Multiplexer_MxN:mux
 81. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3
 82. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Adder_Subtractor_N:add_sub
 83. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Adder_Subtractor_N:add_sub|A1_N:a1
 84. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder
 85. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|SLT_U_N:slt
 86. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|SLT_U_N:slt|Adder_with_carries_N:adder
 87. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Absolute_N:abs
 88. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Absolute_N:abs|Adder_with_carry_in_N:add
 89. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Absolute_N:abs|Multiplexer_MxN:mux
 90. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Multiplexer_MxN:mux
 91. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Decoder_N:dec
 92. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_0
 93. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_1
 94. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_2
 95. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_3
 96. Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux
 97. Parameter Settings for User Entity Instance: RV32I:RV|Decoder_N:dec
 98. Parameter Settings for User Entity Instance: RV32I:RV|Output_byte_handler_RV32I:OBH|Decoder_N:dec
 99. Parameter Settings for User Entity Instance: RV32I:RV|Input_byte_handler_RV32I:IBH|Multiplexer_MxN:mux_read_data_0
100. Parameter Settings for User Entity Instance: RV32I:RV|Multiplexer_MxN:mux_W
101. Parameter Settings for User Entity Instance: MT_FSM:FSM|Register_N_vP:regn
102. Parameter Settings for User Entity Instance: ROM_1p_32w_8a_32b:ROM
103. Parameter Settings for User Entity Instance: ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Decoder_N:dec
105. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add0
106. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add1
107. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add2
108. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add3
109. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add4
110. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add5
111. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add6
112. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add7
113. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add8
114. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add9
115. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add10
116. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add11
117. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add12
118. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add13
119. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add14
120. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb
121. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0
122. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component
123. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1
124. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2
126. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3
128. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4
130. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5
132. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6
134. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7
136. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component
137. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8
138. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component
139. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9
140. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component
141. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10
142. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component
143. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11
144. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component
145. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12
146. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component
147. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13
148. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component
149. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14
150. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component
151. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15
152. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component
153. Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb
154. Parameter Settings for User Entity Instance: pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i
155. Parameter Settings for User Entity Instance: I2C_HDMI_Config:I2C_HDMI_Config
156. Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Div0
157. Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Mod0
158. Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Div0
159. Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Mod0
160. Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Div0
161. Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Mod0
162. Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Div0
163. Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Mod0
164. altsyncram Parameter Settings by Entity Instance
165. Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"
166. Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0"
167. Port Connectivity Checks: "vgaHdmi:vgaHdmi"
168. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add14"
169. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add13"
170. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add12"
171. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add11"
172. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add10"
173. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add9"
174. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add8"
175. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add7"
176. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add6"
177. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add5"
178. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add4"
179. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add3"
180. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add2"
181. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add1"
182. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add0"
183. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Decoder_N:dec"
184. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO"
185. Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM"
186. Port Connectivity Checks: "RV32I:RV|Multiplexer_MxN:mux_W"
187. Port Connectivity Checks: "RV32I:RV|Pipe_writeback_vP:PW"
188. Port Connectivity Checks: "RV32I:RV|Input_byte_handler_RV32I:IBH|Multiplexer_MxN:mux_read_data_0"
189. Port Connectivity Checks: "RV32I:RV|Output_byte_handler_RV32I:OBH|Decoder_N:dec"
190. Port Connectivity Checks: "RV32I:RV|Decoder_N:dec"
191. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_0"
192. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Decoder_N:dec"
193. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs|Adder_with_carry_in_N:add"
194. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt|Adder_with_carries_N:adder"
195. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_1"
196. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_0"
197. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp|Adder_with_carries_N:add"
198. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_1"
199. Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_0"
200. Port Connectivity Checks: "RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o"
201. Port Connectivity Checks: "RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_i"
202. Port Connectivity Checks: "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec|Encoder_15x4:cod"
203. Port Connectivity Checks: "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Instruction_decoder_RV32I:id"
204. Port Connectivity Checks: "RV32I:RV|Fetch_stage:FS|Adder_N:adder_pc_plus_4"
205. Port Connectivity Checks: "RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_PC_source"
206. Port Connectivity Checks: "RV32I:RV"
207. Post-Synthesis Netlist Statistics for Top Partition
208. Elapsed Time Per Partition
209. Analysis & Synthesis Messages
210. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 20 13:06:12 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; vgaHdmi                                        ;
; Top-level Entity Name           ; TopModule                                      ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 6332                                           ;
; Total pins                      ; 39                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 8,134,656                                      ;
; Total DSP Blocks                ; 8                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; TopModule          ; vgaHdmi            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 1                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                        ; Library ;
+----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; src/TopModule.sv                                                                             ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv                                                                             ;         ;
; src/Complements/A1_N.sv                                                                      ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Complements/A1_N.sv                                                                      ;         ;
; src/Decoders/Decoder_N.sv                                                                    ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_N.sv                                                                    ;         ;
; src/Decoders/Encoder_15x4.sv                                                                 ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv                                                                 ;         ;
; src/Decoders/Encoder_5x3.sv                                                                  ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv                                                                  ;         ;
; src/Display/pixelPrinter.sv                                                                  ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv                                                                  ;         ;
; src/Display/vgaHdmi.v                                                                        ; yes             ; User Verilog HDL File                  ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/vgaHdmi.v                                                                        ;         ;
; src/Handlers/Exception.sv                                                                    ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Handlers/Exception.sv                                                                    ;         ;
; src/i2c/I2C_Controller.v                                                                     ; yes             ; User Verilog HDL File                  ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v                                                                     ;         ;
; src/i2c/I2C_HDMI_Config.v                                                                    ; yes             ; User Verilog HDL File                  ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v                                                                    ;         ;
; src/i2c/I2C_WRITE_WDATA.v                                                                    ; yes             ; User Verilog HDL File                  ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_WRITE_WDATA.v                                                                    ;         ;
; src/Integer Arithmetic/Absolute_N.sv                                                         ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Absolute_N.sv                                                         ;         ;
; src/Integer Arithmetic/Adder_N.sv                                                            ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_N.sv                                                            ;         ;
; src/Integer Arithmetic/Adder_Subtractor_N.sv                                                 ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv                                                 ;         ;
; src/Integer Arithmetic/Adder_with_carries_N.sv                                               ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carries_N.sv                                               ;         ;
; src/Integer Arithmetic/Adder_with_carry_in_N.sv                                              ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carry_in_N.sv                                              ;         ;
; src/Integer Arithmetic/SLT_U_N.sv                                                            ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_U_N.sv                                                            ;         ;
; src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv                                ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv                                ;         ;
; src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv                          ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv                          ;         ;
; src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv                         ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv                         ;         ;
; src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv                                    ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv                                    ;         ;
; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ; yes             ; User Wizard-Generated File             ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;         ;
; src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v                   ; yes             ; User Wizard-Generated File             ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v                   ;         ;
; src/Multiplexers/Multiplexer_MxN.sv                                                          ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_MxN.sv                                                          ;         ;
; src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv                                        ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv                                        ;         ;
; src/pll/pll_25.v                                                                             ; yes             ; User Wizard-Generated File             ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v                                                                             ; pll_25  ;
; src/pll/pll_25/pll_25_0002.v                                                                 ; yes             ; User Verilog HDL File                  ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v                                                                 ; pll_25  ;
; src/Registers/Register_N_vP.sv                                                               ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vP.sv                                                               ;         ;
; src/Registers/Register_N_with_enabler_vP.sv                                                  ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_with_enabler_vP.sv                                                  ;         ;
; src/RV32I/ALU_decoder_RV32I.sv                                                               ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv                                                               ;         ;
; src/RV32I/ALU_RV32I.sv                                                                       ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv                                                                       ;         ;
; src/RV32I/Branch_condition_decoder_RV32I.sv                                                  ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Branch_condition_decoder_RV32I.sv                                                  ;         ;
; src/RV32I/Comparator_RV32I.sv                                                                ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv                                                                ;         ;
; src/RV32I/Comparison_unit_RV32I.sv                                                           ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv                                                           ;         ;
; src/RV32I/Decode_stage.sv                                                                    ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv                                                                    ;         ;
; src/RV32I/Decoder_f7_RV32I.sv                                                                ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decoder_f7_RV32I.sv                                                                ;         ;
; src/RV32I/Execute_stage.sv                                                                   ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv                                                                   ;         ;
; src/RV32I/Fetch_stage.sv                                                                     ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv                                                                     ;         ;
; src/RV32I/Hazard_unit_RV32I.sv                                                               ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv                                                               ;         ;
; src/RV32I/Input_byte_handler_RV32I.sv                                                        ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Input_byte_handler_RV32I.sv                                                        ;         ;
; src/RV32I/Instruction_decoder_RV32I.sv                                                       ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_decoder_RV32I.sv                                                       ;         ;
; src/RV32I/Instruction_splitter_RV32I.sv                                                      ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_splitter_RV32I.sv                                                      ;         ;
; src/RV32I/Load_store_width_decoder_RV32I.sv                                                  ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv                                                  ;         ;
; src/RV32I/Main_decoder.sv                                                                    ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv                                                                    ;         ;
; src/RV32I/MT_FSM.sv                                                                          ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv                                                                          ;         ;
; src/RV32I/Output_byte_handler_RV32I.sv                                                       ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Output_byte_handler_RV32I.sv                                                       ;         ;
; src/RV32I/Pipe_decode_vP.sv                                                                  ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_decode_vP.sv                                                                  ;         ;
; src/RV32I/Pipe_execute_vP.sv                                                                 ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_execute_vP.sv                                                                 ;         ;
; src/RV32I/Pipe_memory_vP.sv                                                                  ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_memory_vP.sv                                                                  ;         ;
; src/RV32I/Pipe_writeback_vP.sv                                                               ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_writeback_vP.sv                                                               ;         ;
; src/RV32I/Regfile_32x32_vN.sv                                                                ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_32x32_vN.sv                                                                ;         ;
; src/RV32I/Regfile_vector_32x128_vN.sv                                                        ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_vector_32x128_vN.sv                                                        ;         ;
; src/RV32I/Rerouting_decoder_RV32I.sv                                                         ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Rerouting_decoder_RV32I.sv                                                         ;         ;
; src/RV32I/Result_source_decoder_RV32I.sv                                                     ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Result_source_decoder_RV32I.sv                                                     ;         ;
; src/RV32I/Router_RV32I.sv                                                                    ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Router_RV32I.sv                                                                    ;         ;
; src/RV32I/RV32I.sv                                                                           ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv                                                                           ;         ;
; src/RV32I/Sign_extend_RV32I.sv                                                               ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv                                                               ;         ;
; src/RV32I/VALU_4xN.sv                                                                        ; yes             ; User SystemVerilog HDL File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv                                                                        ;         ;
; src/Memory/Mifs/grapichs/palette.mem                                                         ; yes             ; Auto-Found Unspecified File            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/grapichs/palette.mem                                                         ;         ;
; altsyncram.tdf                                                                               ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;         ;
; stratix_ram_block.inc                                                                        ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;         ;
; lpm_mux.inc                                                                                  ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;         ;
; lpm_decode.inc                                                                               ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;         ;
; aglobal221.inc                                                                               ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                   ;         ;
; a_rdenreg.inc                                                                                ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;         ;
; altrom.inc                                                                                   ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                       ;         ;
; altram.inc                                                                                   ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                       ;         ;
; altdpram.inc                                                                                 ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                     ;         ;
; db/altsyncram_uho1.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf                                                                       ;         ;
; src/Memory/Mifs/Instructions/test_vector.mif                                                 ; yes             ; Auto-Found Memory Initialization File  ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif                                                 ;         ;
; db/altsyncram_ff12.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf                                                                       ;         ;
; src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif                                         ;         ;
; db/decode_dla.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_dla.tdf                                                                            ;         ;
; db/decode_61a.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_61a.tdf                                                                            ;         ;
; db/mux_tfb.tdf                                                                               ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/mux_tfb.tdf                                                                               ;         ;
; altera_pll.v                                                                                 ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                                                     ;         ;
; lpm_divide.tdf                                                                               ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                   ;         ;
; abs_divider.inc                                                                              ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                  ;         ;
; sign_div_unsign.inc                                                                          ; yes             ; Megafunction                           ; /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                              ;         ;
; db/lpm_divide_3dm.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/lpm_divide_3dm.tdf                                                                        ;         ;
; db/sign_div_unsign_9nh.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/sign_div_unsign_9nh.tdf                                                                   ;         ;
; db/alt_u_div_o2f.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/alt_u_div_o2f.tdf                                                                         ;         ;
; db/lpm_divide_65m.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/lpm_divide_65m.tdf                                                                        ;         ;
+----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 11852         ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 17591         ;
;     -- 7 input functions                    ; 135           ;
;     -- 6 input functions                    ; 5400          ;
;     -- 5 input functions                    ; 5133          ;
;     -- 4 input functions                    ; 4206          ;
;     -- <=3 input functions                  ; 2717          ;
;                                             ;               ;
; Dedicated logic registers                   ; 6332          ;
;                                             ;               ;
; I/O pins                                    ; 39            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 8134656       ;
;                                             ;               ;
; Total DSP Blocks                            ; 8             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; clock50~input ;
; Maximum fan-out                             ; 7232          ;
; Total fan-out                               ; 129617        ;
; Average fan-out                             ; 5.18          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Entity Name                    ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |TopModule                                          ; 17591 (24)          ; 6332 (0)                  ; 8134656           ; 8          ; 39   ; 0            ; |TopModule                                                                                                                                                         ; TopModule                      ; work         ;
;    |I2C_HDMI_Config:I2C_HDMI_Config|                ; 100 (49)            ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|I2C_HDMI_Config:I2C_HDMI_Config                                                                                                                         ; I2C_HDMI_Config                ; work         ;
;       |I2C_Controller:u0|                           ; 51 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0                                                                                                       ; I2C_Controller                 ; work         ;
;          |I2C_WRITE_WDATA:wrd|                      ; 51 (51)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                                                                   ; I2C_WRITE_WDATA                ; work         ;
;    |MT_FSM:FSM|                                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|MT_FSM:FSM                                                                                                                                              ; MT_FSM                         ; work         ;
;       |Register_N_vP:regn|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|MT_FSM:FSM|Register_N_vP:regn                                                                                                                           ; Register_N_vP                  ; work         ;
;    |RAM_1p_8g_20a_128b:RAM|                         ; 1882 (23)           ; 47 (0)                    ; 8126464           ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM                                                                                                                                  ; RAM_1p_8g_20a_128b             ; work         ;
;       |Address_offset_16_byte:AO|                   ; 250 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO                                                                                                        ; Address_offset_16_byte         ; work         ;
;          |Adder_with_carry_in_N:add0|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add0                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add10|              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add10                                                                            ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add11|              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add11                                                                            ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add12|              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add12                                                                            ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add13|              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add13                                                                            ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add14|              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add14                                                                            ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add1|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add1                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add2|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add2                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add3|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add3                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add4|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add4                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add5|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add5                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add6|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add6                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add7|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add7                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add8|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add8                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Adder_with_carry_in_N:add9|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add9                                                                             ; Adder_with_carry_in_N          ; work         ;
;          |Decoder_N:dec|                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Decoder_N:dec                                                                                          ; Decoder_N                      ; work         ;
;       |Circular_shifter_left_byte_N:cslb|           ; 496 (496)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb                                                                                                ; Circular_shifter_left_byte_N   ; work         ;
;       |Circular_shifter_right_byte_N:csrb|          ; 497 (497)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb                                                                                               ; Circular_shifter_right_byte_N  ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_0|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_10|       ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10                                                                                            ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component                                                            ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                             ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode      ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3          ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_11|       ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11                                                                                            ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component                                                            ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                             ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode      ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3          ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_12|       ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12                                                                                            ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component                                                            ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                             ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode      ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3          ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_13|       ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13                                                                                            ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component                                                            ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                             ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode      ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3          ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_14|       ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14                                                                                            ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component                                                            ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                             ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode      ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3          ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_15|       ; 16 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15                                                                                            ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 16 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component                                                            ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 16 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                             ; altsyncram_ff12                ; work         ;
;                |decode_dla:decode3|                 ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3          ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_1|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_2|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_3|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_4|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_5|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_6|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_7|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_8|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;       |RAM_1p_8w_16a_8b_from_file:sub_RAM_9|        ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9                                                                                             ; RAM_1p_8w_16a_8b_from_file     ; work         ;
;          |altsyncram:altsyncram_component|          ; 40 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component                                                             ; altsyncram                     ; work         ;
;             |altsyncram_ff12:auto_generated|        ; 40 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated                              ; altsyncram_ff12                ; work         ;
;                |decode_61a:rden_decode|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode       ; decode_61a                     ; work         ;
;                |decode_dla:decode3|                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3           ; decode_dla                     ; work         ;
;                |mux_tfb:mux2|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2                 ; mux_tfb                        ; work         ;
;    |ROM_1p_32w_8a_32b:ROM|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TopModule|ROM_1p_32w_8a_32b:ROM                                                                                                                                   ; ROM_1p_32w_8a_32b              ; work         ;
;       |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component                                                                                                   ; altsyncram                     ; work         ;
;          |altsyncram_uho1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated                                                                    ; altsyncram_uho1                ; work         ;
;    |RV32I:RV|                                       ; 15517 (1)           ; 6141 (0)                  ; 0                 ; 8          ; 0    ; 0            ; |TopModule|RV32I:RV                                                                                                                                                ; RV32I                          ; work         ;
;       |Decode_stage:DS|                             ; 239 (0)             ; 4960 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS                                                                                                                                ; Decode_stage                   ; work         ;
;          |Adder_N:adder_branch_prediction|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Adder_N:adder_branch_prediction                                                                                                ; Adder_N                        ; work         ;
;          |Main_decoder:main_dec|                    ; 96 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec                                                                                                          ; Main_decoder                   ; work         ;
;             |ALU_decoder_RV32I:ALU_dec|             ; 49 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec                                                                                ; ALU_decoder_RV32I              ; work         ;
;                |Encoder_15x4:cod|                   ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec|Encoder_15x4:cod                                                               ; Encoder_15x4                   ; work         ;
;             |Branch_condition_decoder_RV32I:bcd|    ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Branch_condition_decoder_RV32I:bcd                                                                       ; Branch_condition_decoder_RV32I ; work         ;
;                |Encoder_5x3:cod|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Branch_condition_decoder_RV32I:bcd|Encoder_5x3:cod                                                       ; Encoder_5x3                    ; work         ;
;             |Decoder_N:dec_f3|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_N:dec_f3                                                                                         ; Decoder_N                      ; work         ;
;             |Decoder_f7_RV32I:dec_f7|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_f7_RV32I:dec_f7                                                                                  ; Decoder_f7_RV32I               ; work         ;
;             |Instruction_decoder_RV32I:id|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Instruction_decoder_RV32I:id                                                                             ; Instruction_decoder_RV32I      ; work         ;
;             |Load_store_width_decoder_RV32I:lsd|    ; 7 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd                                                                       ; Load_store_width_decoder_RV32I ; work         ;
;                |Encoder_5x3:enc|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd|Encoder_5x3:enc                                                       ; Encoder_5x3                    ; work         ;
;             |Rerouting_decoder_RV32I:Rerouting_dec| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Rerouting_decoder_RV32I:Rerouting_dec                                                                    ; Rerouting_decoder_RV32I        ; work         ;
;             |Result_source_decoder_RV32I:rsd|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Result_source_decoder_RV32I:rsd                                                                          ; Result_source_decoder_RV32I    ; work         ;
;          |Regfile_32x32_vN:scalar_reg_file|         ; 31 (31)             ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Regfile_32x32_vN:scalar_reg_file                                                                                               ; Regfile_32x32_vN               ; work         ;
;          |Regfile_vector_32x128_vN:vector_reg_file| ; 31 (31)             ; 3968 (3968)               ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Regfile_vector_32x128_vN:vector_reg_file                                                                                       ; Regfile_vector_32x128_vN       ; work         ;
;          |Sign_extend_RV32I:sign_ext|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext                                                                                                     ; Sign_extend_RV32I              ; work         ;
;             |Multiplexer_MxN:mux_o|                 ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o                                                                               ; Multiplexer_MxN                ; work         ;
;       |Execute_stage:ES|                            ; 11667 (3)           ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES                                                                                                                               ; Execute_stage                  ; work         ;
;          |Comparison_unit_RV32I:comp|               ; 41 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp                                                                                                    ; Comparison_unit_RV32I          ; work         ;
;             |Comparator_RV32I:comp|                 ; 41 (8)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp                                                                              ; Comparator_RV32I               ; work         ;
;                |Adder_with_carries_N:add|           ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp|Adder_with_carries_N:add                                                     ; Adder_with_carries_N           ; work         ;
;          |Multiplexer_MxN:mux_forward_0|            ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_0                                                                                                 ; Multiplexer_MxN                ; work         ;
;          |Multiplexer_MxN:mux_forward_1|            ; 191 (191)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_1                                                                                                 ; Multiplexer_MxN                ; work         ;
;          |Multiplexer_MxN:mux_operand_0|            ; 130 (130)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_0                                                                                                 ; Multiplexer_MxN                ; work         ;
;          |Multiplexer_MxN:mux_operand_1|            ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_1                                                                                                 ; Multiplexer_MxN                ; work         ;
;          |VALU_4xN:VALU|                            ; 11093 (0)           ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU                                                                                                                 ; VALU_4xN                       ; work         ;
;             |ALU_RV32I:ALU_0|                       ; 2461 (149)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0                                                                                                 ; ALU_RV32I                      ; work         ;
;                |Absolute_N:abs|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs                                                                                  ; Absolute_N                     ; work         ;
;                   |Adder_with_carry_in_N:add|       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs|Adder_with_carry_in_N:add                                                        ; Adder_with_carry_in_N          ; work         ;
;                |Adder_Subtractor_N:add_sub|         ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub                                                                      ; Adder_Subtractor_N             ; work         ;
;                   |Adder_with_carry_in_N:adder|     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder                                          ; Adder_with_carry_in_N          ; work         ;
;                |Multiplexer_MxN:mux|                ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Multiplexer_MxN:mux                                                                             ; Multiplexer_MxN                ; work         ;
;                |SLT_U_N:slt|                        ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt                                                                                     ; SLT_U_N                        ; work         ;
;                   |Adder_with_carries_N:adder|      ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt|Adder_with_carries_N:adder                                                          ; Adder_with_carries_N           ; work         ;
;                |lpm_divide:Div0|                    ; 1088 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Div0                                                                                 ; lpm_divide                     ; work         ;
;                   |lpm_divide_3dm:auto_generated|   ; 1088 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm                 ; work         ;
;                      |sign_div_unsign_9nh:divider|  ; 1088 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;                         |alt_u_div_o2f:divider|     ; 1088 (1088)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f                  ; work         ;
;                |lpm_divide:Mod0|                    ; 1086 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Mod0                                                                                 ; lpm_divide                     ; work         ;
;                   |lpm_divide_65m:auto_generated|   ; 1086 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                   ; lpm_divide_65m                 ; work         ;
;                      |sign_div_unsign_9nh:divider|  ; 1086 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;                         |alt_u_div_o2f:divider|     ; 1086 (1086)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f                  ; work         ;
;             |ALU_RV32I:ALU_1|                       ; 2470 (148)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1                                                                                                 ; ALU_RV32I                      ; work         ;
;                |Absolute_N:abs|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Absolute_N:abs                                                                                  ; Absolute_N                     ; work         ;
;                   |Adder_with_carry_in_N:add|       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Absolute_N:abs|Adder_with_carry_in_N:add                                                        ; Adder_with_carry_in_N          ; work         ;
;                |Adder_Subtractor_N:add_sub|         ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Adder_Subtractor_N:add_sub                                                                      ; Adder_Subtractor_N             ; work         ;
;                   |Adder_with_carry_in_N:adder|     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder                                          ; Adder_with_carry_in_N          ; work         ;
;                |Multiplexer_MxN:mux|                ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Multiplexer_MxN:mux                                                                             ; Multiplexer_MxN                ; work         ;
;                |SLT_U_N:slt|                        ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|SLT_U_N:slt                                                                                     ; SLT_U_N                        ; work         ;
;                   |Adder_with_carries_N:adder|      ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|SLT_U_N:slt|Adder_with_carries_N:adder                                                          ; Adder_with_carries_N           ; work         ;
;                |lpm_divide:Div0|                    ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Div0                                                                                 ; lpm_divide                     ; work         ;
;                   |lpm_divide_3dm:auto_generated|   ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm                 ; work         ;
;                      |sign_div_unsign_9nh:divider|  ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;                         |alt_u_div_o2f:divider|     ; 1087 (1087)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f                  ; work         ;
;                |lpm_divide:Mod0|                    ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Mod0                                                                                 ; lpm_divide                     ; work         ;
;                   |lpm_divide_65m:auto_generated|   ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                   ; lpm_divide_65m                 ; work         ;
;                      |sign_div_unsign_9nh:divider|  ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;                         |alt_u_div_o2f:divider|     ; 1092 (1092)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f                  ; work         ;
;             |ALU_RV32I:ALU_2|                       ; 2470 (148)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2                                                                                                 ; ALU_RV32I                      ; work         ;
;                |Absolute_N:abs|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Absolute_N:abs                                                                                  ; Absolute_N                     ; work         ;
;                   |Adder_with_carry_in_N:add|       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Absolute_N:abs|Adder_with_carry_in_N:add                                                        ; Adder_with_carry_in_N          ; work         ;
;                |Adder_Subtractor_N:add_sub|         ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Adder_Subtractor_N:add_sub                                                                      ; Adder_Subtractor_N             ; work         ;
;                   |Adder_with_carry_in_N:adder|     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder                                          ; Adder_with_carry_in_N          ; work         ;
;                |Multiplexer_MxN:mux|                ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Multiplexer_MxN:mux                                                                             ; Multiplexer_MxN                ; work         ;
;                |SLT_U_N:slt|                        ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|SLT_U_N:slt                                                                                     ; SLT_U_N                        ; work         ;
;                   |Adder_with_carries_N:adder|      ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|SLT_U_N:slt|Adder_with_carries_N:adder                                                          ; Adder_with_carries_N           ; work         ;
;                |lpm_divide:Div0|                    ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Div0                                                                                 ; lpm_divide                     ; work         ;
;                   |lpm_divide_3dm:auto_generated|   ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm                 ; work         ;
;                      |sign_div_unsign_9nh:divider|  ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;                         |alt_u_div_o2f:divider|     ; 1087 (1087)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f                  ; work         ;
;                |lpm_divide:Mod0|                    ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Mod0                                                                                 ; lpm_divide                     ; work         ;
;                   |lpm_divide_65m:auto_generated|   ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                   ; lpm_divide_65m                 ; work         ;
;                      |sign_div_unsign_9nh:divider|  ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;                         |alt_u_div_o2f:divider|     ; 1092 (1092)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f                  ; work         ;
;             |ALU_RV32I:ALU_3|                       ; 2470 (148)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3                                                                                                 ; ALU_RV32I                      ; work         ;
;                |Absolute_N:abs|                     ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Absolute_N:abs                                                                                  ; Absolute_N                     ; work         ;
;                   |Adder_with_carry_in_N:add|       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Absolute_N:abs|Adder_with_carry_in_N:add                                                        ; Adder_with_carry_in_N          ; work         ;
;                |Adder_Subtractor_N:add_sub|         ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Adder_Subtractor_N:add_sub                                                                      ; Adder_Subtractor_N             ; work         ;
;                   |Adder_with_carry_in_N:adder|     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder                                          ; Adder_with_carry_in_N          ; work         ;
;                |Multiplexer_MxN:mux|                ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Multiplexer_MxN:mux                                                                             ; Multiplexer_MxN                ; work         ;
;                |SLT_U_N:slt|                        ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|SLT_U_N:slt                                                                                     ; SLT_U_N                        ; work         ;
;                   |Adder_with_carries_N:adder|      ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|SLT_U_N:slt|Adder_with_carries_N:adder                                                          ; Adder_with_carries_N           ; work         ;
;                |lpm_divide:Div0|                    ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Div0                                                                                 ; lpm_divide                     ; work         ;
;                   |lpm_divide_3dm:auto_generated|   ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm                 ; work         ;
;                      |sign_div_unsign_9nh:divider|  ; 1087 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;                         |alt_u_div_o2f:divider|     ; 1087 (1087)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f                  ; work         ;
;                |lpm_divide:Mod0|                    ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Mod0                                                                                 ; lpm_divide                     ; work         ;
;                   |lpm_divide_65m:auto_generated|   ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                   ; lpm_divide_65m                 ; work         ;
;                      |sign_div_unsign_9nh:divider|  ; 1092 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;                         |alt_u_div_o2f:divider|     ; 1092 (1092)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f                  ; work         ;
;             |Multiplexer_MxN:mux|                   ; 1210 (1210)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux                                                                                             ; Multiplexer_MxN                ; work         ;
;             |Router_RV32I:router|                   ; 12 (2)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router                                                                                             ; Router_RV32I                   ; work         ;
;                |Decoder_N:dec|                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Decoder_N:dec                                                                               ; Decoder_N                      ; work         ;
;                |Multiplexer_MxN:mux_0|              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_0                                                                       ; Multiplexer_MxN                ; work         ;
;       |Fetch_stage:FS|                              ; 118 (0)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Fetch_stage:FS                                                                                                                                 ; Fetch_stage                    ; work         ;
;          |Adder_N:adder_pc_plus_4|                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Fetch_stage:FS|Adder_N:adder_pc_plus_4                                                                                                         ; Adder_N                        ; work         ;
;          |Multiplexer_MxN:mux_PC_source|            ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_PC_source                                                                                                   ; Multiplexer_MxN                ; work         ;
;          |Multiplexer_MxN:mux_prediction|           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_prediction                                                                                                  ; Multiplexer_MxN                ; work         ;
;          |Register_N_with_enabler_vP:PC|            ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Fetch_stage:FS|Register_N_with_enabler_vP:PC                                                                                                   ; Register_N_with_enabler_vP     ; work         ;
;       |Hazard_unit_RV32I:HU|                        ; 14 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Hazard_unit_RV32I:HU                                                                                                                           ; Hazard_unit_RV32I              ; work         ;
;          |Exception:ex_mem|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Hazard_unit_RV32I:HU|Exception:ex_mem                                                                                                          ; Exception                      ; work         ;
;       |Input_byte_handler_RV32I:IBH|                ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Input_byte_handler_RV32I:IBH                                                                                                                   ; Input_byte_handler_RV32I       ; work         ;
;          |Multiplexer_MxN:mux_read_data_0|          ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Input_byte_handler_RV32I:IBH|Multiplexer_MxN:mux_read_data_0                                                                                   ; Multiplexer_MxN                ; work         ;
;       |Multiplexer_MxN:mux_W|                       ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Multiplexer_MxN:mux_W                                                                                                                          ; Multiplexer_MxN                ; work         ;
;       |Output_byte_handler_RV32I:OBH|               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Output_byte_handler_RV32I:OBH                                                                                                                  ; Output_byte_handler_RV32I      ; work         ;
;          |Decoder_N:dec|                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Output_byte_handler_RV32I:OBH|Decoder_N:dec                                                                                                    ; Decoder_N                      ; work         ;
;       |Pipe_decode_vP:PD|                           ; 1 (1)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Pipe_decode_vP:PD                                                                                                                              ; Pipe_decode_vP                 ; work         ;
;       |Pipe_execute_vP:PE|                          ; 3211 (3211)         ; 456 (456)                 ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Pipe_execute_vP:PE                                                                                                                             ; Pipe_execute_vP                ; work         ;
;       |Pipe_memory_vP:PM|                           ; 116 (116)           ; 302 (302)                 ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Pipe_memory_vP:PM                                                                                                                              ; Pipe_memory_vP                 ; work         ;
;       |Pipe_writeback_vP:PW|                        ; 3 (3)               ; 297 (297)                 ; 0                 ; 0          ; 0    ; 0            ; |TopModule|RV32I:RV|Pipe_writeback_vP:PW                                                                                                                           ; Pipe_writeback_vP              ; work         ;
;    |pixelPrinter:pixelPrinter|                      ; 18 (18)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|pixelPrinter:pixelPrinter                                                                                                                               ; pixelPrinter                   ; work         ;
;    |pll_25:pll_25|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|pll_25:pll_25                                                                                                                                           ; pll_25                         ; pll_25       ;
;       |pll_25_0002:pll_25_inst|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|pll_25:pll_25|pll_25_0002:pll_25_inst                                                                                                                   ; pll_25_0002                    ; pll_25       ;
;          |altera_pll:altera_pll_i|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i                                                                                           ; altera_pll                     ; work         ;
;    |vgaHdmi:vgaHdmi|                                ; 50 (50)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|vgaHdmi:vgaHdmi                                                                                                                                         ; vgaHdmi                        ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------------------------------------------+
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ;
; ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192   ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif         ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File                                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9  ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10 ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11 ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12 ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13 ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14 ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15 ; src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |TopModule|ROM_1p_32w_8a_32b:ROM                                        ; src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v                   ;
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |TopModule|pll_25:pll_25                                                ; src/pll/pll_25.v                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST ;
+----------------+----------------+----------------+-------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001    ;
+----------------+----------------+----------------+-------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                 ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                 ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                 ;
+----------------+----------------+----------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|address_reg_a[2] ; Stuck at GND due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[23]                                                                                                ; Stuck at GND due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[20..22]                                                                                            ; Stuck at VCC due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[18,19]                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[17]                                                                                                ; Stuck at VCC due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[16]                                                                                                ; Stuck at GND due to stuck port data_in                                                    ;
; RV32I:RV|Pipe_execute_vP:PE|r1_E[5]                                                                                                          ; Merged with RV32I:RV|Pipe_execute_vP:PE|select_operand_0_vector_E                         ;
; RV32I:RV|Pipe_execute_vP:PE|r2_E[5]                                                                                                          ; Merged with RV32I:RV|Pipe_execute_vP:PE|select_operand_1_vector_E                         ;
; RV32I:RV|Pipe_decode_vP:PD|PC_D[0]                                                                                                           ; Merged with RV32I:RV|Pipe_decode_vP:PD|PC_plus_4_D[0]                                     ;
; RV32I:RV|Pipe_decode_vP:PD|PC_plus_4_D[1]                                                                                                    ; Merged with RV32I:RV|Pipe_decode_vP:PD|PC_D[1]                                            ;
; RV32I:RV|Pipe_execute_vP:PE|PC_plus_4_E[1]                                                                                                   ; Merged with RV32I:RV|Pipe_execute_vP:PE|PC_E[1]                                           ;
; RV32I:RV|Pipe_execute_vP:PE|rd_E[5]                                                                                                          ; Merged with RV32I:RV|Pipe_execute_vP:PE|write_vector_reg_E                                ;
; RV32I:RV|Pipe_memory_vP:PM|rd_M[5]                                                                                                           ; Merged with RV32I:RV|Pipe_memory_vP:PM|write_vector_reg_M                                 ;
; RV32I:RV|Pipe_writeback_vP:PW|rd_W[5]                                                                                                        ; Merged with RV32I:RV|Pipe_writeback_vP:PW|write_vector_reg_W                              ;
; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[6,7]                                                                ; Merged with I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]   ;
; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[3..7]                                                             ; Merged with I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2] ;
; RV32I:RV|Pipe_execute_vP:PE|PC_plus_4_E[0]                                                                                                   ; Merged with RV32I:RV|Pipe_execute_vP:PE|PC_E[0]                                           ;
; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                ; Stuck at GND due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]                                                                  ; Stuck at GND due to stuck port clock_enable                                               ;
; I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST~9                                                                                                  ; Lost fanout                                                                               ;
; I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST~10                                                                                                 ; Lost fanout                                                                               ;
; I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[5]                                                                                                 ; Stuck at GND due to stuck port data_in                                                    ;
; Total Number of Removed Registers = 30                                                                                                       ;                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6332  ;
; Number of registers using Synchronous Clear  ; 794   ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 6198  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6207  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vgaHdmi:vgaHdmi|vsync                  ; 1       ;
; vgaHdmi:vgaHdmi|hsync                  ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopModule|RV32I:RV|Fetch_stage:FS|Register_N_with_enabler_vP:PC|data_out[22]                                                                                            ;
; 3:1                ; 136 bits  ; 272 LEs       ; 0 LEs                ; 272 LEs                ; Yes        ; |TopModule|RV32I:RV|Pipe_execute_vP:PE|immediate_E[1]                                                                                                                    ;
; 3:1                ; 94 bits   ; 188 LEs       ; 0 LEs                ; 188 LEs                ; Yes        ; |TopModule|RV32I:RV|Pipe_decode_vP:PD|instruction_D[6]                                                                                                                   ;
; 35:1               ; 160 bits  ; 3680 LEs      ; 3200 LEs             ; 480 LEs                ; Yes        ; |TopModule|RV32I:RV|Pipe_execute_vP:PE|vector_reg_data_0_E[21]                                                                                                           ;
; 35:1               ; 160 bits  ; 3680 LEs      ; 3200 LEs             ; 480 LEs                ; Yes        ; |TopModule|RV32I:RV|Pipe_execute_vP:PE|vector_reg_data_1_E[108]                                                                                                          ;
; 26:1               ; 8 bits    ; 136 LEs       ; 96 LEs               ; 40 LEs                 ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[120]                                                                                                              ;
; 25:1               ; 5 bits    ; 80 LEs        ; 75 LEs               ; 5 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[102]                                                                                                              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 96 LEs               ; 40 LEs                 ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[82]                                                                                                               ;
; 25:1               ; 5 bits    ; 80 LEs        ; 75 LEs               ; 5 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[69]                                                                                                               ;
; 26:1               ; 8 bits    ; 136 LEs       ; 96 LEs               ; 40 LEs                 ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[53]                                                                                                               ;
; 25:1               ; 5 bits    ; 80 LEs        ; 75 LEs               ; 5 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[36]                                                                                                               ;
; 27:1               ; 2 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[105]                                                                                                              ;
; 25:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[110]                                                                                                              ;
; 27:1               ; 2 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[74]                                                                                                               ;
; 25:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[77]                                                                                                               ;
; 27:1               ; 2 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[42]                                                                                                               ;
; 25:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[46]                                                                                                               ;
; 29:1               ; 3 bits    ; 57 LEs        ; 48 LEs               ; 9 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[126]                                                                                                              ;
; 28:1               ; 2 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[121]                                                                                                              ;
; 28:1               ; 3 bits    ; 54 LEs        ; 48 LEs               ; 6 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[97]                                                                                                               ;
; 29:1               ; 3 bits    ; 57 LEs        ; 48 LEs               ; 9 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[92]                                                                                                               ;
; 28:1               ; 2 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[89]                                                                                                               ;
; 28:1               ; 3 bits    ; 54 LEs        ; 48 LEs               ; 6 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[67]                                                                                                               ;
; 29:1               ; 3 bits    ; 57 LEs        ; 48 LEs               ; 9 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[62]                                                                                                               ;
; 28:1               ; 2 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[58]                                                                                                               ;
; 28:1               ; 3 bits    ; 54 LEs        ; 48 LEs               ; 6 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_memory_vP:PM|ALU_result_bus_M[35]                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|ShiftLeft0                                                                                            ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|ShiftRight1                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|ShiftRight0                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|ShiftLeft0                                                                                            ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|ShiftRight1                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|ShiftRight0                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|ShiftLeft0                                                                                            ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|ShiftRight1                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|ShiftRight0                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|ShiftLeft0                                                                                            ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|ShiftRight1                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|ShiftLeft0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|ShiftRight1                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|ShiftRight0                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o|Mux4                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o|Mux27                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |TopModule|RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o|Mux7                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |TopModule|RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o|Mux12                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |TopModule|RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o|Mux24                                                                               ;
; 32:1               ; 8 bits    ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux|channel_out[18]                                                                                   ;
; 31:1               ; 5 bits    ; 100 LEs       ; 90 LEs               ; 10 LEs                 ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux|channel_out[4]                                                                                    ;
; 33:1               ; 2 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux|channel_out[9]                                                                                    ;
; 31:1               ; 3 bits    ; 60 LEs        ; 54 LEs               ; 6 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux|channel_out[14]                                                                                   ;
; 35:1               ; 3 bits    ; 69 LEs        ; 57 LEs               ; 12 LEs                 ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux|channel_out[30]                                                                                   ;
; 34:1               ; 2 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux|channel_out[26]                                                                                   ;
; 34:1               ; 3 bits    ; 66 LEs        ; 57 LEs               ; 9 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux|channel_out[3]                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopModule|RV32I:RV|Pipe_writeback_vP:PW|read_data_bus_W[13]                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |TopModule|RV32I:RV|Pipe_writeback_vP:PW|read_data_bus_W[21]                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb|ShiftLeft0                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb|ShiftRight0                                                                                         ;
; 4:1                ; 144 bits  ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb|ShiftLeft0                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb|ShiftLeft0                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb|ShiftLeft0                                                                                          ;
; 4:1                ; 144 bits  ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb|ShiftRight0                                                                                          ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb|ShiftLeft0                                                                                           ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb|ShiftLeft0                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l2_w3_n0_mux_dataout ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb|ShiftLeft0                                                                                          ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb|ShiftLeft0                                                                                          ;
; 7:1                ; 64 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb|ShiftRight0                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w1_n0_mux_dataout  ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb|ShiftLeft0                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w3_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w3_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w4_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w3_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w2_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w6_n0_mux_dataout ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w0_n0_mux_dataout ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w3_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w7_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w3_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w2_n0_mux_dataout  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w2_n0_mux_dataout ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w2_n0_mux_dataout ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2|l3_w4_n0_mux_dataout ;
; 4:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_1|Mux63                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_1|Mux115                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_0|Mux111                                                                                                ;
; 5:1                ; 96 bits   ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_0|channel_out[114]                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TopModule|vgaHdmi:vgaHdmi|pixelV[6]                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|shifted_byte_enablers[5]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|shifted_byte_enablers[14]                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|shifted_byte_enablers[3]                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |TopModule|RAM_1p_8g_20a_128b:RAM|shifted_byte_enablers[10]                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[4]                                                                                                                  ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[3]                                                                                  ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[3]                                                                                   ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                 ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |TopModule|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[2]                                                                                    ;
; 4:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Multiplexer_MxN:mux_W|Mux48                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopModule|RV32I:RV|Multiplexer_MxN:mux_W|Mux112                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_PC_source ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                            ;
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Fetch_stage:FS|Register_N_with_enabler_vP:PC ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_prediction ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                             ;
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Fetch_stage:FS|Adder_N:adder_pc_plus_4 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_N:dec_f3 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_f7_RV32I:dec_f7 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                                ;
; N              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                                                ;
; N              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Decode_stage:DS|Adder_N:adder_branch_prediction ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_fusion_0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                             ;
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_fusion_1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                             ;
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                              ;
; N              ; 128   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                              ;
; N              ; 128   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp|Adder_with_carries_N:add ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Multiplexer_MxN:mux_ ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; M              ; 6     ; Signed Integer                                                                                ;
; N              ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                              ;
; N              ; 128   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                              ;
; N              ; 128   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|A1_N:a1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt|Adder_with_carries_N:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs|Adder_with_carry_in_N:add ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs|Multiplexer_MxN:mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                                                 ;
; N              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Multiplexer_MxN:mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; M              ; 16    ; Signed Integer                                                                                  ;
; N              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Adder_Subtractor_N:add_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Adder_Subtractor_N:add_sub|A1_N:a1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|SLT_U_N:slt ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|SLT_U_N:slt|Adder_with_carries_N:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Absolute_N:abs ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Absolute_N:abs|Adder_with_carry_in_N:add ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Absolute_N:abs|Multiplexer_MxN:mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                                                 ;
; N              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Multiplexer_MxN:mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; M              ; 16    ; Signed Integer                                                                                  ;
; N              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Adder_Subtractor_N:add_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Adder_Subtractor_N:add_sub|A1_N:a1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|SLT_U_N:slt ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|SLT_U_N:slt|Adder_with_carries_N:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Absolute_N:abs ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Absolute_N:abs|Adder_with_carry_in_N:add ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Absolute_N:abs|Multiplexer_MxN:mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                                                 ;
; N              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Multiplexer_MxN:mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; M              ; 16    ; Signed Integer                                                                                  ;
; N              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Adder_Subtractor_N:add_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Adder_Subtractor_N:add_sub|A1_N:a1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|SLT_U_N:slt ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|SLT_U_N:slt|Adder_with_carries_N:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Absolute_N:abs ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Absolute_N:abs|Adder_with_carry_in_N:add ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Absolute_N:abs|Multiplexer_MxN:mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                                                 ;
; N              ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Multiplexer_MxN:mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; M              ; 16    ; Signed Integer                                                                                  ;
; N              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Decoder_N:dec ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                                                        ;
; N              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                                        ;
; N              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                                        ;
; N              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                                        ;
; N              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Multiplexer_MxN:mux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                  ;
; N              ; 128   ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Decoder_N:dec ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Output_byte_handler_RV32I:OBH|Decoder_N:dec ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Input_byte_handler_RV32I:IBH|Multiplexer_MxN:mux_read_data_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                                            ;
; N              ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32I:RV|Multiplexer_MxN:mux_W ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; M              ; 4     ; Signed Integer                                     ;
; N              ; 128   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MT_FSM:FSM|Register_N_vP:regn ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_1p_32w_8a_32b:ROM                                                            ;
+----------------+-----------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                               ; Type   ;
+----------------+-----------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif ; String ;
+----------------+-----------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component                                                        ;
+------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                               ; Type           ;
+------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 32                                                                                                  ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uho1                                                                                     ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Decoder_N:dec ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add8 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add9 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add10 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add11 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 128   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9                              ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10                             ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component                         ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11                             ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component                         ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12                             ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component                         ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13                             ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component                         ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14                             ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component                         ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15                             ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                       ; Type   ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
; PATH           ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; String ;
+----------------+-------------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component                         ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                       ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff12                                                                                             ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 128   ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; false                  ; String                                     ;
; pll_type                             ; General                ; String                                     ;
; pll_subtype                          ; General                ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; direct                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_HDMI_Config:I2C_HDMI_Config ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                   ;
; I2C_Freq       ; 20000    ; Signed Integer                                   ;
; LUT_SIZE       ; 31       ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 17                                                                                           ;
; Entity Instance                           ; ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0"                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaHdmi:vgaHdmi"                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pixelX  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pixelY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; switchR ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; switchG ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; switchB ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add14" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add13" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add12" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add11" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add10" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add9" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add8" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add7" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add6" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add5" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add4" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add3" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add2" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add1" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add0" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Decoder_N:dec"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; o[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO" ;
+----------------------------+-------+----------+------------------------------+
; Port                       ; Type  ; Severity ; Details                      ;
+----------------------------+-------+----------+------------------------------+
; address_without_offset[15] ; Input ; Info     ; Stuck at GND                 ;
+----------------------------+-------+----------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_1p_8g_20a_128b:RAM"                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Multiplexer_MxN:mux_W" ;
+----------------------+-------+----------+------------------+
; Port                 ; Type  ; Severity ; Details          ;
+----------------------+-------+----------+------------------+
; channels[3]          ; Input ; Info     ; Stuck at GND     ;
; channels[2][127..32] ; Input ; Info     ; Stuck at GND     ;
+----------------------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Pipe_writeback_vP:PW"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction_W ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Input_byte_handler_RV32I:IBH|Multiplexer_MxN:mux_read_data_0" ;
+---------------------+-------+----------+----------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                  ;
+---------------------+-------+----------+----------------------------------------------------------+
; channels[4][31..16] ; Input ; Info     ; Stuck at GND                                             ;
; channels[3][31..8]  ; Input ; Info     ; Stuck at GND                                             ;
+---------------------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Output_byte_handler_RV32I:OBH|Decoder_N:dec"                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Decoder_N:dec"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Multiplexer_MxN:mux_0" ;
+----------------+-------+----------+---------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------+
; channels[7..5] ; Input ; Info     ; Stuck at GND                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router|Decoder_N:dec"          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs|Adder_with_carry_in_N:add" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt|Adder_with_carries_N:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+
; ci       ; Input  ; Info     ; Stuck at VCC                                                                                ;
; O[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_1" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; channels[1][127..32] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_0" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; channels[1][127..32] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp|Adder_with_carries_N:add" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; ci   ; Input ; Info     ; Stuck at VCC                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_1" ;
+-------------+-------+----------+----------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                            ;
+-------------+-------+----------+----------------------------------------------------+
; channels[3] ; Input ; Info     ; Stuck at GND                                       ;
+-------------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_0" ;
+-------------+-------+----------+----------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                            ;
+-------------+-------+----------+----------------------------------------------------+
; channels[3] ; Input ; Info     ; Stuck at GND                                       ;
+-------------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o" ;
+--------------------+-------+----------+---------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                       ;
+--------------------+-------+----------+---------------------------------------------------------------+
; channels[7..5]     ; Input ; Info     ; Stuck at GND                                                  ;
; channels[4][0]     ; Input ; Info     ; Stuck at GND                                                  ;
; channels[3][11..0] ; Input ; Info     ; Stuck at GND                                                  ;
; channels[2][0]     ; Input ; Info     ; Stuck at GND                                                  ;
+--------------------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_i" ;
+--------------------+-------+----------+---------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                       ;
+--------------------+-------+----------+---------------------------------------------------------------+
; channels[1][31..5] ; Input ; Info     ; Stuck at GND                                                  ;
+--------------------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec|Encoder_15x4:cod" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; i[9] ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Instruction_decoder_RV32I:id"              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_transfer ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Fetch_stage:FS|Adder_N:adder_pc_plus_4" ;
+----------+-------+----------+-----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                       ;
+----------+-------+----------+-----------------------------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                                  ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                                  ;
; B[2]     ; Input ; Info     ; Stuck at VCC                                  ;
+----------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_PC_source" ;
+-------------+-------+----------+--------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                          ;
+-------------+-------+----------+--------------------------------------------------+
; channels[3] ; Input ; Info     ; Stuck at GND                                     ;
+-------------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:RV"                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction_ready  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ALU_result[31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC[31..10]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC[1..0]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6332                        ;
;     CLR               ; 21                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 47                          ;
;     ENA CLR           ; 5416                        ;
;     ENA CLR SCLR      ; 719                         ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     ENA SCLR          ; 9                           ;
;     SCLR              ; 24                          ;
;     plain             ; 54                          ;
; arriav_io_obuf        ; 5                           ;
; arriav_lcell_comb     ; 17593                       ;
;     arith             ; 4802                        ;
;         0 data inputs ; 464                         ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 292                         ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 3969                        ;
;     extend            ; 135                         ;
;         7 data inputs ; 135                         ;
;     normal            ; 11911                       ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 332                         ;
;         3 data inputs ; 835                         ;
;         4 data inputs ; 4177                        ;
;         5 data inputs ; 1164                        ;
;         6 data inputs ; 5400                        ;
;     shared            ; 745                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 336                         ;
;         2 data inputs ; 208                         ;
;         3 data inputs ; 131                         ;
;         4 data inputs ; 26                          ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 39                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 1024                        ;
;                       ;                             ;
; Max LUT depth         ; 97.60                       ;
; Average LUT depth     ; 47.03                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon Nov 20 13:05:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgaHdmi -c vgaHdmi
Warning (12473): User specified to use only one processors but 4 processors were detected which could be used to decrease run time.
Info (12021): Found 1 design units, including 1 entities, in source file src/TopModule.sv
    Info (12023): Found entity 1: TopModule File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/Test_TopModule.sv
    Info (12023): Found entity 1: Test_TopModule File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Test_TopModule.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/Comparators/Equal_N.sv
    Info (12023): Found entity 1: Equal_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Comparators/Equal_with_enabler_N.sv
    Info (12023): Found entity 1: Equal_with_enabler_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Complements/A1_N.sv
    Info (12023): Found entity 1: A1_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Complements/A1_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_3x8.sv
    Info (12023): Found entity 1: Decoder_3x8 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_3x8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_N.sv
    Info (12023): Found entity 1: Decoder_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_3x8.sv
    Info (12023): Found entity 1: Decoder_with_enabler_3x8 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_3x8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_N.sv
    Info (12023): Found entity 1: Decoder_with_enabler_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_15x4.sv
    Info (12023): Found entity 1: Encoder_15x4 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_5x3.sv
    Info (12023): Found entity 1: Encoder_5x3 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_N.sv
    Info (12023): Found entity 1: Test_Decoder_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_with_enabler_N.sv
    Info (12023): Found entity 1: Test_Decoder_with_enabler_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Display/pixelPrinter.sv
    Info (12023): Found entity 1: pixelPrinter File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Display/vgaHdmi.v
    Info (12023): Found entity 1: vgaHdmi File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/vgaHdmi.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file src/Enablers/Enabler_N.sv
    Info (12023): Found entity 1: Enabler_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Enablers/Enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_Tri_Latch_vP.sv
    Info (12023): Found entity 1: DFF_Tri_Latch_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_Tri_Latch_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vN.sv
    Info (12023): Found entity 1: DFF_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vP.sv
    Info (12023): Found entity 1: DFF_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Flip Flops/Test_DFF_Tri_Latch_vP.sv
    Info (12023): Found entity 1: Test_DFF_Tri_Latch_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/Test_DFF_Tri_Latch_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Handlers/Exception.sv
    Info (12023): Found entity 1: Exception File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Handlers/Exception.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c/I2C_HDMI_Config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c/I2C_WRITE_WDATA.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Absolute_N.sv
    Info (12023): Found entity 1: Absolute_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Absolute_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_N.sv
    Info (12023): Found entity 1: Adder_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_Subtractor_N.sv
    Info (12023): Found entity 1: Adder_Subtractor_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carries_N.sv
    Info (12023): Found entity 1: Adder_with_carries_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carries_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carry_in_N.sv
    Info (12023): Found entity 1: Adder_with_carry_in_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carry_in_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_N.sv
    Info (12023): Found entity 1: SLT_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_U_N.sv
    Info (12023): Found entity 1: SLT_U_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_U_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Test_Adder_N.sv
    Info (12023): Found entity 1: Test_Adder_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Test_Adder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv
    Info (12023): Found entity 1: _4_Bit_Rotator_Left File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv
    Info (12023): Found entity 1: Address_Offset File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv
    Info (12023): Found entity 1: Byte_Rotator_Left File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv
    Info (12023): Found entity 1: Byte_Rotator_Right File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv
    Info (12023): Found entity 1: RAM_1p_32w_18a_8b File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv
    Info (12023): Found entity 1: RAM_2p_32w_18a_8b File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv
    Info (12023): Found entity 1: Address_offset_16_byte File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv
    Info (12023): Found entity 1: Circular_shifter_left_byte_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv
    Info (12023): Found entity 1: Circular_shifter_left_N_byte_test File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv
    Info (12023): Found entity 1: Circular_shifter_right_byte_N File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv
    Info (12023): Found entity 1: Circular_shifter_right_N_byte_test File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv
    Info (12023): Found entity 1: RAM_1p_8g_20a_128b File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v
    Info (12023): Found entity 1: RAM_1p_8w_16a_8b_from_file File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v Line: 40
Warning (12019): Can't analyze file -- file src/Memory/IP_Catalog_RAMs/Primitive/RAM_2p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v
    Info (12023): Found entity 1: ROM_1p_32w_8a_32b File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_MxN.sv
    Info (12023): Found entity 1: Multiplexer_MxN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_MxN.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_with_enabler_MxN.sv
    Info (12023): Found entity 1: Multiplexer_with_enabler_MxN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_with_enabler_MxN.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_MxN.sv
    Info (12023): Found entity 1: Test_Multiplexer_MxN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_MxN.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv
    Info (12023): Found entity 1: Test_Multiplexer_with_enabler_MxN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_25.v
    Info (12023): Found entity 1: pll_25 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_25/pll_25_0002.v
    Info (12023): Found entity 1: pll_25_0002 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vN.sv
    Info (12023): Found entity 1: Register_N_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vP.sv
    Info (12023): Found entity 1: Register_N_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Register_N_with_enabler_vP.sv
    Info (12023): Found entity 1: Register_N_with_enabler_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_with_enabler_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_vP.sv
    Info (12023): Found entity 1: Test_Register_N_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_with_enabler_vP.sv
    Info (12023): Found entity 1: Test_Register_N_with_enabler_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_with_enabler_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/ALU_decoder_RV32I.sv
    Info (12023): Found entity 1: ALU_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/ALU_RV32I.sv
    Info (12023): Found entity 1: ALU_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Branch_condition_decoder_RV32I.sv
    Info (12023): Found entity 1: Branch_condition_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Branch_condition_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Comparator_RV32I.sv
    Info (12023): Found entity 1: Comparator_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Comparison_unit_RV32I.sv
    Info (12023): Found entity 1: Comparison_unit_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Decode_stage.sv
    Info (12023): Found entity 1: Decode_stage File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Decoder_f7_RV32I.sv
    Info (12023): Found entity 1: Decoder_f7_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decoder_f7_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Execute_stage.sv
    Info (12023): Found entity 1: Execute_stage File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Fetch_stage.sv
    Info (12023): Found entity 1: Fetch_stage File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Hazard_unit_RV32I.sv
    Info (12023): Found entity 1: Hazard_unit_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Input_byte_handler_RV32I.sv
    Info (12023): Found entity 1: Input_byte_handler_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Input_byte_handler_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_decoder_RV32I.sv
    Info (12023): Found entity 1: Instruction_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_splitter_RV32I.sv
    Info (12023): Found entity 1: Instruction_splitter_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_splitter_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Load_store_width_decoder_RV32I.sv
    Info (12023): Found entity 1: Load_store_width_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Main_decoder.sv
    Info (12023): Found entity 1: Main_decoder File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/MT_FSM.sv
    Info (12023): Found entity 1: MT_FSM File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Output_byte_handler_RV32I.sv
    Info (12023): Found entity 1: Output_byte_handler_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Output_byte_handler_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/PC_RV32I_N_vP.sv
    Info (12023): Found entity 1: PC_RV32I_N_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/PC_RV32I_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_decode_vP.sv
    Info (12023): Found entity 1: Pipe_decode_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_decode_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_execute_vP.sv
    Info (12023): Found entity 1: Pipe_execute_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_execute_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_memory_vP.sv
    Info (12023): Found entity 1: Pipe_memory_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_memory_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_writeback_vP.sv
    Info (12023): Found entity 1: Pipe_writeback_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_writeback_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_32x32_vN.sv
    Info (12023): Found entity 1: Regfile_32x32_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_32x32_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_file_32x32_vN.sv
    Info (12023): Found entity 1: Regfile_file_32x32_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_file_32x32_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_vector_32x128_vN.sv
    Info (12023): Found entity 1: Regfile_vector_32x128_vN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_vector_32x128_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Rerouting_decoder_RV32I.sv
    Info (12023): Found entity 1: Rerouting_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Rerouting_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Result_source_decoder_RV32I.sv
    Info (12023): Found entity 1: Result_source_decoder_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Result_source_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Router_RV32I.sv
    Info (12023): Found entity 1: Router_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Router_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/RV32I.sv
    Info (12023): Found entity 1: RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/RV32I_Harvard.sv
    Info (12023): Found entity 1: RV32I_Harvard File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Sign_extend_RV32I.sv
    Info (12023): Found entity 1: Sign_extend_RV32I File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Test_Pipe_Decoder_vP.sv
    Info (12023): Found entity 1: Test_Pipe_Decoder_vP File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_Pipe_Decoder_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/Test_RV32I_Harvard.sv
    Info (12023): Found entity 1: Test_RV32I_Harvard File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_RV32I_Harvard.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/RV32I/VALU_4xN.sv
    Info (12023): Found entity 1: VALU_4xN File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv Line: 1
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at TopModule.sv(142): truncated value with size 128 to match size of target (8) File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 142
Info (12128): Elaborating entity "RV32I" for hierarchy "RV32I:RV" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 102
Info (12128): Elaborating entity "Fetch_stage" for hierarchy "RV32I:RV|Fetch_stage:FS" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 196
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_PC_source" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 33
Info (12128): Elaborating entity "Register_N_with_enabler_vP" for hierarchy "RV32I:RV|Fetch_stage:FS|Register_N_with_enabler_vP:PC" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 45
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Fetch_stage:FS|Multiplexer_MxN:mux_prediction" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 53
Info (12128): Elaborating entity "Adder_N" for hierarchy "RV32I:RV|Fetch_stage:FS|Adder_N:adder_pc_plus_4" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv Line: 61
Info (12128): Elaborating entity "Pipe_decode_vP" for hierarchy "RV32I:RV|Pipe_decode_vP:PD" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 216
Info (12128): Elaborating entity "Decode_stage" for hierarchy "RV32I:RV|Decode_stage:DS" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 267
Info (12128): Elaborating entity "Instruction_splitter_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Instruction_splitter_RV32I:instruction_splitter" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 82
Info (12128): Elaborating entity "Main_decoder" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 113
Info (12128): Elaborating entity "Instruction_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Instruction_decoder_RV32I:id" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 77
Info (12128): Elaborating entity "Decoder_N" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_N:dec_f3" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 83
Info (12128): Elaborating entity "Decoder_f7_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Decoder_f7_RV32I:dec_f7" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 94
Info (12128): Elaborating entity "Result_source_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Result_source_decoder_RV32I:rsd" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 108
Info (12128): Elaborating entity "Load_store_width_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 119
Info (12128): Elaborating entity "Encoder_5x3" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd|Encoder_5x3:enc" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv Line: 35
Info (10264): Verilog HDL Case Statement information at Encoder_5x3.sv(11): all case item expressions in this case statement are onehot File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv Line: 11
Info (12128): Elaborating entity "ALU_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 138
Info (12128): Elaborating entity "Encoder_15x4" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec|Encoder_15x4:cod" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv Line: 40
Info (10264): Verilog HDL Case Statement information at Encoder_15x4.sv(11): all case item expressions in this case statement are onehot File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv Line: 11
Info (12128): Elaborating entity "Branch_condition_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Branch_condition_decoder_RV32I:bcd" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 146
Info (12128): Elaborating entity "Rerouting_decoder_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Rerouting_decoder_RV32I:Rerouting_dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv Line: 184
Info (12128): Elaborating entity "Sign_extend_RV32I" for hierarchy "RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 122
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Decode_stage:DS|Sign_extend_RV32I:sign_ext|Multiplexer_MxN:mux_o" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv Line: 40
Info (12128): Elaborating entity "Regfile_32x32_vN" for hierarchy "RV32I:RV|Decode_stage:DS|Regfile_32x32_vN:scalar_reg_file" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 145
Info (12128): Elaborating entity "Regfile_vector_32x128_vN" for hierarchy "RV32I:RV|Decode_stage:DS|Regfile_vector_32x128_vN:vector_reg_file" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv Line: 160
Info (12128): Elaborating entity "Pipe_execute_vP" for hierarchy "RV32I:RV|Pipe_execute_vP:PE" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 349
Info (12128): Elaborating entity "Execute_stage" for hierarchy "RV32I:RV|Execute_stage:ES" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 389
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_forward_0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 62
Info (12128): Elaborating entity "Comparison_unit_RV32I" for hierarchy "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 82
Info (12128): Elaborating entity "Comparator_RV32I" for hierarchy "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv Line: 22
Info (12128): Elaborating entity "Adder_with_carries_N" for hierarchy "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Comparator_RV32I:comp|Adder_with_carries_N:add" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv Line: 16
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Execute_stage:ES|Comparison_unit_RV32I:comp|Multiplexer_MxN:mux_" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv Line: 30
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Execute_stage:ES|Multiplexer_MxN:mux_operand_0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 97
Info (12128): Elaborating entity "VALU_4xN" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv Line: 120
Info (12128): Elaborating entity "ALU_RV32I" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv Line: 24
Info (12128): Elaborating entity "Adder_Subtractor_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 10
Info (12128): Elaborating entity "A1_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|A1_N:a1" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv Line: 10
Info (12128): Elaborating entity "Adder_with_carry_in_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Adder_Subtractor_N:add_sub|Adder_with_carry_in_N:adder" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv Line: 11
Info (12128): Elaborating entity "SLT_U_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|SLT_U_N:slt" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 17
Info (12128): Elaborating entity "Absolute_N" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Absolute_N:abs" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 24
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Multiplexer_MxN:mux" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 49
Info (12128): Elaborating entity "Router_RV32I" for hierarchy "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|Router_RV32I:router" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv Line: 61
Info (12128): Elaborating entity "Decoder_N" for hierarchy "RV32I:RV|Decoder_N:dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 398
Info (12128): Elaborating entity "Pipe_memory_vP" for hierarchy "RV32I:RV|Pipe_memory_vP:PM" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 448
Info (12128): Elaborating entity "Output_byte_handler_RV32I" for hierarchy "RV32I:RV|Output_byte_handler_RV32I:OBH" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 463
Info (12128): Elaborating entity "Input_byte_handler_RV32I" for hierarchy "RV32I:RV|Input_byte_handler_RV32I:IBH" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 471
Info (12128): Elaborating entity "Pipe_writeback_vP" for hierarchy "RV32I:RV|Pipe_writeback_vP:PW" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 515
Info (12128): Elaborating entity "Hazard_unit_RV32I" for hierarchy "RV32I:RV|Hazard_unit_RV32I:HU" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv Line: 561
Info (12128): Elaborating entity "Exception" for hierarchy "RV32I:RV|Hazard_unit_RV32I:HU|Exception:ex_r1" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv Line: 70
Info (12128): Elaborating entity "MT_FSM" for hierarchy "MT_FSM:FSM" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 112
Info (12128): Elaborating entity "Register_N_vP" for hierarchy "MT_FSM:FSM|Register_N_vP:regn" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv Line: 22
Info (12128): Elaborating entity "ROM_1p_32w_8a_32b" for hierarchy "ROM_1p_32w_8a_32b:ROM" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v Line: 84
Info (12130): Elaborated megafunction instantiation "ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v Line: 84
Info (12133): Instantiated megafunction "ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component" with the following parameter: File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uho1.tdf
    Info (12023): Found entity 1: altsyncram_uho1 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uho1" for hierarchy "ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated" File: /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM_1p_8g_20a_128b" for hierarchy "RAM_1p_8g_20a_128b:RAM" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 131
Info (12128): Elaborating entity "Address_offset_16_byte" for hierarchy "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv Line: 38
Info (12128): Elaborating entity "Decoder_N" for hierarchy "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Decoder_N:dec" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv Line: 29
Info (12128): Elaborating entity "Adder_with_carry_in_N" for hierarchy "RAM_1p_8g_20a_128b:RAM|Address_offset_16_byte:AO|Adder_with_carry_in_N:add0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv Line: 31
Info (12128): Elaborating entity "Circular_shifter_left_byte_N" for hierarchy "RAM_1p_8g_20a_128b:RAM|Circular_shifter_left_byte_N:cslb" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv Line: 47
Info (12128): Elaborating entity "RAM_1p_8w_16a_8b_from_file" for hierarchy "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v Line: 87
Info (12130): Elaborated megafunction instantiation "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v Line: 87
Info (12133): Instantiated megafunction "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component" with the following parameter: File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v Line: 87
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ff12.tdf
    Info (12023): Found entity 1: altsyncram_ff12 File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ff12" for hierarchy "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated" File: /home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_dla:decode3" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|decode_61a:rden_decode" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|mux_tfb:mux2" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 46
Info (12128): Elaborating entity "Circular_shifter_right_byte_N" for hierarchy "RAM_1p_8g_20a_128b:RAM|Circular_shifter_right_byte_N:csrb" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv Line: 206
Info (12128): Elaborating entity "pll_25" for hierarchy "pll_25:pll_25" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 157
Info (12128): Elaborating entity "pll_25_0002" for hierarchy "pll_25:pll_25|pll_25_0002:pll_25_inst" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vgaHdmi" for hierarchy "vgaHdmi:vgaHdmi" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 174
Warning (10230): Verilog HDL assignment warning at vgaHdmi.v(115): truncated value with size 32 to match size of target (19) File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/vgaHdmi.v Line: 115
Info (12128): Elaborating entity "pixelPrinter" for hierarchy "pixelPrinter:pixelPrinter" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 188
Warning (10850): Verilog HDL warning at pixelPrinter.sv(39): number of words (8) in memory file does not match the number of elements in the address range [0:9] File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv Line: 39
Warning (10030): Net "palette.data_a" at pixelPrinter.sv(17) has no driver or initial value, using a default initial value '0' File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv Line: 17
Warning (10030): Net "palette.waddr_a" at pixelPrinter.sv(17) has no driver or initial value, using a default initial value '0' File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv Line: 17
Warning (10030): Net "palette.we_a" at pixelPrinter.sv(17) has no driver or initial value, using a default initial value '0' File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv Line: 17
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "I2C_HDMI_Config:I2C_HDMI_Config" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv Line: 203
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v Line: 78
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v Line: 84
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 815
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 839
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 863
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 887
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 911
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 935
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 959
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 983
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1007
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1031
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1055
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1079
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1103
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1127
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1151
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1175
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1199
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1223
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1247
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1271
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1295
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1319
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1343
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1367
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1391
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1415
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1439
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1463
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1487
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1511
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1535
        Warning (14320): Synthesized away node "RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf Line: 1559
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "pixelPrinter:pixelPrinter|palette" is uninferred due to inappropriate RAM size File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv Line: 17
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Div0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|Mod0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Div0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_2|Mod0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Div0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_1|Mod0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Div0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_0|Mod0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 31
Info (12130): Elaborated megafunction instantiation "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Div0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 32
Info (12133): Instantiated megafunction "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Div0" with the following parameter: File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/lpm_divide_3dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/alt_u_div_o2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Mod0" File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 31
Info (12133): Instantiated megafunction "RV32I:RV|Execute_stage:ES|VALU_4xN:VALU|ALU_RV32I:ALU_3|lpm_divide:Mod0" with the following parameter: File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/lpm_divide_65m.tdf Line: 25
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/output_files/vgaHdmi.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 24138 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 23066 logic cells
    Info (21064): Implemented 1024 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 628 megabytes
    Info: Processing ended: Mon Nov 20 13:06:13 2023
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/output_files/vgaHdmi.map.smsg.


