Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 29 20:49:13 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: UDISP/UDisp/U0/clk_out_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 349 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.100        0.000                      0                  164        0.053        0.000                      0                  164        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.100        0.000                      0                  164        0.053        0.000                      0                  164        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 4.464ns (48.052%)  route 4.826ns (51.948%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.559     5.080    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/Q
                         net (fo=14, routed)          1.173     6.710    UGAME/UPIPE/UMEMGEN/addr_v_cnt[12]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.153     6.863 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46/O
                         net (fo=2, routed)           0.586     7.449    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.327     7.776 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50/O
                         net (fo=1, routed)           0.000     7.776    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.177    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.416 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[2]
                         net (fo=1, routed)           0.554     8.970    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_5
    SLICE_X51Y21         LUT1 (Prop_lut1_I0_O)        0.302     9.272 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28/O
                         net (fo=1, routed)           0.000     9.272    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.852 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[2]
                         net (fo=1, routed)           0.495    10.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_5
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.302    10.649 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20/O
                         net (fo=1, routed)           0.000    10.649    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.001 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.702    11.703    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.411 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.411    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.682 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.708    13.390    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.373    13.763 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.607    14.370    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y8          RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.471    14.812    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.072    
                         clock uncertainty           -0.035    15.036    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.470    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -14.370    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 4.464ns (48.032%)  route 4.830ns (51.968%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.559     5.080    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/Q
                         net (fo=14, routed)          1.173     6.710    UGAME/UPIPE/UMEMGEN/addr_v_cnt[12]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.153     6.863 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46/O
                         net (fo=2, routed)           0.586     7.449    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.327     7.776 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50/O
                         net (fo=1, routed)           0.000     7.776    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.177    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.416 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[2]
                         net (fo=1, routed)           0.554     8.970    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_5
    SLICE_X51Y21         LUT1 (Prop_lut1_I0_O)        0.302     9.272 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28/O
                         net (fo=1, routed)           0.000     9.272    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.852 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[2]
                         net (fo=1, routed)           0.495    10.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_5
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.302    10.649 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20/O
                         net (fo=1, routed)           0.000    10.649    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.001 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.702    11.703    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.411 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.411    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.682 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.708    13.390    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.373    13.763 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.611    14.374    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.476    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.374    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 4.464ns (48.087%)  route 4.819ns (51.913%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.559     5.080    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/Q
                         net (fo=14, routed)          1.173     6.710    UGAME/UPIPE/UMEMGEN/addr_v_cnt[12]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.153     6.863 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46/O
                         net (fo=2, routed)           0.586     7.449    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.327     7.776 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50/O
                         net (fo=1, routed)           0.000     7.776    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.177    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.416 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[2]
                         net (fo=1, routed)           0.554     8.970    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_5
    SLICE_X51Y21         LUT1 (Prop_lut1_I0_O)        0.302     9.272 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28/O
                         net (fo=1, routed)           0.000     9.272    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.852 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[2]
                         net (fo=1, routed)           0.495    10.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_5
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.302    10.649 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20/O
                         net (fo=1, routed)           0.000    10.649    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.001 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.702    11.703    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.411 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.411    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.682 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.704    13.386    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.373    13.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.605    14.363    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y8          RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.471    14.812    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.072    
                         clock uncertainty           -0.035    15.036    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.470    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -14.363    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 4.464ns (48.126%)  route 4.812ns (51.873%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.559     5.080    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/Q
                         net (fo=14, routed)          1.173     6.710    UGAME/UPIPE/UMEMGEN/addr_v_cnt[12]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.153     6.863 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46/O
                         net (fo=2, routed)           0.586     7.449    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.327     7.776 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50/O
                         net (fo=1, routed)           0.000     7.776    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.177    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.416 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[2]
                         net (fo=1, routed)           0.554     8.970    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_5
    SLICE_X51Y21         LUT1 (Prop_lut1_I0_O)        0.302     9.272 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28/O
                         net (fo=1, routed)           0.000     9.272    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.852 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[2]
                         net (fo=1, routed)           0.495    10.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_5
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.302    10.649 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20/O
                         net (fo=1, routed)           0.000    10.649    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.001 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.702    11.703    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.411 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.411    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.682 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.704    13.386    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.373    13.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.597    14.356    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.476    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.356    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 4.464ns (48.179%)  route 4.801ns (51.821%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.559     5.080    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/Q
                         net (fo=14, routed)          1.173     6.710    UGAME/UPIPE/UMEMGEN/addr_v_cnt[12]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.153     6.863 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46/O
                         net (fo=2, routed)           0.586     7.449    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.327     7.776 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50/O
                         net (fo=1, routed)           0.000     7.776    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.177    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.416 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[2]
                         net (fo=1, routed)           0.554     8.970    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_5
    SLICE_X51Y21         LUT1 (Prop_lut1_I0_O)        0.302     9.272 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28/O
                         net (fo=1, routed)           0.000     9.272    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.852 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[2]
                         net (fo=1, routed)           0.495    10.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_5
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.302    10.649 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20/O
                         net (fo=1, routed)           0.000    10.649    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.001 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.702    11.703    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.411 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.411    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.682 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.682    13.364    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y19         LUT3 (Prop_lut3_I1_O)        0.373    13.737 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.609    14.346    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.476    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 4.464ns (48.186%)  route 4.800ns (51.814%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.559     5.080    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/Q
                         net (fo=14, routed)          1.173     6.710    UGAME/UPIPE/UMEMGEN/addr_v_cnt[12]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.153     6.863 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46/O
                         net (fo=2, routed)           0.586     7.449    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.327     7.776 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50/O
                         net (fo=1, routed)           0.000     7.776    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.177    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.416 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[2]
                         net (fo=1, routed)           0.554     8.970    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_5
    SLICE_X51Y21         LUT1 (Prop_lut1_I0_O)        0.302     9.272 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28/O
                         net (fo=1, routed)           0.000     9.272    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.852 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[2]
                         net (fo=1, routed)           0.495    10.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_5
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.302    10.649 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20/O
                         net (fo=1, routed)           0.000    10.649    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.001 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.702    11.703    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.411 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.411    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.682 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.460    13.142    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.373    13.515 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.829    14.344    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.476    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.344    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 4.464ns (48.278%)  route 4.783ns (51.722%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.559     5.080    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/Q
                         net (fo=14, routed)          1.173     6.710    UGAME/UPIPE/UMEMGEN/addr_v_cnt[12]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.153     6.863 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46/O
                         net (fo=2, routed)           0.586     7.449    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.327     7.776 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50/O
                         net (fo=1, routed)           0.000     7.776    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.177    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.416 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[2]
                         net (fo=1, routed)           0.554     8.970    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_5
    SLICE_X51Y21         LUT1 (Prop_lut1_I0_O)        0.302     9.272 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28/O
                         net (fo=1, routed)           0.000     9.272    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.852 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[2]
                         net (fo=1, routed)           0.495    10.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_5
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.302    10.649 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20/O
                         net (fo=1, routed)           0.000    10.649    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.001 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.702    11.703    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.411 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.411    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.682 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.682    13.364    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y19         LUT3 (Prop_lut3_I1_O)        0.373    13.737 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.590    14.327    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y8          RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.471    14.812    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.072    
                         clock uncertainty           -0.035    15.036    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.470    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 4.464ns (48.975%)  route 4.651ns (51.025%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.559     5.080    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/Q
                         net (fo=14, routed)          1.173     6.710    UGAME/UPIPE/UMEMGEN/addr_v_cnt[12]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.153     6.863 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46/O
                         net (fo=2, routed)           0.586     7.449    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_46_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.327     7.776 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50/O
                         net (fo=1, routed)           0.000     7.776    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.177    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.416 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[2]
                         net (fo=1, routed)           0.554     8.970    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_5
    SLICE_X51Y21         LUT1 (Prop_lut1_I0_O)        0.302     9.272 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28/O
                         net (fo=1, routed)           0.000     9.272    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.852 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[2]
                         net (fo=1, routed)           0.495    10.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_5
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.302    10.649 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20/O
                         net (fo=1, routed)           0.000    10.649    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.001 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[3]
                         net (fo=2, routed)           0.702    11.703    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_4
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    12.411 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.411    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.682 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.460    13.142    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.373    13.515 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.680    14.195    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y8          RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.471    14.812    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.072    
                         clock uncertainty           -0.035    15.036    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.470    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 1.848ns (34.448%)  route 3.517ns (65.552%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.550     5.071    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/Q
                         net (fo=5, routed)           0.810     6.337    vga_inst/_carry__1_0[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.461 r  vga_inst/addr_h_cnt4_carry_i_3/O
                         net (fo=1, routed)           0.675     7.136    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0_0[1]
    SLICE_X48Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.643 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry/CO[3]
                         net (fo=1, routed)           0.009     7.652    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.923 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0/CO[0]
                         net (fo=5, routed)           0.629     8.552    vga_inst/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I0_O)        0.373     8.925 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.299     9.224    vga_inst/_carry__1
    SLICE_X50Y25         LUT4 (Prop_lut4_I0_O)        0.117     9.341 r  vga_inst/blk_mem_gen_font_inst_i_5/O
                         net (fo=2, routed)           1.095    10.436    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y9          RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.471    14.812    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y9          RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    15.086    
                         clock uncertainty           -0.035    15.050    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.790    14.260    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.855ns (34.682%)  route 3.494ns (65.318%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.550     5.071    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/Q
                         net (fo=5, routed)           0.810     6.337    vga_inst/_carry__1_0[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.461 r  vga_inst/addr_h_cnt4_carry_i_3/O
                         net (fo=1, routed)           0.675     7.136    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0_0[1]
    SLICE_X48Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.643 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry/CO[3]
                         net (fo=1, routed)           0.009     7.652    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.923 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0/CO[0]
                         net (fo=5, routed)           0.629     8.552    vga_inst/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X50Y25         LUT4 (Prop_lut4_I0_O)        0.373     8.925 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.299     9.224    vga_inst/_carry__1
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.348 r  vga_inst/blk_mem_gen_font_inst_i_4/O
                         net (fo=2, routed)           1.072    10.420    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y9          RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.471    14.812    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y9          RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    15.086    
                         clock uncertainty           -0.035    15.050    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.484    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.878%)  route 0.241ns (63.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.561     1.444    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y53         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.241     1.827    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X31Y54         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.829     1.957    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y54         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.066     1.774    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UGAME/USCENCE/UTEXT/alphabet_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.488%)  route 0.268ns (65.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.553     1.436    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  UGAME/USCENCE/UTEXT/alphabet_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  UGAME/USCENCE/UTEXT/alphabet_reg[2]/Q
                         net (fo=2, routed)           0.268     1.845    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y5          RAMB36E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.994    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.699    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UOP/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOP/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.558     1.441    UOP/U0/CLK
    SLICE_X56Y27         FDCE                                         r  UOP/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  UOP/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.059     1.648    UOP/U0/push_window[0]
    SLICE_X56Y27         LUT4 (Prop_lut4_I2_O)        0.098     1.746 r  UOP/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.746    UOP/U0/push_debounced_n_0
    SLICE_X56Y27         FDCE                                         r  UOP/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.824     1.951    UOP/U0/CLK
    SLICE_X56Y27         FDCE                                         r  UOP/U0/push_debounced_reg/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.120     1.561    UOP/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.561     1.444    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y54         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.701    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X31Y54         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.829     1.957    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y54         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.070     1.514    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UGAME/USCENCE/UTEXT/alphabet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.115%)  route 0.327ns (69.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.553     1.436    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  UGAME/USCENCE/UTEXT/alphabet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  UGAME/USCENCE/UTEXT/alphabet_reg[1]/Q
                         net (fo=2, routed)           0.327     1.904    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.994    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.699    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UGAME/USCENCE/UTEXT/alphabet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.951%)  route 0.363ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.552     1.435    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  UGAME/USCENCE/UTEXT/alphabet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  UGAME/USCENCE/UTEXT/alphabet_reg[0]/Q
                         net (fo=2, routed)           0.363     1.940    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.994    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.699    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.559     1.442    clk_wiz_0_inst/CLK
    SLICE_X45Y33         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_wiz_0_inst/num_reg[19]/Q
                         net (fo=1, routed)           0.108     1.691    clk_wiz_0_inst/num_reg_n_0_[19]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X45Y33         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.827     1.954    clk_wiz_0_inst/CLK
    SLICE_X45Y33         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.557     1.440    clk_wiz_0_inst/CLK
    SLICE_X45Y31         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_wiz_0_inst/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.689    clk_wiz_0_inst/num_reg_n_0_[11]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  clk_wiz_0_inst/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    clk_wiz_0_inst/num_reg[8]_i_1_n_4
    SLICE_X45Y31         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.825     1.952    clk_wiz_0_inst/CLK
    SLICE_X45Y31         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y31         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_wiz_0_inst/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.558     1.441    clk_wiz_0_inst/CLK
    SLICE_X45Y32         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.108     1.690    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X45Y32         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.826     1.953    clk_wiz_0_inst/CLK
    SLICE_X45Y32         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X45Y32         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.555     1.438    clk_wiz_0_inst/CLK
    SLICE_X45Y29         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_wiz_0_inst/num_reg[3]/Q
                         net (fo=1, routed)           0.108     1.687    clk_wiz_0_inst/num_reg_n_0_[3]
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  clk_wiz_0_inst/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    clk_wiz_0_inst/num_reg[0]_i_1_n_4
    SLICE_X45Y29         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.823     1.950    clk_wiz_0_inst/CLK
    SLICE_X45Y29         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_wiz_0_inst/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  UDISP/UDisp/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34  UGAME/is_dead_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y34  UGAME/UPIPE/UMEMGEN/valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  UDISP/UDisp/U0/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y26  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y26  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y25  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y25  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y51  UDISP/UDisp/U0/counter_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y53  UDISP/UDisp/U0/counter_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y53  UDISP/UDisp/U0/counter_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y54  UDISP/UDisp/U0/counter_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y54  UDISP/UDisp/U0/counter_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y54  UDISP/UDisp/U0/counter_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y54  UDISP/UDisp/U0/counter_out_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y51  UDISP/UDisp/U0/counter_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y51  UDISP/UDisp/U0/counter_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y51  UDISP/UDisp/U0/counter_out_reg[3]/C



