[  906.184921] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  906.212415] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  906.218251] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  906.218387] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  908.687067] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  908.689557] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  908.689577] *** PROBE: ISP device allocated successfully: 80530000 ***
[  908.689593] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  908.689599] *** PROBE: ISP device mutex and spinlock initialized ***
[  908.689606] *** PROBE: Event callback structure initialized at 0x80485480 (offset 0xc from isp_dev) ***
[  908.689617] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  908.689624] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  908.689630] *** PROBE: Platform data: c06b77a0 ***
[  908.689635] *** PROBE: Platform data validation passed ***
[  908.689641] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  908.689647] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  908.689653] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  908.689659] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  908.689665] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  908.710789] All ISP subdev platform drivers registered successfully
[  908.714589] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  908.714604] *** Registering platform device 0 from platform data ***
[  908.720411] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  908.720427] *** tx_isp_subdev_init: pdev=c06b7480, sd=8521dc00, ops=c06b7aa0 ***
[  908.720434] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[  908.720441] *** tx_isp_subdev_init: ops=c06b7aa0, ops->core=c06b7ad4 ***
[  908.720447] *** tx_isp_subdev_init: ops->core->init=c066d258 ***
[  908.720454] *** tx_isp_subdev_init: Set sd->dev=c06b7490, sd->pdev=c06b7480 ***
[  908.720461] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  908.720467] tx_isp_module_init: Module initialized for isp-w00
[  908.720473] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  908.720480] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  908.720487] tx_isp_subdev_init: platform_get_resource returned c06b7578 for device isp-w00
[  908.720495] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  908.720505] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  908.720511] isp_subdev_init_clks: Using platform data clock arrays: c06b7568
[  908.720517] isp_subdev_init_clks: Using platform data clock configs
[  908.720525] Platform data clock[0]: name=cgu_isp, rate=100000000
[  908.720535] Clock cgu_isp: set rate 100000000 Hz, result=0
[  908.720543] Clock cgu_isp enabled successfully
[  908.720549] Platform data clock[1]: name=isp, rate=65535
[  908.720557] Clock isp enabled successfully
[  908.723669] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  908.723684] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  908.723693] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.723703] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  908.723713] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.723723] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  908.723736] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.723745] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.723755] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  908.723765] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  908.723774] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  908.723845] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  908.723855] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  908.723865] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  908.723874] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  908.723883] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  908.723893] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  908.723902] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  908.723912] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  908.723923] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  908.723933] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  908.725754] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  908.725768] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  908.725778] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  908.725787] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.725797] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.725807] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  908.725816] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  908.725826] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  908.725852] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  908.725861] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  908.725872] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  908.725882] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.725893] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.725903] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.725912] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  908.725921] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.725931] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.725941] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  908.725951] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  908.725961] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  908.726214] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  908.726223] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  908.726233] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  908.726243] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  908.726253] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  908.726262] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  908.726271] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  908.726281] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  908.726291] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  908.726300] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  908.726310] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  908.726319] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  908.726329] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  908.726338] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  908.726348] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  908.726357] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  908.726369] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  908.726378] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  908.726388] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  908.726397] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  908.726407] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  908.743213] CPM clock gates configured
[  908.743228] isp_subdev_init_clks: Successfully initialized 2 clocks
[  908.743238] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7480, sd=8521dc00, ourISPdev=80530000 ***
[  908.743246] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80530000 ***
[  908.743252] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  908.743257] *** DEBUG: About to check device name matches ***
[  908.743264] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  908.743271] *** LINKED CSI device: 8521dc00, regs: b0022000 ***
[  908.743278] *** CSI PROBE: Set dev_priv to csi_dev 8521dc00 AFTER subdev_init ***
[  908.743285] *** CSI PROBE: Set host_priv to csi_dev 8521dc00 AFTER subdev_init ***
[  908.743291] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  908.743297] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  908.743321] *** Platform device 0 (isp-w00) registered successfully ***
[  908.743328] *** Registering platform device 1 from platform data ***
[  908.753403] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  908.753417] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  908.753424] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  908.753430] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  908.753437] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  908.753443] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  908.753449] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  908.753455] *** VIC will operate in FULL mode with complete buffer operations ***
[  908.753461] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  908.753467] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  908.753473] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  908.753480] *** VIC PROBE: Stored vic_dev pointer 85ba8000 in subdev dev_priv ***
[  908.753486] *** VIC PROBE: Set host_priv to vic_dev 85ba8000 for Binary Ninja compatibility ***
[  908.753493] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  908.753500] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  908.753507] *** tx_isp_subdev_init: pdev=c06b7598, sd=85ba8000, ops=c06b7a20 ***
[  908.753513] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[  908.753521] *** tx_isp_subdev_init: ops=c06b7a20, ops->core=c06b7a3c ***
[  908.753527] *** tx_isp_subdev_init: ops->core->init=c0683014 ***
[  908.753534] *** tx_isp_subdev_init: Set sd->dev=c06b75a8, sd->pdev=c06b7598 ***
[  908.753541] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  908.753547] tx_isp_module_init: Module initialized for isp-w02
[  908.753553] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  908.753561] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  908.753568] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  908.753578] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675aa8, thread=c0668584, flags=0x80, name=isp-w02, dev_id=80530000) ***
[  908.753587] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675aa8, thread=c0668584 ***
[  908.755959] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  908.755970] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  908.755977] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  908.755987] tx_isp_subdev_init: platform_get_resource returned c06b7690 for device isp-w02
[  908.755995] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  908.756005] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  908.756011] isp_subdev_init_clks: Using platform data clock arrays: c06b7680
[  908.756019] isp_subdev_init_clks: Using platform data clock configs
[  908.756027] Platform data clock[0]: name=cgu_isp, rate=100000000
[  908.756036] Clock cgu_isp: set rate 100000000 Hz, result=0
[  908.756042] Clock cgu_isp enabled successfully
[  908.756049] Platform data clock[1]: name=isp, rate=65535
[  908.756063] Clock isp enabled successfully
[  908.782543] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  908.782558] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  908.782567] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  908.782577] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  908.782589] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  908.782599] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  908.782609] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  908.782618] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  908.782631] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  908.782640] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  908.782649] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  908.782659] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  908.782669] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  908.782678] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  908.782687] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  908.782697] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  908.782706] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  908.782716] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  908.782725] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  908.782735] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  908.782744] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  908.782753] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  908.782763] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  908.782773] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  908.782782] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  908.782792] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  908.782801] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  908.782817] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  908.782827] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  908.782836] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  908.783207] CPM clock gates configured
[  908.783215] isp_subdev_init_clks: Successfully initialized 2 clocks
[  908.783225] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7598, sd=85ba8000, ourISPdev=80530000 ***
[  908.783233] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80530000 ***
[  908.783239] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  908.783244] *** DEBUG: About to check device name matches ***
[  908.783250] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  908.783256] *** DEBUG: Retrieved vic_dev from subdev data: 85ba8000 ***
[  908.783263] *** DEBUG: About to set ourISPdev->vic_dev = 85ba8000 ***
[  908.783269] *** DEBUG: ourISPdev before linking: 80530000 ***
[  908.783275] *** DEBUG: ourISPdev->vic_dev set to: 85ba8000 ***
[  908.783281] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  908.783286] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  908.783292] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  908.783299] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  908.783305] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  908.783311] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  908.783317] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  908.783337] *** Platform device 1 (isp-w02) registered successfully ***
[  908.783344] *** Registering platform device 2 from platform data ***
[  908.793422] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  908.793437] *** tx_isp_subdev_init: pdev=c06b73a8, sd=8540dc00, ops=c06b8904 ***
[  908.793444] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[  908.793451] *** tx_isp_subdev_init: ops=c06b8904, ops->core=c06b8924 ***
[  908.793457] *** tx_isp_subdev_init: ops->core->init=c068f564 ***
[  908.793464] *** tx_isp_subdev_init: Set sd->dev=c06b73b8, sd->pdev=c06b73a8 ***
[  908.793471] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8904 ***
[  908.793478] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7aa0 ***
[  908.793484] tx_isp_module_init: Module initialized for isp-w01
[  908.793490] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  908.793499] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b73a8, sd=8540dc00, ourISPdev=80530000 ***
[  908.793506] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80530000 ***
[  908.793512] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  908.793517] *** DEBUG: About to check device name matches ***
[  908.793523] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  908.793529] *** LINKED VIN device: 8540dc00 ***
[  908.793537] *** VIN SUBDEV OPS CONFIGURED: core=c06b8924, video=c06b8918, s_stream=c068f75c ***
[  908.793543] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  908.793550] *** VIN PROBE: Set dev_priv to vin_dev 8540dc00 AFTER subdev_init ***
[  908.793557] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  908.793576] *** Platform device 2 (isp-w01) registered successfully ***
[  908.793583] *** Registering platform device 3 from platform data ***
[  908.796145] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  908.796161] *** tx_isp_subdev_init: pdev=c06b7268, sd=8540d800, ops=c06b7b54 ***
[  908.796167] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[  908.796175] *** tx_isp_subdev_init: ops=c06b7b54, ops->core=c06be9dc ***
[  908.796181] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  908.796188] *** tx_isp_subdev_init: Set sd->dev=c06b7278, sd->pdev=c06b7268 ***
[  908.796194] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7b54 ***
[  908.796201] *** tx_isp_subdev_init: ops->sensor=c06be9d0, csi_subdev_ops=c06b7aa0 ***
[  908.796207] tx_isp_module_init: Module initialized for isp-fs
[  908.796213] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  908.796220] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  908.796227] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  908.796233] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  908.796241] *** FS PROBE: Set dev_priv to fs_dev 8540d800 AFTER subdev_init ***
[  908.796247] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  908.796267] *** Platform device 3 (isp-fs) registered successfully ***
[  908.796273] *** Registering platform device 4 from platform data ***
[  908.798747] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  908.798762] *** tx_isp_create_core_device: Creating ISP core device ***
[  908.798772] *** tx_isp_create_core_device: Core device created successfully: 85ba8400 ***
[  908.798778] *** CORE PROBE: Set dev_priv to core_dev 85ba8400 ***
[  908.798785] *** CORE PROBE: Set host_priv to core_dev 85ba8400 - PREVENTS BadVA CRASH ***
[  908.798792] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  908.798799] *** tx_isp_subdev_init: pdev=c06b7130, sd=85ba8400, ops=c06b7858 ***
[  908.798806] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[  908.798813] *** tx_isp_subdev_init: ops=c06b7858, ops->core=c06b7884 ***
[  908.798819] *** tx_isp_subdev_init: ops->core->init=c067fb60 ***
[  908.798826] *** tx_isp_subdev_init: Set sd->dev=c06b7140, sd->pdev=c06b7130 ***
[  908.798833] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  908.798839] tx_isp_module_init: Module initialized for isp-m0
[  908.798845] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  908.798853] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  908.798861] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  908.798871] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675aa8, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80530000) ***
[  908.798879] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675aa8, thread=c0668584 ***
[  908.801129] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  908.801141] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  908.801148] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  908.801157] tx_isp_subdev_init: platform_get_resource returned c06b7230 for device isp-m0
[  908.801165] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  908.801175] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  908.801182] isp_subdev_init_clks: Using platform data clock arrays: c06b7218
[  908.801189] isp_subdev_init_clks: Using platform data clock configs
[  908.801197] Platform data clock[0]: name=cgu_isp, rate=100000000
[  908.801206] Clock cgu_isp: set rate 100000000 Hz, result=0
[  908.801212] Clock cgu_isp enabled successfully
[  908.801219] Platform data clock[1]: name=isp, rate=65535
[  908.801226] Clock isp enabled successfully
[  908.801233] Platform data clock[2]: name=csi, rate=65535
[  908.801240] Clock csi enabled successfully
[  908.823201] CPM clock gates configured
[  908.823215] isp_subdev_init_clks: Successfully initialized 3 clocks
[  908.823224] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7130, sd=85ba8400, ourISPdev=80530000 ***
[  908.823233] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80530000 ***
[  908.823239] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  908.823244] *** DEBUG: About to check device name matches ***
[  908.823251] *** DEBUG: CORE device name matched! Setting up Core device ***
[  908.823257] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  908.823265] *** tx_isp_link_core_device: Linking core device 85ba8400 to ISP device 80530000 ***
[  908.823271] *** tx_isp_link_core_device: Core device linked successfully ***
[  908.823277] *** Core subdev already registered at slot 3: 85ba8400 ***
[  908.823283] *** LINKED CORE device: 85ba8400 ***
[  908.823289] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  908.823295] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  908.823301] *** tx_isp_core_device_init: Initializing core device: 85ba8400 ***
[  908.823313] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  908.823319] *** tx_isp_core_device_init: Core device initialized successfully ***
[  908.823325] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  908.823332] *** tx_isp_link_core_device: Linking core device 85ba8400 to ISP device 80530000 ***
[  908.823338] *** tx_isp_link_core_device: Core device linked successfully ***
[  908.823344] *** Core subdev already registered at slot 3: 85ba8400 ***
[  908.823358] *** tx_isp_core_probe: Assigned frame_channels=85ba8800 to core_dev ***
[  908.823364] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  908.823370] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  908.823375] *** tx_isp_core_probe: Calling sensor_early_init ***
[  908.823381] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  908.823387] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  908.823393] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  908.823400] ispcore_slake_module: VIC device=85ba8000, state=1ispcore_slake_module: Processing subdevices
[  908.823409] *** DEBUG: isp_dev=80530000, isp_dev->subdevs=80533274 ***<6>[  908.823417] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  908.823424] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  908.823431] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  908.823436] ispcore_slake_module: CSI slake success
[  908.823441] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  908.823447] *** tx_isp_vic_slake_subdev: ENTRY - sd=85ba8000 ***
[  908.823454] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85ba8000, current state=1 ***
[  908.823461] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  908.823466] ispcore_slake_module: VIC slake success
[  908.823471] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  908.823477] ispcore_slake_module: Managing ISP clocks
[  908.823481] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  908.823489] ispcore_slake_module: Complete, result=0<6>[  908.823495] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  908.823500] *** tx_isp_core_probe: Core device setup complete ***
[  908.823506] ***   - Core device: 85ba8400 ***
[  908.823511] ***   - Channel count: 6 ***
[  908.823517] ***   - Linked to ISP device: 80530000 ***
[  908.823523] *** tx_isp_core_probe: Initializing core tuning system ***
[  908.823528] isp_core_tuning_init: Initializing tuning data structure
[  908.823540] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  908.823547] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  908.823552] *** SAFE: mode_flag properly initialized using struct member access ***
[  908.823557] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  908.823563] *** tx_isp_core_probe: Set platform driver data ***
[  908.823568] *** tx_isp_core_probe: Set global core device reference ***
[  908.823574] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  908.823579] ***   - Core device: 85ba8400 ***
[  908.823585] ***   - Tuning device: 84bf6000 ***
[  908.823591] *** tx_isp_core_probe: Creating frame channel devices ***
[  908.823596] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  908.833375] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  908.836041] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  908.838567] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  908.841099] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  908.841109] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  908.841115] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  908.841121] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  908.841127] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  908.841135] tisp_code_create_tuning_node: Allocated dynamic major 251
[  908.853385] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  908.853396] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  908.853401] *** tx_isp_core_probe: Core probe completed successfully ***
[  908.853423] *** Platform device 4 (isp-m0) registered successfully ***
[  908.853429] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  908.853451] *** Created /proc/jz/isp directory ***
[  908.853459] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  908.853468] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  908.853475] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  908.853482] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684fd8 ***
[  908.853490] *** PROC ENTRY FIX: Using ISP device 80530000 instead of VIC device 85ba8000 for isp-w02 ***
[  908.853499] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  908.853505] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  908.853514] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  908.853523] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  908.853533] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  908.853539] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  908.853544] *** Misc device registration handled via main tx-isp device ***
[  908.853549] *** Misc device registration handled via main tx-isp device ***
[  908.853555] *** Misc device registration handled via main tx-isp device ***
[  908.853561] *** Misc device registration handled via main tx-isp device ***
[  908.853566] *** Misc device registration handled via main tx-isp device ***
[  908.853572] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  908.853581] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  908.853589] *** Frame channel 1 initialized: 640x360, state=2 ***
[  908.853594] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  908.853601] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85ba8000 ***
[  908.853607] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  908.853612] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  908.853619] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  908.853627] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  908.853633] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  908.853639] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  908.853644] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  908.853649] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  908.853655] *** PROBE: Binary Ninja reference implementation complete ***
[  908.856135] *** tx_isp_init: Platform device and driver registered successfully ***
[  908.868857] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  908.868873] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.868883] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  908.873280] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  908.875117] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  908.875159] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  908.875169] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  909.903403] === gc2053 SENSOR MODULE INIT ===
[  909.905861] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[  908.853499] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  908.853505] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  908.853514] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  908.853523] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  908.853533] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  908.853539] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  908.853544] *** Misc device registration handled via main tx-isp device ***
[  908.853549] *** Misc device registration handled via main tx-isp device ***
[  908.853555] *** Misc device registration handled via main tx-isp device ***
[  908.853561] *** Misc device registration handled via main tx-isp device ***
[  908.853566] *** Misc device registration handled via main tx-isp device ***
[  908.853572] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  908.853581] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  908.853589] *** Frame channel 1 initialized: 640x360, state=2 ***
[  908.853594] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  908.853601] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85ba8000 ***
[  908.853607] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  908.853612] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  908.853619] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  908.853627] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  908.853633] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  908.853639] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  908.853644] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  908.853649] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  908.853655] *** PROBE: Binary Ninja reference implementation complete ***
[  908.856135] *** tx_isp_init: Platform device and driver registered successfully ***
[  908.868857] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  908.868873] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  908.868883] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  908.873280] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  908.875117] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  908.875159] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  908.875169] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  909.903403] === gc2053 SENSOR MODULE INIT ===
[  909.905861] gc2053 I2C driver registered, waiting for device creation by ISP
[  912.798718] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  912.798732] === ISP Subdevice Array Status ===
[  912.798741]   [0]: isp-w00 (sd=8521dc00)
[  912.798748]   [1]: isp-w02 (sd=85ba8000)
[  912.798755]   [2]: isp-w01 (sd=8540dc00)
[  912.798762]   [3]: isp-m0 (sd=85ba8400)
[  912.798767]   [4]: (empty)
[  912.798772]   [5]: (empty)
[  912.798777]   [6]: (empty)
[  912.798783]   [7]: (empty)
[  912.798788]   [8]: (empty)
[  912.798793]   [9]: (empty)
[  912.798798]   [10]: (empty)
[  912.798803]   [11]: (empty)
[  912.798809]   [12]: (empty)
[  912.798814]   [13]: (empty)
[  912.798819]   [14]: (empty)
[  912.798824]   [15]: (empty)
[  912.798829] === End Subdevice Array ===
[  912.798836] *** tx_isp_open: Found core subdev 85ba8400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  912.798843] *** DEBUG: core_sd->dev_priv=85ba8400, core_sd->host_priv=85ba8400 ***
[  912.798850] *** DEBUG: core_sd->pdev=c06b7130, core_sd->ops=c06b7858 ***
[  912.798857] *** ispcore_core_ops_init: ENTRY - sd=85ba8400, on=1 ***
[  912.798865] *** ispcore_core_ops_init: sd->dev_priv=85ba8400, sd->host_priv=85ba8400 ***
[  912.798871] *** ispcore_core_ops_init: sd->pdev=c06b7130, sd->ops=c06b7858 ***
[  912.798878] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  912.798883] *** ispcore_core_ops_init: ISP device=80530000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  912.798892] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  912.798898] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  912.798904] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[  912.798909] *** ispcore_core_ops_init: s0 (core_dev) = 85ba8400 from sd->host_priv ***
[  912.798917] ispcore_core_ops_init: core_dev=85ba8400, vic_dev=85ba8000, vic_state=1
[  912.798921] ispcore_core_ops_init: Complete, result=0<6>[  912.798927] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  912.798933] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  912.799277] ISP IOCTL: cmd=0x805056c1 arg=0x76f1dd60
[  912.799293] subdev_sensor_ops_ioctl: cmd=0x2000000
[  912.799298] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  912.799305] *** Creating I2C sensor device on adapter 0 ***
[  912.799313] *** Creating I2C device: gc2053 at 0x37 ***
[  912.799318] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  912.799326] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  912.799332] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  912.813585] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  912.813891] === GC2053 SENSOR PROBE START ===
[  912.813907] sensor_probe: client=85425c00, addr=0x37, adapter=84074c10 (i2c0)
[  912.813913] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  912.813919] Requesting reset GPIO 18
[  912.813928] GPIO reset sequence: HIGH -> LOW -> HIGH
[  913.043189] GPIO reset sequence completed successfully
[  913.043202] === GPIO INITIALIZATION COMPLETE ===
[  913.043212] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  913.043227] sensor_probe: data_interface=1, sensor_max_fps=30
[  913.043233] sensor_probe: MIPI 30fps
[  913.043241] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  913.043249] *** tx_isp_subdev_init: pdev=c06e1168, sd=85f3f400, ops=c06e1248 ***
[  913.043255] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[  913.043262] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[  913.043268] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[  913.043275] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[  913.043283] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[  913.043289] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  913.043296] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85f3f400 ***
[  913.043303] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[  913.043309] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  913.043315] tx_isp_module_init: Module initialized for (null)
[  913.043321] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  913.043330] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85f3f400, ourISPdev=80530000 ***
[  913.043337] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80530000 ***
[  913.043343] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  913.043349] *** DEBUG: About to check device name matches ***
[  913.043356] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  913.043363] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  913.043369] *** SENSOR subdev: 85f3f400, ops: c06e1248 ***
[  913.043375] *** SENSOR ops->sensor: c06e125c ***
[  913.043381] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  913.043387] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  913.043462] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  913.043471] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  913.043477] sensor_probe: I2C client association complete
[  913.043486]   sd=85f3f400, client=85425c00, addr=0x37, adapter=i2c0
[  913.043491] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  913.043500] sensor_read: reg=0xf0, client=85425c00, adapter=i2c0, addr=0x37
[  913.043910] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  913.043918] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  913.043924] *** SUCCESS: I2C communication working after GPIO reset! ***
[  913.043933] sensor_read: reg=0xf1, client=85425c00, adapter=i2c0, addr=0x37
[  913.044421] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  913.044428] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  913.044433] === I2C COMMUNICATION TEST COMPLETE ===
[  913.044441] Registering gc2053 with ISP framework (sd=85f3f400, sensor=85f3f400)
[  913.044447] gc2053 registered with ISP framework successfully
[  913.044469] *** MIPS-SAFE: I2C device created successfully at 0x85425c00 ***
[  913.044476] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  913.044483] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  913.044489] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  913.044496] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  913.044531] ISP IOCTL: cmd=0xc050561a arg=0x7f8569f8
[  913.044539] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  913.044545] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  913.044553] ISP IOCTL: cmd=0xc050561a arg=0x7f8569f8
[  913.044559] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  913.044565] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  913.044573] ISP IOCTL: cmd=0xc0045627 arg=0x7f856a50
[  913.044585] ISP IOCTL: cmd=0x800856d5 arg=0x7f856a48
[  913.044591] TX_ISP_GET_BUF: IOCTL handler called
[  913.044597] TX_ISP_GET_BUF: core_dev=85ba8400, isp_dev=80530000
[  913.044604] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  913.044611] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  913.121095] ISP IOCTL: cmd=0x800856d4 arg=0x7f856a48
[  913.121109] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  913.121337] ISP IOCTL: cmd=0x40045626 arg=0x7f856a60
[  913.121350] subdev_sensor_ops_ioctl: cmd=0x2000003
[  913.121356] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  913.121363] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  913.121369] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  913.121379] ISP IOCTL: cmd=0x80045612 arg=0x0
[  913.121385] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  913.121391] === ISP Subdevice Array Status ===
[  913.121400]   [0]: isp-w00 (sd=8521dc00)
[  913.121407]   [1]: isp-w02 (sd=85ba8000)
[  913.121413]   [2]: isp-w01 (sd=8540dc00)
[  913.121420]   [3]: isp-m0 (sd=85ba8400)
[  913.121427]   [4]: gc2053 (sd=85f3f400)
[  913.121433]   [5]: gc2053 (sd=85f3f400)
[  913.121439]   [6]: (empty)
[  913.121444]   [7]: (empty)
[  913.121449]   [8]: (empty)
[  913.121455]   [9]: (empty)
[  913.121460]   [10]: (empty)
[  913.121465]   [11]: (empty)
[  913.121471]   [12]: (empty)
[  913.121475]   [13]: (empty)
[  913.121481]   [14]: (empty)
[  913.121486]   [15]: (empty)
[  913.121491] === End Subdevice Array ===
[  913.121497] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  913.121502] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  913.121508] *** ispcore_activate_module: Fixed for our struct layouts ***
[  913.121514] *** VIC device in state 1, proceeding with activation ***
[  913.121521] *** CLOCK CONFIGURATION SECTION: clk_array=80485200, clk_count=2 ***
[  913.121529] Clock 0 set to 100000000 Hz
[  913.121535] Clock 0 enabled
[  913.121541] Clock 1 set to 100000000 Hz
[  913.121547] Clock 1 enabled
[  913.121551] *** SUBDEVICE VALIDATION SECTION ***
[  913.121557] VIC device state set to 2 (activated)
[  913.121562] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  913.121567] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  913.121573] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  913.121578] *** SUBDEVICE INITIALIZATION LOOP ***
[  913.121584] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  913.121591] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  913.121598] *** SENSOR_INIT: gc2053 enable=1 ***
[  913.121607] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  913.121613] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[  913.121623] sensor_write: reg=0xfe val=0x80, client=85425c00, adapter=i2c0, addr=0x37
[  913.121947] sensor_write: reg=0xfe val=0x80 SUCCESS
[  913.121955] sensor_write_array: reg[1] 0xfe=0x80 OK
[  913.121965] sensor_write: reg=0xfe val=0x80, client=85425c00, adapter=i2c0, addr=0x37
[  913.122283] sensor_write: reg=0xfe val=0x80 SUCCESS
[  913.122291] sensor_write_array: reg[2] 0xfe=0x80 OK
[  913.122299] sensor_write: reg=0xfe val=0x80, client=85425c00, adapter=i2c0, addr=0x37
[  913.122613] sensor_write: reg=0xfe val=0x80 SUCCESS
[  913.122621] sensor_write_array: reg[3] 0xfe=0x80 OK
[  913.122629] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.123317] sensor_write: reg=0xfe val=0x00 SUCCESS
[  913.123327] sensor_write_array: reg[4] 0xfe=0x00 OK
[  913.123337] sensor_write: reg=0xf2 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.129371] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  913.129384] sensor_write_array: reg[5] 0xf2=0x00 OK
[  913.129394] sensor_write: reg=0xf3 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.129713] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  913.129720] sensor_write_array: reg[6] 0xf3=0x00 OK
[  913.129729] sensor_write: reg=0xf4 val=0x36, client=85425c00, adapter=i2c0, addr=0x37
[  913.130047] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  913.130055] sensor_write_array: reg[7] 0xf4=0x36 OK
[  913.130063] sensor_write: reg=0xf5 val=0xc0, client=85425c00, adapter=i2c0, addr=0x37
[  913.130377] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  913.130384] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  913.130393] sensor_write: reg=0xf6 val=0x44, client=85425c00, adapter=i2c0, addr=0x37
[  913.130706] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  913.130713] sensor_write_array: reg[9] 0xf6=0x44 OK
[  913.130722] sensor_write: reg=0xf7 val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.131035] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  913.131042] sensor_write_array: reg[10] 0xf7=0x01 OK
[  913.131051] sensor_write: reg=0xf8 val=0x68, client=85425c00, adapter=i2c0, addr=0x37
[  913.131364] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  913.131373] sensor_write: reg=0xf9 val=0x40, client=85425c00, adapter=i2c0, addr=0x37
[  913.131686] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  913.131695] sensor_write: reg=0xfc val=0x8e, client=85425c00, adapter=i2c0, addr=0x37
[  913.132008] sensor_write: reg=0xfc val=0x8e SUCCESS
[  913.132017] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.132339] sensor_write: reg=0xfe val=0x00 SUCCESS
[  913.132348] sensor_write: reg=0x87 val=0x18, client=85425c00, adapter=i2c0, addr=0x37
[  913.132663] sensor_write: reg=0x87 val=0x18 SUCCESS
[  913.132672] sensor_write: reg=0xee val=0x30, client=85425c00, adapter=i2c0, addr=0x37
[  913.132986] sensor_write: reg=0xee val=0x30 SUCCESS
[  913.132995] sensor_write: reg=0xd0 val=0xb7, client=85425c00, adapter=i2c0, addr=0x37
[  913.133335] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  913.133349] sensor_write: reg=0x03 val=0x04, client=85425c00, adapter=i2c0, addr=0x37
[  913.133662] sensor_write: reg=0x03 val=0x04 SUCCESS
[  913.133671] sensor_write: reg=0x04 val=0x60, client=85425c00, adapter=i2c0, addr=0x37
[  913.133987] sensor_write: reg=0x04 val=0x60 SUCCESS
[  913.133995] sensor_write: reg=0x05 val=0x04, client=85425c00, adapter=i2c0, addr=0x37
[  913.134309] sensor_write: reg=0x05 val=0x04 SUCCESS
[  913.134318] sensor_write: reg=0x06 val=0x4c, client=85425c00, adapter=i2c0, addr=0x37
[  913.134631] sensor_write: reg=0x06 val=0x4c SUCCESS
[  913.134640] sensor_write: reg=0x07 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.134953] sensor_write: reg=0x07 val=0x00 SUCCESS
[  913.134961] sensor_write: reg=0x08 val=0x11, client=85425c00, adapter=i2c0, addr=0x37
[  913.139483] sensor_write: reg=0x08 val=0x11 SUCCESS
[  913.139499] sensor_write: reg=0x09 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.139817] sensor_write: reg=0x09 val=0x00 SUCCESS
[  913.139827] sensor_write: reg=0x0a val=0x02, client=85425c00, adapter=i2c0, addr=0x37
[  913.140146] sensor_write: reg=0x0a val=0x02 SUCCESS
[  913.140155] sensor_write: reg=0x0b val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.140469] sensor_write: reg=0x0b val=0x00 SUCCESS
[  913.140477] sensor_write: reg=0x0c val=0x02, client=85425c00, adapter=i2c0, addr=0x37
[  913.140791] sensor_write: reg=0x0c val=0x02 SUCCESS
[  913.140800] sensor_write: reg=0x0d val=0x04, client=85425c00, adapter=i2c0, addr=0x37
[  913.141113] sensor_write: reg=0x0d val=0x04 SUCCESS
[  913.141121] sensor_write: reg=0x0e val=0x40, client=85425c00, adapter=i2c0, addr=0x37
[  913.141435] sensor_write: reg=0x0e val=0x40 SUCCESS
[  913.141443] sensor_write: reg=0x12 val=0xe2, client=85425c00, adapter=i2c0, addr=0x37
[  913.141757] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  913.141765] sensor_write: reg=0x13 val=0x16, client=85425c00, adapter=i2c0, addr=0x37
[  913.142079] sensor_write: reg=0x13 val=0x16 SUCCESS
[  913.142087] sensor_write: reg=0x19 val=0x0a, client=85425c00, adapter=i2c0, addr=0x37
[  913.142400] sensor_write: reg=0x19 val=0x0a SUCCESS
[  913.142409] sensor_write: reg=0x21 val=0x1c, client=85425c00, adapter=i2c0, addr=0x37
[  913.142722] sensor_write: reg=0x21 val=0x1c SUCCESS
[  913.142731] sensor_write: reg=0x28 val=0x0a, client=85425c00, adapter=i2c0, addr=0x37
[  913.143044] sensor_write: reg=0x28 val=0x0a SUCCESS
[  913.143053] sensor_write: reg=0x29 val=0x24, client=85425c00, adapter=i2c0, addr=0x37
[  913.149593] sensor_write: reg=0x29 val=0x24 SUCCESS
[  913.149609] sensor_write: reg=0x2b val=0x04, client=85425c00, adapter=i2c0, addr=0x37
[  913.149927] sensor_write: reg=0x2b val=0x04 SUCCESS
[  913.149937] sensor_write: reg=0x32 val=0xf8, client=85425c00, adapter=i2c0, addr=0x37
[  913.150255] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  913.150263] sensor_write: reg=0x37 val=0x03, client=85425c00, adapter=i2c0, addr=0x37
[  913.150578] sensor_write: reg=0x37 val=0x03 SUCCESS
[  913.150587] sensor_write: reg=0x39 val=0x15, client=85425c00, adapter=i2c0, addr=0x37
[  913.150900] sensor_write: reg=0x39 val=0x15 SUCCESS
[  913.150909] sensor_write: reg=0x43 val=0x07, client=85425c00, adapter=i2c0, addr=0x37
[  913.151222] sensor_write: reg=0x43 val=0x07 SUCCESS
[  913.151231] sensor_write: reg=0x44 val=0x40, client=85425c00, adapter=i2c0, addr=0x37
[  913.151544] sensor_write: reg=0x44 val=0x40 SUCCESS
[  913.151553] sensor_write: reg=0x46 val=0x0b, client=85425c00, adapter=i2c0, addr=0x37
[  913.151865] sensor_write: reg=0x46 val=0x0b SUCCESS
[  913.151874] sensor_write: reg=0x4b val=0x20, client=85425c00, adapter=i2c0, addr=0x37
[  913.152187] sensor_write: reg=0x4b val=0x20 SUCCESS
[  913.152196] sensor_write: reg=0x4e val=0x08, client=85425c00, adapter=i2c0, addr=0x37
[  913.152517] sensor_write: reg=0x4e val=0x08 SUCCESS
[  913.152525] sensor_write: reg=0x55 val=0x20, client=85425c00, adapter=i2c0, addr=0x37
[  913.152841] sensor_write: reg=0x55 val=0x20 SUCCESS
[  913.152849] sensor_write: reg=0x66 val=0x05, client=85425c00, adapter=i2c0, addr=0x37
[  913.153188] sensor_write: reg=0x66 val=0x05 SUCCESS
[  913.153198] sensor_write: reg=0x67 val=0x05, client=85425c00, adapter=i2c0, addr=0x37
[  913.153514] sensor_write: reg=0x67 val=0x05 SUCCESS
[  913.153523] sensor_write: reg=0x77 val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.153837] sensor_write: reg=0x77 val=0x01 SUCCESS
[  913.153845] sensor_write: reg=0x78 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.154159] sensor_write: reg=0x78 val=0x00 SUCCESS
[  913.154168] sensor_write: reg=0x7c val=0x93, client=85425c00, adapter=i2c0, addr=0x37
[  913.154481] sensor_write: reg=0x7c val=0x93 SUCCESS
[  913.154489] sensor_write_array: reg[50] 0x7c=0x93 OK
[  913.154497] sensor_write: reg=0x8c val=0x12, client=85425c00, adapter=i2c0, addr=0x37
[  913.154810] sensor_write: reg=0x8c val=0x12 SUCCESS
[  913.154819] sensor_write: reg=0x8d val=0x92, client=85425c00, adapter=i2c0, addr=0x37
[  913.155132] sensor_write: reg=0x8d val=0x92 SUCCESS
[  913.155141] sensor_write: reg=0x90 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.155454] sensor_write: reg=0x90 val=0x00 SUCCESS
[  913.155463] sensor_write: reg=0x41 val=0x04, client=85425c00, adapter=i2c0, addr=0x37
[  913.155775] sensor_write: reg=0x41 val=0x04 SUCCESS
[  913.155785] sensor_write: reg=0x42 val=0x9d, client=85425c00, adapter=i2c0, addr=0x37
[  913.156097] sensor_write: reg=0x42 val=0x9d SUCCESS
[  913.156106] sensor_write: reg=0x9d val=0x10, client=85425c00, adapter=i2c0, addr=0x37
[  913.159700] sensor_write: reg=0x9d val=0x10 SUCCESS
[  913.159715] sensor_write: reg=0xce val=0x7c, client=85425c00, adapter=i2c0, addr=0x37
[  913.160035] sensor_write: reg=0xce val=0x7c SUCCESS
[  913.160045] sensor_write: reg=0xd2 val=0x41, client=85425c00, adapter=i2c0, addr=0x37
[  913.160362] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  913.160371] sensor_write: reg=0xd3 val=0xdc, client=85425c00, adapter=i2c0, addr=0x37
[  913.160683] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  913.160692] sensor_write: reg=0xe6 val=0x50, client=85425c00, adapter=i2c0, addr=0x37
[  913.161005] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  913.161015] sensor_write: reg=0xb6 val=0xc0, client=85425c00, adapter=i2c0, addr=0x37
[  913.161328] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  913.161337] sensor_write: reg=0xb0 val=0x70, client=85425c00, adapter=i2c0, addr=0x37
[  913.161648] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  913.161657] sensor_write: reg=0xb1 val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.161970] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  913.161979] sensor_write: reg=0xb2 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.162291] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  913.162300] sensor_write: reg=0xb3 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.162613] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  913.162622] sensor_write: reg=0xb4 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.163666] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  913.163678] sensor_write: reg=0xb8 val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.163999] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  913.164009] sensor_write: reg=0xb9 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.164321] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  913.164329] sensor_write: reg=0x26 val=0x30, client=85425c00, adapter=i2c0, addr=0x37
[  913.169821] sensor_write: reg=0x26 val=0x30 SUCCESS
[  913.169837] sensor_write: reg=0xfe val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.170153] sensor_write: reg=0xfe val=0x01 SUCCESS
[  913.170163] sensor_write: reg=0x40 val=0x23, client=85425c00, adapter=i2c0, addr=0x37
[  913.170480] sensor_write: reg=0x40 val=0x23 SUCCESS
[  913.170489] sensor_write: reg=0x55 val=0x07, client=85425c00, adapter=i2c0, addr=0x37
[  913.170803] sensor_write: reg=0x55 val=0x07 SUCCESS
[  913.170812] sensor_write: reg=0x60 val=0x40, client=85425c00, adapter=i2c0, addr=0x37
[  913.171123] sensor_write: reg=0x60 val=0x40 SUCCESS
[  913.171132] sensor_write: reg=0xfe val=0x04, client=85425c00, adapter=i2c0, addr=0x37
[  913.171445] sensor_write: reg=0xfe val=0x04 SUCCESS
[  913.171454] sensor_write: reg=0x14 val=0x78, client=85425c00, adapter=i2c0, addr=0x37
[  913.171767] sensor_write: reg=0x14 val=0x78 SUCCESS
[  913.171777] sensor_write: reg=0x15 val=0x78, client=85425c00, adapter=i2c0, addr=0x37
[  913.172089] sensor_write: reg=0x15 val=0x78 SUCCESS
[  913.172098] sensor_write: reg=0x16 val=0x78, client=85425c00, adapter=i2c0, addr=0x37
[  913.172421] sensor_write: reg=0x16 val=0x78 SUCCESS
[  913.172431] sensor_write: reg=0x17 val=0x78, client=85425c00, adapter=i2c0, addr=0x37
[  913.172743] sensor_write: reg=0x17 val=0x78 SUCCESS
[  913.172751] sensor_write: reg=0xfe val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.173065] sensor_write: reg=0xfe val=0x01 SUCCESS
[  913.173073] sensor_write: reg=0x92 val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.173413] sensor_write: reg=0x92 val=0x00 SUCCESS
[  913.173423] sensor_write: reg=0x94 val=0x03, client=85425c00, adapter=i2c0, addr=0x37
[  913.179931] sensor_write: reg=0x94 val=0x03 SUCCESS
[  913.179945] sensor_write: reg=0x95 val=0x04, client=85425c00, adapter=i2c0, addr=0x37
[  913.180265] sensor_write: reg=0x95 val=0x04 SUCCESS
[  913.180273] sensor_write: reg=0x96 val=0x38, client=85425c00, adapter=i2c0, addr=0x37
[  913.180591] sensor_write: reg=0x96 val=0x38 SUCCESS
[  913.180600] sensor_write: reg=0x97 val=0x07, client=85425c00, adapter=i2c0, addr=0x37
[  913.180914] sensor_write: reg=0x97 val=0x07 SUCCESS
[  913.180923] sensor_write: reg=0x98 val=0x80, client=85425c00, adapter=i2c0, addr=0x37
[  913.181236] sensor_write: reg=0x98 val=0x80 SUCCESS
[  913.181245] sensor_write: reg=0xfe val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.181558] sensor_write: reg=0xfe val=0x01 SUCCESS
[  913.181567] sensor_write: reg=0x01 val=0x05, client=85425c00, adapter=i2c0, addr=0x37
[  913.181880] sensor_write: reg=0x01 val=0x05 SUCCESS
[  913.181889] sensor_write: reg=0x02 val=0x89, client=85425c00, adapter=i2c0, addr=0x37
[  913.182201] sensor_write: reg=0x02 val=0x89 SUCCESS
[  913.182210] sensor_write: reg=0x04 val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.182523] sensor_write: reg=0x04 val=0x01 SUCCESS
[  913.182532] sensor_write: reg=0x07 val=0xa6, client=85425c00, adapter=i2c0, addr=0x37
[  913.182845] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  913.182853] sensor_write: reg=0x08 val=0xa9, client=85425c00, adapter=i2c0, addr=0x37
[  913.183209] sensor_write: reg=0x08 val=0xa9 SUCCESS
[  913.183219] sensor_write: reg=0x09 val=0xa8, client=85425c00, adapter=i2c0, addr=0x37
[  913.183534] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  913.183543] sensor_write: reg=0x0a val=0xa7, client=85425c00, adapter=i2c0, addr=0x37
[  913.183857] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  913.183865] sensor_write: reg=0x0b val=0xff, client=85425c00, adapter=i2c0, addr=0x37
[  913.184179] sensor_write: reg=0x0b val=0xff SUCCESS
[  913.184187] sensor_write: reg=0x0c val=0xff, client=85425c00, adapter=i2c0, addr=0x37
[  913.184501] sensor_write: reg=0x0c val=0xff SUCCESS
[  913.184509] sensor_write: reg=0x0f val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.184822] sensor_write: reg=0x0f val=0x00 SUCCESS
[  913.184831] sensor_write: reg=0x50 val=0x1c, client=85425c00, adapter=i2c0, addr=0x37
[  913.185144] sensor_write: reg=0x50 val=0x1c SUCCESS
[  913.185153] sensor_write: reg=0x89 val=0x03, client=85425c00, adapter=i2c0, addr=0x37
[  913.185466] sensor_write: reg=0x89 val=0x03 SUCCESS
[  913.185475] sensor_write: reg=0xfe val=0x04, client=85425c00, adapter=i2c0, addr=0x37
[  913.190037] sensor_write: reg=0xfe val=0x04 SUCCESS
[  913.190051] sensor_write: reg=0x28 val=0x86, client=85425c00, adapter=i2c0, addr=0x37
[  913.190369] sensor_write: reg=0x28 val=0x86 SUCCESS
[  913.190377] sensor_write_array: reg[100] 0x28=0x86 OK
[  913.190386] sensor_write: reg=0x29 val=0x86, client=85425c00, adapter=i2c0, addr=0x37
[  913.190705] sensor_write: reg=0x29 val=0x86 SUCCESS
[  913.190714] sensor_write: reg=0x2a val=0x86, client=85425c00, adapter=i2c0, addr=0x37
[  913.191028] sensor_write: reg=0x2a val=0x86 SUCCESS
[  913.191037] sensor_write: reg=0x2b val=0x68, client=85425c00, adapter=i2c0, addr=0x37
[  913.191351] sensor_write: reg=0x2b val=0x68 SUCCESS
[  913.191359] sensor_write: reg=0x2c val=0x68, client=85425c00, adapter=i2c0, addr=0x37
[  913.191673] sensor_write: reg=0x2c val=0x68 SUCCESS
[  913.191681] sensor_write: reg=0x2d val=0x68, client=85425c00, adapter=i2c0, addr=0x37
[  913.191993] sensor_write: reg=0x2d val=0x68 SUCCESS
[  913.192001] sensor_write: reg=0x2e val=0x68, client=85425c00, adapter=i2c0, addr=0x37
[  913.192324] sensor_write: reg=0x2e val=0x68 SUCCESS
[  913.192333] sensor_write: reg=0x2f val=0x68, client=85425c00, adapter=i2c0, addr=0x37
[  913.192647] sensor_write: reg=0x2f val=0x68 SUCCESS
[  913.192656] sensor_write: reg=0x30 val=0x4f, client=85425c00, adapter=i2c0, addr=0x37
[  913.192969] sensor_write: reg=0x30 val=0x4f SUCCESS
[  913.192978] sensor_write: reg=0x31 val=0x68, client=85425c00, adapter=i2c0, addr=0x37
[  913.193329] sensor_write: reg=0x31 val=0x68 SUCCESS
[  913.193340] sensor_write: reg=0x32 val=0x67, client=85425c00, adapter=i2c0, addr=0x37
[  913.193656] sensor_write: reg=0x32 val=0x67 SUCCESS
[  913.193665] sensor_write: reg=0x33 val=0x66, client=85425c00, adapter=i2c0, addr=0x37
[  913.193979] sensor_write: reg=0x33 val=0x66 SUCCESS
[  913.193988] sensor_write: reg=0x34 val=0x66, client=85425c00, adapter=i2c0, addr=0x37
[  913.200147] sensor_write: reg=0x34 val=0x66 SUCCESS
[  913.200162] sensor_write: reg=0x35 val=0x66, client=85425c00, adapter=i2c0, addr=0x37
[  913.200479] sensor_write: reg=0x35 val=0x66 SUCCESS
[  913.200489] sensor_write: reg=0x36 val=0x66, client=85425c00, adapter=i2c0, addr=0x37
[  913.200807] sensor_write: reg=0x36 val=0x66 SUCCESS
[  913.200817] sensor_write: reg=0x37 val=0x66, client=85425c00, adapter=i2c0, addr=0x37
[  913.201131] sensor_write: reg=0x37 val=0x66 SUCCESS
[  913.201139] sensor_write: reg=0x38 val=0x62, client=85425c00, adapter=i2c0, addr=0x37
[  913.201453] sensor_write: reg=0x38 val=0x62 SUCCESS
[  913.201462] sensor_write: reg=0x39 val=0x62, client=85425c00, adapter=i2c0, addr=0x37
[  913.201775] sensor_write: reg=0x39 val=0x62 SUCCESS
[  913.201784] sensor_write: reg=0x3a val=0x62, client=85425c00, adapter=i2c0, addr=0x37
[  913.202097] sensor_write: reg=0x3a val=0x62 SUCCESS
[  913.202106] sensor_write: reg=0x3b val=0x62, client=85425c00, adapter=i2c0, addr=0x37
[  913.202419] sensor_write: reg=0x3b val=0x62 SUCCESS
[  913.202428] sensor_write: reg=0x3c val=0x62, client=85425c00, adapter=i2c0, addr=0x37
[  913.202741] sensor_write: reg=0x3c val=0x62 SUCCESS
[  913.202751] sensor_write: reg=0x3d val=0x62, client=85425c00, adapter=i2c0, addr=0x37
[  913.203063] sensor_write: reg=0x3d val=0x62 SUCCESS
[  913.203072] sensor_write: reg=0x3e val=0x62, client=85425c00, adapter=i2c0, addr=0x37
[  913.203376] sensor_write: reg=0x3e val=0x62 SUCCESS
[  913.203387] sensor_write: reg=0x3f val=0x62, client=85425c00, adapter=i2c0, addr=0x37
[  913.203700] sensor_write: reg=0x3f val=0x62 SUCCESS
[  913.203709] sensor_write: reg=0xfe val=0x01, client=85425c00, adapter=i2c0, addr=0x37
[  913.204023] sensor_write: reg=0xfe val=0x01 SUCCESS
[  913.204032] sensor_write: reg=0x9a val=0x06, client=85425c00, adapter=i2c0, addr=0x37
[  913.204344] sensor_write: reg=0x9a val=0x06 SUCCESS
[  913.204353] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.204666] sensor_write: reg=0xfe val=0x00 SUCCESS
[  913.204675] sensor_write: reg=0x7b val=0x2a, client=85425c00, adapter=i2c0, addr=0x37
[  913.204989] sensor_write: reg=0x7b val=0x2a SUCCESS
[  913.204997] sensor_write: reg=0x23 val=0x2d, client=85425c00, adapter=i2c0, addr=0x37
[  913.205311] sensor_write: reg=0x23 val=0x2d SUCCESS
[  913.205319] sensor_write: reg=0xfe val=0x03, client=85425c00, adapter=i2c0, addr=0x37
[  913.205632] sensor_write: reg=0xfe val=0x03 SUCCESS
[  913.205641] sensor_write: reg=0x01 val=0x27, client=85425c00, adapter=i2c0, addr=0x37
[  913.210257] sensor_write: reg=0x01 val=0x27 SUCCESS
[  913.210271] sensor_write: reg=0x02 val=0x56, client=85425c00, adapter=i2c0, addr=0x37
[  913.210594] sensor_write: reg=0x02 val=0x56 SUCCESS
[  913.210603] sensor_write: reg=0x03 val=0x8e, client=85425c00, adapter=i2c0, addr=0x37
[  913.210918] sensor_write: reg=0x03 val=0x8e SUCCESS
[  913.210927] sensor_write: reg=0x12 val=0x80, client=85425c00, adapter=i2c0, addr=0x37
[  913.211240] sensor_write: reg=0x12 val=0x80 SUCCESS
[  913.211249] sensor_write: reg=0x13 val=0x07, client=85425c00, adapter=i2c0, addr=0x37
[  913.211562] sensor_write: reg=0x13 val=0x07 SUCCESS
[  913.211571] sensor_write: reg=0x15 val=0x12, client=85425c00, adapter=i2c0, addr=0x37
[  913.211884] sensor_write: reg=0x15 val=0x12 SUCCESS
[  913.211893] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  913.212206] sensor_write: reg=0xfe val=0x00 SUCCESS
[  913.212215] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  913.212537] sensor_write: reg=0x3e val=0x91 SUCCESS
[  913.212544] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  913.212551] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  913.212557] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  913.212565] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[  913.212571] *** SENSOR_INIT: gc2053 enable=1 ***
[  913.212578] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  913.212584] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  913.212591] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  913.212598] *** ispcore_core_ops_init: ENTRY - sd=85ba8400, on=1 ***
[  913.212605] *** ispcore_core_ops_init: sd->dev_priv=85ba8400, sd->host_priv=85ba8400 ***
[  913.212613] *** ispcore_core_ops_init: sd->pdev=c06b7130, sd->ops=c06b7858 ***
[  913.212619] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  913.212625] *** ispcore_core_ops_init: ISP device=80530000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  913.212633] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  913.212642] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  913.212649] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  913.212655] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  913.212660] *** ispcore_core_ops_init: s0 (core_dev) = 85ba8400 from sd->host_priv ***
[  913.212668] ispcore_core_ops_init: core_dev=85ba8400, vic_dev=85ba8000, vic_state=2
[  913.212673] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[  913.212682] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  913.212690] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  913.212697] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  913.212704] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  913.212709] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  913.212714] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  913.212720] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  913.212727] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  913.212735] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  913.212740] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  913.212746] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  913.212752] tisp_event_init: Initializing ISP event system
[  913.212759] tisp_event_init: SAFE event system initialized with 20 nodes
[  913.212766] tisp_event_set_cb: Setting callback for event 4
[  913.212772] tisp_event_set_cb: Event 4 callback set to c0685c18
[  913.212778] tisp_event_set_cb: Setting callback for event 5
[  913.212785] tisp_event_set_cb: Event 5 callback set to c06860e0
[  913.212790] tisp_event_set_cb: Setting callback for event 7
[  913.212797] tisp_event_set_cb: Event 7 callback set to c0685cac
[  913.212803] tisp_event_set_cb: Setting callback for event 9
[  913.212809] tisp_event_set_cb: Event 9 callback set to c0685d34
[  913.212815] tisp_event_set_cb: Setting callback for event 8
[  913.212821] tisp_event_set_cb: Event 8 callback set to c0685df8
[  913.212829] *** system_irq_func_set: Registered handler c067e7bc at index 13 ***
[  913.230631] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  913.230648] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  913.230655] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  913.230662] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  913.230669] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  913.230677] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  913.230683] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  913.230691] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  913.230697] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  913.230705] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  913.230711] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  913.230719] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  913.230725] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  913.230733] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  913.230739] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  913.230747] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  913.230753] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  913.230759] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  913.230766] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  913.230773] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  913.230779] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  913.230787] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  913.230792] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  913.230798] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  913.230805] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  913.230811] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  913.230819] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  913.230825] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  913.230832] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  913.230839] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  913.230846] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  913.230853] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  913.230859] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  913.230866] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  913.230873] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  913.230880] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  913.230887] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  913.230894] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  913.230901] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  913.230907] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  913.230914] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  913.230921] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  913.230927] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  913.230933] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  913.230942] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  913.230949] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  913.230955] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  913.230963] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  913.230968] *** tisp_init: ISP control register set to enable processing pipeline ***
[  913.230975] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  913.230981] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  913.230988] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  913.230993] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  913.231000] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  913.231007] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  913.231013] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  913.231019] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  913.231026] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  913.231032] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  913.231039] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  913.231046] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  913.231053] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  913.231060] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  913.231067] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  913.231074] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  913.231079] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  913.231086] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  913.231093] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  913.231099] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  913.231107] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  913.231113] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  913.231120] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  913.231127] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  913.231136] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  913.231143] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  913.231151] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  913.231157] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  913.231164] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  913.231171] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  913.231177] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  913.231182] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  913.231188] *** This should eliminate green frames by enabling proper color processing ***
[  913.231195] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  913.231201] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  913.231209] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  913.231215] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  913.231222] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  913.231229] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  913.231235] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  913.231242] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  913.231249] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  913.231255] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  913.231260] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  913.231265] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  913.231271] *** tisp_init: Standard tuning parameters loaded successfully ***
[  913.231277] *** tisp_init: Custom tuning parameters loaded successfully ***
[  913.231283] tisp_set_csc_version: Setting CSC version 0
[  913.231289] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  913.231297] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  913.231303] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  913.231309] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  913.231316] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  913.231322] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  913.231327] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  913.231334] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  913.231341] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  913.231346] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  913.231353] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  913.231359] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  913.231365] *** tisp_init: ISP processing pipeline fully enabled ***
[  913.231371] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  913.231378] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  913.231384] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  913.231391] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  913.231397] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  913.231403] tisp_init: ISP memory buffers configured
[  913.231409] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  913.231416] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  913.231425] tiziano_ae_params_refresh: Refreshing AE parameters
[  913.231436] tiziano_ae_params_refresh: AE parameters refreshed
[  913.231442] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  913.231448] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  913.231453] tiziano_ae_para_addr: Setting up AE parameter addresses
[  913.231459] tiziano_ae_para_addr: AE parameter addresses configured
[  913.231465] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  913.231473] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  913.231479] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  913.231487] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  913.231493] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  913.231501] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  913.231508] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  913.231515] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[  913.231522] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  913.231529] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  913.231535] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  913.231543] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  913.231549] tiziano_ae_set_hardware_param: Parameters written to AE0
[  913.231555] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  913.231561] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  913.231568] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  913.231575] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  913.231581] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  913.231588] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  913.231595] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  913.231602] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  913.231609] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  913.231615] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  913.231622] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  913.231629] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  913.231635] tiziano_ae_set_hardware_param: Parameters written to AE1
[  913.231641] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  913.231649] *** system_irq_func_set: Registered handler c0686df0 at index 10 ***
[  913.250833] *** system_irq_func_set: Registered handler c0686ee4 at index 27 ***
[  913.260907] *** system_irq_func_set: Registered handler c0686df0 at index 26 ***
[  913.278360] *** system_irq_func_set: Registered handler c0686fcc at index 29 ***
[  913.286053] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[  913.286063] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[  913.286073] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[  913.286082] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[  913.286103] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4560.000 ms)
[  913.288203] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[  913.293238] *** system_irq_func_set: Registered handler c0686f58 at index 28 ***
[  913.300870] *** system_irq_func_set: Registered handler c0687040 at index 30 ***
[  913.322965] *** system_irq_func_set: Registered handler c0687094 at index 20 ***
[  913.340839] *** system_irq_func_set: Registered handler c06870e8 at index 18 ***
[  913.361044] *** system_irq_func_set: Registered handler c068713c at index 31 ***
[  913.368707] *** system_irq_func_set: Registered handler c0687190 at index 11 ***
[  913.383189] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  913.383211] tiziano_deflicker_expt: Generated 119 LUT entries
[  913.383218] tisp_event_set_cb: Setting callback for event 1
[  913.383225] tisp_event_set_cb: Event 1 callback set to c06869f0
[  913.383231] tisp_event_set_cb: Setting callback for event 6
[  913.383238] tisp_event_set_cb: Event 6 callback set to c0685f50
[  913.383244] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  913.383250] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  913.383257] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  913.383265] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  913.383272] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  913.383277] tiziano_awb_init: AWB hardware blocks enabled
[  913.383283] tiziano_gamma_init: Initializing Gamma processing
[  913.383288] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  913.383348] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  913.383353] tiziano_gib_init: Initializing GIB processing
[  913.383359] tiziano_lsc_init: Initializing LSC processing
[  913.383365] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  913.383371] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  913.383378] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  913.383385] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  913.383391] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  913.383448] tiziano_ccm_init: Initializing Color Correction Matrix
[  913.383453] tiziano_ccm_init: Using linear CCM parameters
[  913.383459] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  913.383466] jz_isp_ccm: EV=64, CT=9984
[  913.383473] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  913.383479] cm_control: saturation=128
[  913.383484] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  913.383491] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  913.383496] tiziano_ccm_init: CCM initialized successfully
[  913.383501] tiziano_dmsc_init: Initializing DMSC processing
[  913.383507] tiziano_sharpen_init: Initializing Sharpening
[  913.383513] tiziano_sharpen_init: Using linear sharpening parameters
[  913.383518] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  913.383525] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  913.383532] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  913.383559] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  913.383565] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  913.383571] tiziano_sharpen_init: Sharpening initialized successfully
[  913.383577] tiziano_sdns_init: Initializing SDNS processing
[  913.383585] tiziano_sdns_init: Using linear SDNS parameters
[  913.383591] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  913.383597] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  913.383603] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  913.383636] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  913.383643] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  913.383649] tiziano_sdns_init: SDNS processing initialized successfully
[  913.383655] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  913.383661] tiziano_mdns_init: Using linear MDNS parameters
[  913.383671] tiziano_mdns_init: MDNS processing initialized successfully
[  913.383677] tiziano_clm_init: Initializing CLM processing
[  913.383682] tiziano_dpc_init: Initializing DPC processing
[  913.383687] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  913.383693] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  913.383700] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  913.383706] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  913.383721] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  913.383727] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  913.383733] tiziano_hldc_init: Initializing HLDC processing
[  913.383740] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  913.383747] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  913.383753] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  913.383760] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  913.383767] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  913.383774] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  913.383781] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  913.383789] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  913.383795] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  913.383803] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  913.383809] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  913.383817] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  913.383823] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  913.383829] tiziano_adr_params_refresh: Refreshing ADR parameters
[  913.383835] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  913.383841] tiziano_adr_params_init: Initializing ADR parameter arrays
[  913.383847] tisp_adr_set_params: Writing ADR parameters to registers
[  913.383880] tisp_adr_set_params: ADR parameters written to hardware
[  913.383885] tisp_event_set_cb: Setting callback for event 18
[  913.383892] tisp_event_set_cb: Event 18 callback set to c06870e8
[  913.383898] tisp_event_set_cb: Setting callback for event 2
[  913.383905] tisp_event_set_cb: Event 2 callback set to c0685bec
[  913.383910] tiziano_adr_init: ADR processing initialized successfully
[  913.383917] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  913.383922] tiziano_bcsh_init: Initializing BCSH processing
[  913.383927] tiziano_ydns_init: Initializing YDNS processing
[  913.383933] tiziano_rdns_init: Initializing RDNS processing
[  913.383938] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  913.383951] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x568000 (Binary Ninja EXACT) ***
[  913.383959] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x569000 (Binary Ninja EXACT) ***
[  913.383966] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x56a000 (Binary Ninja EXACT) ***
[  913.383973] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x56b000 (Binary Ninja EXACT) ***
[  913.383980] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x56c000 (Binary Ninja EXACT) ***
[  913.383987] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x56c800 (Binary Ninja EXACT) ***
[  913.383994] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x56d000 (Binary Ninja EXACT) ***
[  913.384001] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x56d800 (Binary Ninja EXACT) ***
[  913.384008] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  913.384014] *** tisp_init: AE0 buffer allocated at 0x00568000 ***
[  913.384021] *** CRITICAL FIX: data_b2f3c initialized to 0x80568000 (prevents stack corruption) ***
[  913.384029] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x570000 (Binary Ninja EXACT) ***
[  913.384036] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x571000 (Binary Ninja EXACT) ***
[  913.384043] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x572000 (Binary Ninja EXACT) ***
[  913.384051] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x573000 (Binary Ninja EXACT) ***
[  913.384057] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x574000 (Binary Ninja EXACT) ***
[  913.384065] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x574800 (Binary Ninja EXACT) ***
[  913.384071] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x575000 (Binary Ninja EXACT) ***
[  913.384079] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x575800 (Binary Ninja EXACT) ***
[  913.384085] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  913.384091] *** tisp_init: AE1 buffer allocated at 0x00570000 ***
[  913.384097] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  913.384103] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  913.384110] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  913.384116] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  913.384123] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  913.384128] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  913.384136] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  913.384144] tiziano_ae_params_refresh: Refreshing AE parameters
[  913.384155] tiziano_ae_params_refresh: AE parameters refreshed
[  913.384161] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  913.384167] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  913.384173] tiziano_ae_para_addr: Setting up AE parameter addresses
[  913.384179] tiziano_ae_para_addr: AE parameter addresses configured
[  913.384185] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  913.384192] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  913.384199] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  913.384206] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  913.384213] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  913.384220] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  913.384227] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  913.384235] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[  913.384241] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  913.384249] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  913.384255] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  913.384262] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  913.384268] tiziano_ae_set_hardware_param: Parameters written to AE0
[  913.384275] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  913.384281] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  913.384288] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  913.384295] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  913.384301] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  913.384308] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  913.384315] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  913.384322] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  913.384329] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  913.384335] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  913.384342] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  913.384349] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  913.384355] tiziano_ae_set_hardware_param: Parameters written to AE1
[  913.384361] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  913.384368] *** system_irq_func_set: Registered handler c0686df0 at index 10 ***
[  913.400612] *** system_irq_func_set: Registered handler c0686ee4 at index 27 ***
[  913.410464] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4680.000 ms)
[  913.410478] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4680.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[  913.571327] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  913.571334] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  913.571341] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  913.571348] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  913.571355] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  913.571361] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  913.571368] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  913.571375] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  913.571382] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  913.571388] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  913.571396] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  913.571402] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  913.571409] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  913.571416] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  913.571422] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  913.571430] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  913.571436] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  913.571444] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  913.571451] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  913.571458] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  913.571464] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  913.571470] *** tisp_init: ISP control register set to enable processing pipeline ***
[  913.571477] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  913.571483] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  913.571490] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  913.571496] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  913.571502] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  913.571509] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  913.571520] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80530000 ***
[  913.578974] *** isp_irq_handle: IRQ 37 received, dev_id=80530000 ***
[  913.578979] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  913.586706] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80530000 ***
[  913.594158] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  913.601883] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  913.609428] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  913.615629] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  913.623700] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0686df0 ***
[  913.631960] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  913.641200] ae0_interrupt_static: Processing AE0 static interrupt
[  913.641207] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  913.641213] ae0_interrupt_static: AE0 static interrupt processed
[  913.641220] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  913.649390] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  913.694620] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4970.000 ms)
[  913.694635] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4970.000 ms)
[  913.694652] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  913.696960] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[  913.696975] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[  913.748220] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  913.748236] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  913.748244] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  913.748250] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  913.748256] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  913.748264] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  913.748271] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  913.748278] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  913.748284] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  913.748292] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  913.748298] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  913.748304] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  913.748311] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  913.748318] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  913.748324] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  913.748331] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  913.748338] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  913.748345] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  913.748354] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  913.748361] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  913.748368] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  913.748376] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  913.748382] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  913.748389] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  913.748394] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  913.748400] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  913.748406] *** This should eliminate green frames by enabling proper color processing ***
[  913.748413] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  913.748420] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  913.748426] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  913.748433] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  913.748440] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  913.748446] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  913.748454] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  913.748460] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  913.748467] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  913.748472] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  913.748478] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  913.748484] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  913.748490] *** tisp_init: Standard tuning parameters loaded successfully ***
[  913.748495] *** tisp_init: Custom tuning parameters loaded successfully ***
[  913.748502] tisp_set_csc_version: Setting CSC version 0
[  913.748508] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  913.748515] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  913.748521] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  913.748528] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  913.748534] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  913.748540] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  913.748546] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  913.748552] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  913.748559] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  913.748564] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  913.748571] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  913.748578] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  913.748584] *** tisp_init: ISP processing pipeline fully enabled ***
[  913.748590] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  913.748597] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  913.748602] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  913.748610] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  913.748616] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  913.748622] tisp_init: ISP memory buffers configured
[  913.748627] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  913.748635] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  913.748643] tiziano_ae_params_refresh: Refreshing AE parameters
[  913.748654] tiziano_ae_params_refresh: AE parameters refreshed
[  913.748660] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  913.748667] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  913.748672] tiziano_ae_para_addr: Setting up AE parameter addresses
[  913.748678] tiziano_ae_para_addr: AE parameter addresses configured
[  913.748684] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  913.748692] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  913.748698] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  913.748706] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  913.748712] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  913.748720] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  913.748726] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  913.748734] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[  913.748741] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  913.748748] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  913.748754] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  913.748762] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  913.748768] tiziano_ae_set_hardware_param: Parameters written to AE0
[  913.748774] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  913.748780] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  913.748787] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  913.748794] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  913.748800] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  913.748807] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  913.748814] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  913.748821] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  913.748828] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  913.748834] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  913.748841] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  913.748848] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  913.748854] tiziano_ae_set_hardware_param: Parameters written to AE1
[  913.748860] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  913.748868] *** system_irq_func_set: Registered handler c0686df0 at index 10 ***
[  913.762783] *** system_irq_func_set: Registered handler c0686ee4 at index 27 ***
[  913.771968] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[  913.771983] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[  913.780630] *** system_irq_func_set: Registered handler c0686df0 at index 26 ***
[  913.800822] *** system_irq_func_set: Registered handler c0686fcc at index 29 ***
[  913.810906] *** system_irq_func_set: Registered handler c0686f58 at index 28 ***
[  913.831109] *** system_irq_func_set: Registered handler c0687040 at index 30 ***
[  913.851326] *** system_irq_func_set: Registered handler c0687094 at index 20 ***
[  913.858994] *** system_irq_func_set: Registered handler c06870e8 at index 18 ***
[  913.873193] *** system_irq_func_set: Registered handler c068713c at index 31 ***
[  913.890588] *** system_irq_func_set: Registered handler c0687190 at index 11 ***
[  913.908419] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  913.908441] tiziano_deflicker_expt: Generated 119 LUT entries
[  913.908448] tisp_event_set_cb: Setting callback for event 1
[  913.908456] tisp_event_set_cb: Event 1 callback set to c06869f0
[  913.908462] tisp_event_set_cb: Setting callback for event 6
[  913.908468] tisp_event_set_cb: Event 6 callback set to c0685f50
[  913.908474] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  913.908480] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  913.908487] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  913.908495] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  913.908502] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  913.908507] tiziano_awb_init: AWB hardware blocks enabled
[  913.908512] tiziano_gamma_init: Initializing Gamma processing
[  913.908518] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  913.908578] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  913.908584] tiziano_gib_init: Initializing GIB processing
[  913.908589] tiziano_lsc_init: Initializing LSC processing
[  913.908594] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  913.908601] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  913.908608] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  913.908615] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  913.908621] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  913.908677] tiziano_ccm_init: Initializing Color Correction Matrix
[  913.908683] tiziano_ccm_init: Using linear CCM parameters
[  913.908689] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  913.908696] jz_isp_ccm: EV=64, CT=9984
[  913.908702] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  913.908708] cm_control: saturation=128
[  913.908713] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  913.908720] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  913.908726] tiziano_ccm_init: CCM initialized successfully
[  913.908731] tiziano_dmsc_init: Initializing DMSC processing
[  913.908736] tiziano_sharpen_init: Initializing Sharpening
[  913.908742] tiziano_sharpen_init: Using linear sharpening parameters
[  913.908748] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  913.908754] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  913.908761] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  913.908787] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  913.908794] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  913.908800] tiziano_sharpen_init: Sharpening initialized successfully
[  913.908805] tiziano_sdns_init: Initializing SDNS processing
[  913.908814] tiziano_sdns_init: Using linear SDNS parameters
[  913.908819] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  913.908826] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  913.908832] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  913.908865] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  913.908872] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  913.908878] tiziano_sdns_init: SDNS processing initialized successfully
[  913.908884] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  913.908890] tiziano_mdns_init: Using linear MDNS parameters
[  913.908900] tiziano_mdns_init: MDNS processing initialized successfully
[  913.908906] tiziano_clm_init: Initializing CLM processing
[  913.908911] tiziano_dpc_init: Initializing DPC processing
[  913.908916] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  913.908923] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  913.908930] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  913.908935] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  913.908950] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  913.908957] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  913.908963] tiziano_hldc_init: Initializing HLDC processing
[  913.908969] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  913.908976] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  913.908982] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  913.908990] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  913.908996] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  913.909004] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  913.909010] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  913.909018] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  913.909025] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  913.909032] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  913.909039] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  913.909046] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  913.909053] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  913.909058] tiziano_adr_params_refresh: Refreshing ADR parameters
[  913.909064] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  913.909070] tiziano_adr_params_init: Initializing ADR parameter arrays
[  913.909077] tisp_adr_set_params: Writing ADR parameters to registers
[  913.909109] tisp_adr_set_params: ADR parameters written to hardware
[  913.909115] tisp_event_set_cb: Setting callback for event 18
[  913.909122] tisp_event_set_cb: Event 18 callback set to c06870e8
[  913.909128] tisp_event_set_cb: Setting callback for event 2
[  913.909134] tisp_event_set_cb: Event 2 callback set to c0685bec
[  913.909139] tiziano_adr_init: ADR processing initialized successfully
[  913.909146] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  913.909151] tiziano_bcsh_init: Initializing BCSH processing
[  913.909156] tiziano_ydns_init: Initializing YDNS processing
[  913.909162] tiziano_rdns_init: Initializing RDNS processing
[  913.909167] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  913.909181] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1190000 (Binary Ninja EXACT) ***
[  913.909188] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1191000 (Binary Ninja EXACT) ***
[  913.909196] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1192000 (Binary Ninja EXACT) ***
[  913.909202] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1193000 (Binary Ninja EXACT) ***
[  913.909210] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1194000 (Binary Ninja EXACT) ***
[  913.909217] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1194800 (Binary Ninja EXACT) ***
[  913.909224] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1195000 (Binary Ninja EXACT) ***
[  913.909231] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1195800 (Binary Ninja EXACT) ***
[  913.909238] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  913.909244] *** tisp_init: AE0 buffer allocated at 0x01190000 ***
[  913.909250] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[  913.909259] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[  913.909266] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[  913.909273] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[  913.909280] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[  913.909287] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[  913.909294] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[  913.909301] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[  913.909308] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[  913.909315] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  913.909322] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[  913.909327] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  913.909333] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  913.909340] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  913.909346] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  913.909353] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  913.909358] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  913.909366] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  913.909374] tiziano_ae_params_refresh: Refreshing AE parameters
[  913.909384] tiziano_ae_params_refresh: AE parameters refreshed
[  913.909390] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  913.909396] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  913.909402] tiziano_ae_para_addr: Setting up AE parameter addresses
[  913.909407] tiziano_ae_para_addr: AE parameter addresses configured
[  913.909414] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  913.909421] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  913.909428] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  913.909435] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  913.909442] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  913.909449] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  913.909456] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  913.909463] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[  913.909470] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  913.909477] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  913.909484] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  913.909491] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  913.909497] tiziano_ae_set_hardware_param: Parameters written to AE0
[  913.909504] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  913.909510] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  913.909517] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  913.909524] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  913.909530] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  913.909537] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  913.909544] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  913.909550] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  913.909557] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  913.909564] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  913.909570] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  913.909577] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  913.909584] tiziano_ae_set_hardware_param: Parameters written to AE1
[  913.909589] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  913.909596] *** system_irq_func_set: Registered handler c0686df0 at index 10 ***
[  913.923182] *** system_irq_func_set: Registered handler c0686ee4 at index 27 ***
[  913.940987] *** system_irq_func_set: Registered handler c0686df0 at index 26 ***
[  913.961201] *** system_irq_func_set: Registered handler c0686fcc at index 29 ***
[  913.968871] *** system_irq_func_set: Registered handler c0686f58 at index 28 ***
[  913.986644] *** system_irq_func_set: Registered handler c0687040 at index 30 ***
[  914.006644] *** system_irq_func_set: Registered handler c0687094 at index 20 ***
[  914.015026] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[  914.015040] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[  914.024480] *** system_irq_func_set: Registered handler c06870e8 at index 18 ***
[  914.032120] *** system_irq_func_set: Registered handler c068713c at index 31 ***
[  914.053192] *** system_irq_func_set: Registered handler c0687190 at index 11 ***
[  914.071000] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  914.071022] tiziano_deflicker_expt: Generated 119 LUT entries
[  914.071029] tisp_event_set_cb: Setting callback for event 1
[  914.071037] tisp_event_set_cb: Event 1 callback set to c06869f0
[  914.071043] tisp_event_set_cb: Setting callback for event 6
[  914.071049] tisp_event_set_cb: Event 6 callback set to c0685f50
[  914.071055] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  914.071061] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  914.071068] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  914.071076] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  914.071083] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  914.071088] tiziano_awb_init: AWB hardware blocks enabled
[  914.071094] tiziano_gamma_init: Initializing Gamma processing
[  914.071100] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  914.071159] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  914.071164] tiziano_gib_init: Initializing GIB processing
[  914.071170] tiziano_lsc_init: Initializing LSC processing
[  914.071176] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  914.071182] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  914.071189] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  914.071196] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  914.071202] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  914.071259] tiziano_ccm_init: Initializing Color Correction Matrix
[  914.071264] tiziano_ccm_init: Using linear CCM parameters
[  914.071270] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  914.071277] jz_isp_ccm: EV=64, CT=9984
[  914.071284] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  914.071290] cm_control: saturation=128
[  914.071295] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  914.071302] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  914.071307] tiziano_ccm_init: CCM initialized successfully
[  914.071312] tiziano_dmsc_init: Initializing DMSC processing
[  914.071318] tiziano_sharpen_init: Initializing Sharpening
[  914.071323] tiziano_sharpen_init: Using linear sharpening parameters
[  914.071329] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  914.071336] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  914.071342] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  914.071369] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  914.071376] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  914.071381] tiziano_sharpen_init: Sharpening initialized successfully
[  914.071387] tiziano_sdns_init: Initializing SDNS processing
[  914.071395] tiziano_sdns_init: Using linear SDNS parameters
[  914.071401] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  914.071408] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  914.071414] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  914.071446] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  914.071454] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  914.071459] tiziano_sdns_init: SDNS processing initialized successfully
[  914.071466] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  914.071472] tiziano_mdns_init: Using linear MDNS parameters
[  914.071482] tiziano_mdns_init: MDNS processing initialized successfully
[  914.071488] tiziano_clm_init: Initializing CLM processing
[  914.071492] tiziano_dpc_init: Initializing DPC processing
[  914.071498] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  914.071504] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  914.071511] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  914.071517] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  914.071532] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  914.071538] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  914.071544] tiziano_hldc_init: Initializing HLDC processing
[  914.071551] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  914.071557] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  914.071564] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  914.071571] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  914.071578] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  914.071585] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  914.071592] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  914.071599] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  914.071606] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  914.071613] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  914.071620] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  914.071627] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  914.071634] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  914.071640] tiziano_adr_params_refresh: Refreshing ADR parameters
[  914.071646] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  914.071651] tiziano_adr_params_init: Initializing ADR parameter arrays
[  914.071658] tisp_adr_set_params: Writing ADR parameters to registers
[  914.071690] tisp_adr_set_params: ADR parameters written to hardware
[  914.071696] tisp_event_set_cb: Setting callback for event 18
[  914.071703] tisp_event_set_cb: Event 18 callback set to c06870e8
[  914.071708] tisp_event_set_cb: Setting callback for event 2
[  914.071715] tisp_event_set_cb: Event 2 callback set to c0685bec
[  914.071720] tiziano_adr_init: ADR processing initialized successfully
[  914.071727] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  914.071732] tiziano_bcsh_init: Initializing BCSH processing
[  914.071738] tiziano_ydns_init: Initializing YDNS processing
[  914.071743] tiziano_rdns_init: Initializing RDNS processing
[  914.071748] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  914.071754] tisp_event_init: Initializing ISP event system
[  914.071761] tisp_event_init: SAFE event system initialized with 20 nodes
[  914.071767] tisp_event_set_cb: Setting callback for event 4
[  914.071773] tisp_event_set_cb: Event 4 callback set to c0685c18
[  914.071779] tisp_event_set_cb: Setting callback for event 5
[  914.071786] tisp_event_set_cb: Event 5 callback set to c06860e0
[  914.071791] tisp_event_set_cb: Setting callback for event 7
[  914.071798] tisp_event_set_cb: Event 7 callback set to c0685cac
[  914.071804] tisp_event_set_cb: Setting callback for event 9
[  914.071810] tisp_event_set_cb: Event 9 callback set to c0685d34
[  914.071816] tisp_event_set_cb: Setting callback for event 8
[  914.071822] tisp_event_set_cb: Event 8 callback set to c0685df8
[  914.071828] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  914.071834] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  914.071840] tisp_param_operate_init: Initializing parameter operations
[  914.071848] tisp_netlink_init: Initializing netlink communication
[  914.071853] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  914.071884] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  914.071897] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  914.071910] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  914.071916] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  914.071922] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  914.071928] tisp_code_create_tuning_node: Device already created, skipping
[  914.071934] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  914.071940] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  914.071946] *** ispcore_core_ops_init: Second tisp_init completed ***
[  914.071952] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  914.071961] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  914.071968] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  914.071974] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  914.071980] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  914.071986] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  914.071991] ispcore_core_ops_init: Complete, result=0<6>[  914.071996] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  914.072002] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  914.072012] *** SENSOR_INIT: gc2053 enable=1 ***
[  914.072018] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  914.072025] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  914.072030] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  914.072036] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  914.072044] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  914.072050] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  914.072056] csi_video_s_stream: sd=8521dc00, enable=1
[  914.072062] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  914.072070] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  914.072077] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  914.072083] csi_video_s_stream: Stream ON - CSI state set to 4
[  914.072090] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  914.072096] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  914.072104] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba8000, enable=1 ***
[  914.072110] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  914.072115] *** vic_core_s_stream: STREAM ON ***
[  914.072121] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  914.072127] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  914.072133] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  914.072140] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  914.072147] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  914.072153] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  914.072159] *** STREAMING: Configuring CPM registers for VIC access ***
[  914.093197] STREAMING: CPM clocks configured for VIC access
[  914.093213] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  914.093219] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  914.093226] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  914.093232] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  914.093238] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  914.093244] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  914.093253] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  914.093260] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  914.093267] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  914.093273] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  914.093279] *** VIC unlock: Commands written, checking VIC status register ***
[  914.093286] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  914.093291] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  914.093298] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  914.093303] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  914.093309] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  914.093315] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  914.093392] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  914.093401] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  914.093408] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  914.093415] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  914.093423] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  914.093429] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  914.093437] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  914.093443] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  914.093449] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  914.093455] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  914.093461] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  914.093468] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  914.093473] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  914.093479] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  914.093486] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  914.093492] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  914.093498] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  914.093505] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  914.093511] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  914.093517] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  914.093524] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  914.093530] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  914.093539] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  914.093546] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  914.093552] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  914.093560] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  914.093566] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  914.093572] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  914.093578] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  914.093583] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  914.093589] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  914.093595] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  914.093601] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  914.104109] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104123] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  914.104133] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  914.104142] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  914.104151] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  914.104161] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.104171] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  914.104180] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  914.104189] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  914.104199] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  914.104207] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  914.104217] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  914.104226] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  914.104235] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  914.104245] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104254] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.104263] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.104273] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104282] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  914.104291] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  914.104301] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104310] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  914.104319] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  914.104329] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  914.104338] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  914.104347] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  914.104357] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  914.104366] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  914.104379] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  914.104388] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  914.104398] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  914.104407] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  914.104417] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  914.104426] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104435] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  914.104445] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104454] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  914.104463] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104473] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104482] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.104491] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  914.104501] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.104510] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  914.104519] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104529] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  914.104538] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.104547] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104557] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  914.104566] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  914.104575] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  914.104585] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  914.104594] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  914.104603] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104613] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  914.104623] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  914.104632] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  914.104641] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  914.104651] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  914.104660] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104669] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  914.104678] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104688] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  914.104697] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104706] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104715] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.104725] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  914.104735] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.104743] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  914.104753] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104762] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  914.104771] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.104781] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104791] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  914.104800] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  914.104809] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  914.104819] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  914.104828] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  914.104837] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104847] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  914.104857] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  914.104866] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  914.104875] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  914.104885] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  914.104894] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104903] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  914.104913] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104922] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  914.104931] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104941] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104950] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.104960] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  914.104969] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.104979] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  914.104988] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104997] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  914.105007] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.105016] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.105025] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  914.105035] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  914.105044] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  914.105054] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  914.105063] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  914.105073] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.105082] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  914.105091] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  914.105101] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  914.105111] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  914.105120] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  914.105129] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.105139] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  914.105148] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  914.105157] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  914.105167] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  914.105176] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  914.105185] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.105195] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  914.105204] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.105213] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  914.105223] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.105232] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  914.105242] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.105251] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.105261] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  914.105270] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  914.105279] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  914.105289] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  914.105299] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  914.105308] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.111869] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[  914.132077] *** VIC IRQ: Got vic_dev=85ba8000 ***
[  914.136959] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba8000 ***
[  914.153199] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  914.163187] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  914.168142] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  914.185399] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  914.203188] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  914.214841] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5350.000 ms)
[  914.214855] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.214865] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5350.000 ms)
[  914.216759] *** VIC IRQ: PRIMARY [1e0/1e4] zero; using CONTROL bank for mask/enable ***
[  914.225299] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.225313] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5450.000 ms)
[  914.225322] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  914.225332] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5450.000 ms)
[  914.225347] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.225362] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5450.000 ms)
[  914.225372] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5450.000 ms)
[  914.225388] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.234760] *** VIC IRQ: Using base b0023000 [1e0]=0x0 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  914.253458] *** VIC IRQ: Calculated v1_7 = 0x0 v1_10 = 0x0 ***
[  914.259489] *** VIC IRQ FALLBACK: core[0x9a70]=0x00000001 core[0x9a7c]=0x00000001 ***
[  914.283203] *** VIC IRQ FALLBACK: GATE REASSERT [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  914.301635] *** VIC IRQ FALLBACK: CORE W1C CLEAR [9a70]/[9a7c] done ***
[  914.311725] *** VIC IRQ: About to write v1_7=0x1 to reg 0x1f0 ***
[  914.329170] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  914.343183] *** VIC IRQ: Register writes completed ***
[  914.348547] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  914.364316] *** VIC IRQ: vic_start_ok=1, v1_7=0x1, v1_10=0x0 ***
[  914.380685] *** VIC SUCCESS: FRAME DONE INTERRUPT detected (count=1) ***
[  914.390783] *** VIC SUCCESS: ISP FRAME COUNT UPDATED: 1 (for /proc/jz/isp/isp-w02) ***
[  914.410976] *** VIC SUCCESS: Calling vic_framedone_irq_function ***
[  914.421063] *** VIC FRAME DONE: Frame completion signaled ***
[  914.421077] *** VIC IRQ COMPLETE: Processed v1_7=0x1, v1_10=0x0 - returning IRQ_HANDLED ***
[  914.441255] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  914.441265] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  914.441272] *** VIC FRAME DONE: Frame completion signaled ***
[  914.441279] *** VIC TEST 2: Manual frame done function returned -1066698116 ***
[  914.441285] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  914.441293] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  914.441299] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  914.441307] ispvic_frame_channel_qbuf: arg1=85ba8000, arg2=  (null)
[  914.441314] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  914.441320] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  914.441326] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  914.441333] ispvic_frame_channel_s_stream: arg1=85ba8000, arg2=1
[  914.441339] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba8000
[  914.441346] ispvic_frame_channel_s_stream[2471]: streamon
[  914.441353] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  914.441359] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  914.441365] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  914.441371] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  914.441376] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  914.441384] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  914.441389] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  914.441397] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  914.441403] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  914.441409] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  914.441415] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  914.441421] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  914.441427] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  914.441435] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  914.441443] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  914.441451] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  914.441459] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  914.441467] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  914.441473] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  914.441479] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  914.441485] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  914.441492] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  914.441498] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  914.441503] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  914.441510] ispvic_frame_channel_qbuf: arg1=85ba8000, arg2=  (null)
[  914.441516] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  914.441529] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  914.441537] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  914.441602] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  914.441614] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  914.441621] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  914.441630] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  914.441636] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  914.441642] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  914.441649] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  914.441656] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  914.442665] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  914.442671] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  914.442676] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  914.442784] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  914.442892] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  914.442899] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  914.442905] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  914.442911] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  914.442917] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  914.442923] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  914.442931] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  914.442937] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  914.442942] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg [INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089

[  914.093437] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  914.093443] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  914.093449] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  914.093455] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  914.093461] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  914.093468] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  914.093473] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  914.093479] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  914.093486] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  914.093492] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  914.093498] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  914.093505] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  914.093511] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  914.093517] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  914.093524] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  914.093530] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  914.093539] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  914.093546] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  914.093552] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  914.093560] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  914.093566] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  914.093572] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  914.093578] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  914.093583] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  914.093589] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  914.093595] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  914.093601] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  914.104109] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104123] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  914.104133] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  914.104142] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  914.104151] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  914.104161] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.104171] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  914.104180] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  914.104189] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  914.104199] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  914.104207] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  914.104217] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  914.104226] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  914.104235] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  914.104245] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104254] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.104263] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.104273] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104282] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  914.104291] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  914.104301] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104310] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  914.104319] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  914.104329] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  914.104338] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  914.104347] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  914.104357] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  914.104366] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  914.104379] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  914.104388] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  914.104398] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  914.104407] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  914.104417] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  914.104426] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104435] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  914.104445] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104454] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  914.104463] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104473] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104482] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.104491] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  914.104501] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.104510] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  914.104519] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104529] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  914.104538] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.104547] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104557] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  914.104566] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  914.104575] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  914.104585] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  914.104594] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  914.104603] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104613] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  914.104623] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  914.104632] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  914.104641] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  914.104651] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  914.104660] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104669] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  914.104678] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104688] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  914.104697] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104706] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104715] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.104725] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  914.104735] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.104743] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  914.104753] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104762] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  914.104771] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.104781] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104791] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  914.104800] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  914.104809] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  914.104819] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  914.104828] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  914.104837] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104847] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  914.104857] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  914.104866] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  914.104875] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  914.104885] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  914.104894] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.104903] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  914.104913] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104922] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  914.104931] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104941] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  914.104950] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.104960] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  914.104969] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.104979] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  914.104988] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.104997] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  914.105007] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.105016] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.105025] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  914.105035] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  914.105044] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  914.105054] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  914.105063] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  914.105073] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.105082] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  914.105091] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  914.105101] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  914.105111] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  914.105120] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  914.105129] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.105139] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  914.105148] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  914.105157] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  914.105167] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  914.105176] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  914.105185] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  914.105195] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  914.105204] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  914.105213] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  914.105223] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.105232] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  914.105242] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  914.105251] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.105261] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  914.105270] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  914.105279] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  914.105289] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  914.105299] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  914.105308] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  914.111869] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[  914.132077] *** VIC IRQ: Got vic_dev=85ba8000 ***
[  914.136959] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba8000 ***
[  914.153199] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  914.163187] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  914.168142] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  914.185399] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  914.203188] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  914.214841] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5350.000 ms)
[  914.214855] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.214865] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5350.000 ms)
[  914.216759] *** VIC IRQ: PRIMARY [1e0/1e4] zero; using CONTROL bank for mask/enable ***
[  914.225299] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.225313] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5450.000 ms)
[  914.225322] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  914.225332] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5450.000 ms)
[  914.225347] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.225362] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5450.000 ms)
[  914.225372] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5450.000 ms)
[  914.225388] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  914.234760] *** VIC IRQ: Using base b0023000 [1e0]=0x0 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  914.253458] *** VIC IRQ: Calculated v1_7 = 0x0 v1_10 = 0x0 ***
[  914.259489] *** VIC IRQ FALLBACK: core[0x9a70]=0x00000001 core[0x9a7c]=0x00000001 ***
[  914.283203] *** VIC IRQ FALLBACK: GATE REASSERT [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  914.301635] *** VIC IRQ FALLBACK: CORE W1C CLEAR [9a70]/[9a7c] done ***
[  914.311725] *** VIC IRQ: About to write v1_7=0x1 to reg 0x1f0 ***
[  914.329170] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  914.343183] *** VIC IRQ: Register writes completed ***
[  914.348547] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  914.364316] *** VIC IRQ: vic_start_ok=1, v1_7=0x1, v1_10=0x0 ***
[  914.380685] *** VIC SUCCESS: FRAME DONE INTERRUPT detected (count=1) ***
[  914.390783] *** VIC SUCCESS: ISP FRAME COUNT UPDATED: 1 (for /proc/jz/isp/isp-w02) ***
[  914.410976] *** VIC SUCCESS: Calling vic_framedone_irq_function ***
[  914.421063] *** VIC FRAME DONE: Frame completion signaled ***
[  914.421077] *** VIC IRQ COMPLETE: Processed v1_7=0x1, v1_10=0x0 - returning IRQ_HANDLED ***
[  914.441255] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  914.441265] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  914.441272] *** VIC FRAME DONE: Frame completion signaled ***
[  914.441279] *** VIC TEST 2: Manual frame done function returned -1066698116 ***
[  914.441285] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  914.441293] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  914.441299] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  914.441307] ispvic_frame_channel_qbuf: arg1=85ba8000, arg2=  (null)
[  914.441314] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  914.441320] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  914.441326] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  914.441333] ispvic_frame_channel_s_stream: arg1=85ba8000, arg2=1
[  914.441339] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba8000
[  914.441346] ispvic_frame_channel_s_stream[2471]: streamon
[  914.441353] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  914.441359] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  914.441365] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  914.441371] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  914.441376] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  914.441384] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  914.441389] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  914.441397] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  914.441403] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  914.441409] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  914.441415] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  914.441421] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  914.441427] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  914.441435] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  914.441443] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  914.441451] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  914.441459] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  914.441467] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  914.441473] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  914.441479] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  914.441485] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  914.441492] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  914.441498] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  914.441503] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  914.441510] ispvic_frame_channel_qbuf: arg1=85ba8000, arg2=  (null)
[  914.441516] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  914.441529] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  914.441537] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  914.441602] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  914.441614] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  914.441621] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  914.441630] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  914.441636] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  914.441642] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  914.441649] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  914.441656] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  914.442665] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  914.442671] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  914.442676] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  914.442784] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  914.442892] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  914.442899] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  914.442905] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  914.442911] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  914.442917] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  914.442923] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  914.442931] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  914.442937] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  914.442942] *** tx_vic_enable_irq: completed successfully ***
[  914.853954] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  914.853968] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  914.853974] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  914.853982] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  914.853989] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  914.853997] *** vin_s_stream: SAFE implementation - sd=8540dc00, enable=1 ***
[  914.854004] vin_s_stream: VIN state = 3, enable = 1
[  914.854010] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  914.854020] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  914.854026] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  914.854033] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  914.854039] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  914.854044] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  914.854052] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  914.854060] gc2053: s_stream called with enable=1
[  914.854066] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  914.854073] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  914.854079] gc2053: About to write streaming registers for interface 1
[  914.854086] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  914.854096] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  914.854416] sensor_write: reg=0xfe val=0x00 SUCCESS
[  914.854423] sensor_write_array: reg[1] 0xfe=0x00 OK
[  914.854432] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  914.854734] sensor_write: reg=0x3e val=0x91 SUCCESS
[  914.854742] sensor_write_array: reg[2] 0x3e=0x91 OK
[  914.854748] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  914.854755] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  914.854761] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  914.854768] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  914.854774] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  914.854780] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  914.854787] gc2053: s_stream called with enable=1
[  914.854794] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  914.854800] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  914.854806] gc2053: About to write streaming registers for interface 1
[  914.854812] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  914.854821] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  914.855134] sensor_write: reg=0xfe val=0x00 SUCCESS
[  914.855140] sensor_write_array: reg[1] 0xfe=0x00 OK
[  914.855149] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  914.855464] sensor_write: reg=0x3e val=0x91 SUCCESS
[  914.855471] sensor_write_array: reg[2] 0x3e=0x91 OK
[  914.855477] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  914.855484] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  914.855490] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  914.855496] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  914.855502] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  914.855508] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  914.895709] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  914.895755] ISP IOCTL: cmd=0x800456d0 arg=0x7f856a60
[  914.895763] TX_ISP_VIDEO_LINK_SETUP: config=0
[  914.895769] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  914.895776] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  914.895783] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  914.895789] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  914.895796] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  914.895804] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  914.895810] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  914.895817] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  914.895824] csi_video_s_stream: sd=8521dc00, enable=1
[  914.895830] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  914.895839] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  914.895846] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  914.895852] csi_video_s_stream: Stream ON - CSI state set to 4
[  914.895859] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba8000, enable=1 ***
[  914.895866] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  914.895871] *** vic_core_s_stream: STREAM ON ***
[  914.895877] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  914.895884] *** vin_s_stream: SAFE implementation - sd=8540dc00, enable=1 ***
[  914.895891] vin_s_stream: VIN state = 4, enable = 1
[  914.895896] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  914.895904] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  914.895910] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  914.895916] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  914.895922] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  914.895930] gc2053: s_stream called with enable=1
[  914.895937] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  914.895943] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  914.895950] gc2053: About to write streaming registers for interface 1
[  914.895956] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  914.895966] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  914.896287] sensor_write: reg=0xfe val=0x00 SUCCESS
[  914.896294] sensor_write_array: reg[1] 0xfe=0x00 OK
[  914.896303] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  914.896624] sensor_write: reg=0x3e val=0x91 SUCCESS
[  914.896632] sensor_write_array: reg[2] 0x3e=0x91 OK
[  914.896638] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  914.896645] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  914.896651] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  914.896658] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  914.896664] gc2053: s_stream called with enable=1
[  914.896671] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  914.896677] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  914.896683] gc2053: About to write streaming registers for interface 1
[  914.896690] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  914.896698] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  914.897013] sensor_write: reg=0xfe val=0x00 SUCCESS
[  914.897020] sensor_write_array: reg[1] 0xfe=0x00 OK
[  914.897029] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  914.897342] sensor_write: reg=0x3e val=0x91 SUCCESS
[  914.897350] sensor_write_array: reg[2] 0x3e=0x91 OK
[  914.897356] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  914.897362] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  914.897368] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  914.897375] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  914.915912] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 690.000 ms)
[  915.092906] ISP M0 device open called from pid 4551
[  915.092941] *** REFERENCE DRIVER IMPLEMENTATION ***
[  915.092949] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[  915.092956] tisp_par_ioctl global variable set: 805a0000
[  915.093008] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  915.093016] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  915.093022] isp_core_tuning_init: Initializing tuning data structure
[  915.093041] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[  915.093048] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  915.093054] *** SAFE: mode_flag properly initialized using struct member access ***
[  915.093396] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[  915.093408] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  915.093414] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  915.093422] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.093430] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  915.093436] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  915.093442] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  915.093448] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  915.093479] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  915.093487] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  915.093493] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  915.093502] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  915.093508] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  915.093515] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[  915.093882] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.093894] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  915.093902] Set control: cmd=0x980901 value=128
[  915.093964] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.093972] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  915.093979] Set control: cmd=0x98091b value=128
[  915.094035] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.094043] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  915.094050] Set control: cmd=0x980902 value=128
[  915.094056] tisp_bcsh_saturation: saturation=128
[  915.094062] tiziano_bcsh_update: Updating BCSH parameters
[  915.094069]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  915.094075] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  915.094131] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.094139] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  915.094146] Set control: cmd=0x980900 value=128
[  915.094217] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.094226] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  915.094232] Set control: cmd=0x980901 value=128
[  915.094290] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.094298] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  915.094304] Set control: cmd=0x98091b value=128
[  915.094358] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.094366] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  915.094373] Set control: cmd=0x980902 value=128
[  915.094379] tisp_bcsh_saturation: saturation=128
[  915.094384] tiziano_bcsh_update: Updating BCSH parameters
[  915.094392]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  915.094398] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  915.094453] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.094462] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  915.094468] Set control: cmd=0x980900 value=128
[  915.094530] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.094538] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.094544] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.094610] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.094617] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.094623] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.094682] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.094690] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  915.094697] Set control: cmd=0x980914 value=0
[  915.096073] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.096086] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  915.096093] Set control: cmd=0x980915 value=0
[  915.096264] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.096274] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.096280] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.096418] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  915.096428] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  915.096436] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  915.096443] csi_video_s_stream: sd=8521dc00, enable=0
[  915.096449] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  915.096458] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  915.096465] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  915.096471] csi_video_s_stream: Stream OFF - CSI state set to 3
[  915.096479] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba8000, enable=0 ***
[  915.096486] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  915.096491] *** vic_core_s_stream: STREAM OFF ***
[  915.096496] vic_core_s_stream: Stream OFF - state 4 -> 3
[  915.096504] *** vin_s_stream: SAFE implementation - sd=8540dc00, enable=0 ***
[  915.096510] vin_s_stream: VIN state = 4, enable = 0
[  915.096516] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  915.096523] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  915.096530] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  915.096536] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  915.096542] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  915.096550] gc2053: s_stream called with enable=0
[  915.096557] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  915.096564] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  915.096570] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  915.096579] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  915.096903] sensor_write: reg=0xfe val=0x00 SUCCESS
[  915.096911] sensor_write_array: reg[1] 0xfe=0x00 OK
[  915.096920] sensor_write: reg=0x3e val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  915.098551] sensor_write: reg=0x3e val=0x00 SUCCESS
[  915.098564] sensor_write_array: reg[2] 0x3e=0x00 OK
[  915.098571] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  915.098578] gc2053: Sensor hardware streaming stopped
[  915.099528] gc2053: s_stream called with enable=0
[  915.099661] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  915.099670] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  915.099677] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  915.099687] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  915.100028] sensor_write: reg=0xfe val=0x00 SUCCESS
[  915.100036] sensor_write_array: reg[1] 0xfe=0x00 OK
[  915.100046] sensor_write: reg=0x3e val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  915.100364] sensor_write: reg=0x3e val=0x00 SUCCESS
[  915.100372] sensor_write_array: reg[2] 0x3e=0x00 OK
[  915.100378] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  915.100385] gc2053: Sensor hardware streaming stopped
[  915.100400] ISP IOCTL: cmd=0x800456d1 arg=0x7f856a60
[  915.100408] tx_isp_video_link_destroy: Destroying links for config 0
[  915.100416] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  915.100425] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.100432] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  915.100440] Set control: cmd=0x8000164 value=1
[  915.100447] ISP IOCTL: cmd=0x800456d0 arg=0x7f856a60
[  915.100454] TX_ISP_VIDEO_LINK_SETUP: config=0
[  915.100460] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  915.100466] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  915.100472] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  915.100479] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  915.100485] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  915.100492] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  915.100499] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  915.100506] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  915.100512] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  915.100518] csi_video_s_stream: sd=8521dc00, enable=1
[  915.100524] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  915.100533] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  915.100540] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  915.100546] csi_video_s_stream: Stream ON - CSI state set to 4
[  915.100554] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ba8000, enable=1 ***
[  915.100560] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  915.100565] *** vic_core_s_stream: STREAM ON ***
[  915.100571] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  915.100577] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  915.100583] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  915.100590] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  915.100597] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  915.100603] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  915.100609] *** STREAMING: Configuring CPM registers for VIC access ***
[  915.102152] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.102164] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  915.102171] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  915.102177] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  915.102182] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  915.123196] STREAMING: CPM clocks configured for VIC access
[  915.123211] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  915.123217] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  915.123224] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  915.123230] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  915.123236] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  915.123242] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  915.123251] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  915.123258] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  915.123266] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  915.123271] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  915.123277] *** VIC unlock: Commands written, checking VIC status register ***
[  915.123284] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  915.123290] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  915.123296] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  915.123302] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  915.123308] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  915.123314] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  915.123388] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  915.123397] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  915.123404] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  915.123412] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  915.123418] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  915.123425] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  915.123432] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  915.123438] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  915.123444] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  915.123450] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  915.123456] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  915.123462] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  915.123468] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  915.123474] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  915.123480] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  915.123487] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  915.123493] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  915.123499] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  915.123505] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  915.123512] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  915.123518] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  915.123528] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  915.123534] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  915.123541] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  915.123548] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  915.123554] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  915.123560] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  915.123566] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  915.123572] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  915.123578] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  915.123584] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  915.123590] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  915.131670] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[  915.153181] *** VIC IRQ: Got vic_dev=85ba8000 ***
[  915.158042] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba8000 ***
[  915.183187] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  915.189272] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  915.194758] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 280.000 ms)
[  915.205960] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  915.223217] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  915.242196] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  915.252294] *** VIC IRQ: PRIMARY [1e0/1e4] zero; using CONTROL bank for mask/enable ***
[  915.272497] *** VIC IRQ: Using base b0023000 [1e0]=0x0 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  915.292716] *** VIC IRQ: Calculated v1_7 = 0x0 v1_10 = 0x0 ***
[  915.298767] *** VIC IRQ FALLBACK: core[0x9a70]=0x00000001 core[0x9a7c]=0x00000001 ***
[  915.313188] *** VIC IRQ FALLBACK: GATE REASSERT [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  915.331613] *** VIC IRQ FALLBACK: CORE W1C CLEAR [9a70]/[9a7c] done ***
[  915.351813] *** VIC IRQ: About to write v1_7=0x1 to reg 0x1f0 ***
[  915.358130] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  915.373183] *** VIC IRQ: Register writes completed ***
[  915.383200] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  915.400378] *** VIC IRQ: vic_start_ok=1, v1_7=0x1, v1_10=0x0 ***
[  915.406605] *** VIC SUCCESS: FRAME DONE INTERRUPT detected (count=2) ***
[  915.423192] *** VIC SUCCESS: ISP FRAME COUNT UPDATED: 2 (for /proc/jz/isp/isp-w02) ***
[  915.436767] *** VIC SUCCESS: Calling vic_framedone_irq_function ***
[  915.453191] *** VIC FRAME DONE: Frame completion signaled ***
[  915.453206] *** VIC IRQ COMPLETE: Processed v1_7=0x1, v1_10=0x0 - returning IRQ_HANDLED ***
[  915.472002] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  915.472013] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  915.472020] *** VIC FRAME DONE: Frame completion signaled ***
[  915.472027] *** VIC TEST 2: Manual frame done function returned -1066698116 ***
[  915.472033] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  915.472041] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  915.472047] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  915.472055] ispvic_frame_channel_qbuf: arg1=85ba8000, arg2=  (null)
[  915.472062] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  915.472068] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  915.472075] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  915.472081] ispvic_frame_channel_s_stream: arg1=85ba8000, arg2=1
[  915.472088] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba8000
[  915.472095] ispvic_frame_channel_s_stream[2471]: streamon
[  915.472101] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  915.472107] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  915.472113] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  915.472119] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  915.472125] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  915.472133] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  915.472139] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  915.472146] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  915.472152] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  915.472158] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  915.472163] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  915.472169] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  915.472177] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  915.472184] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  915.472192] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  915.472200] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  915.472208] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  915.472216] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  915.472222] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  915.472228] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  915.472234] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  915.472241] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  915.472247] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  915.472253] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  915.472259] ispvic_frame_channel_qbuf: arg1=85ba8000, arg2=  (null)
[  915.472265] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  915.472278] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  915.472287] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  915.472351] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  915.472363] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  915.472370] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  915.472379] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  915.472385] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  915.472391] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  915.472398] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  915.472405] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  915.473440] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  915.473446] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  915.473452] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  915.473560] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  915.473668] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  915.473675] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  915.473681] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  915.473687] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  915.473693] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  915.473700] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  915.473707] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  915.473713] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  915.473719] *** tx_vic_enable_irq: completed successfully ***
[  915.868724] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  915.868737] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  915.868744] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  915.868754] *** vin_s_stream: SAFE implementation - sd=8540dc00, enable=1 ***
[  915.868761] vin_s_stream: VIN state = 3, enable = 1
[  915.868767] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  915.868777] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  915.868784] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  915.868790] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  915.868796] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  915.868804] gc2053: s_stream called with enable=1
[  915.868811] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  915.868818] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  915.868824] gc2053: About to write streaming registers for interface 1
[  915.868831] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  915.868841] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  915.869161] sensor_write: reg=0xfe val=0x00 SUCCESS
[  915.869169] sensor_write_array: reg[1] 0xfe=0x00 OK
[  915.869177] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  915.869489] sensor_write: reg=0x3e val=0x91 SUCCESS
[  915.869496] sensor_write_array: reg[2] 0x3e=0x91 OK
[  915.869503] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  915.869509] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  915.869516] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  915.869522] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  915.869529] gc2053: s_stream called with enable=1
[  915.869535] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  915.869541] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  915.869548] gc2053: About to write streaming registers for interface 1
[  915.869554] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  915.869563] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  915.873186] sensor_write: reg=0xfe val=0x00 SUCCESS
[  915.873197] sensor_write_array: reg[1] 0xfe=0x00 OK
[  915.873207] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  915.873523] sensor_write: reg=0x3e val=0x91 SUCCESS
[  915.873530] sensor_write_array: reg[2] 0x3e=0x91 OK
[  915.873537] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  915.873543] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  915.873550] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  915.873556] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  915.875453] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.875466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  915.875473] Set control: cmd=0x980918 value=2
[  915.875681] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.875692] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.875698] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.875831] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.875841] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.875847] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.875967] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.875977] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.875983] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876089] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876097] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876103] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876246] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876255] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876261] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876377] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876385] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876392] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876510] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876519] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876525] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876643] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876651] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876657] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876853] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876861] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876868] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876993] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.877002] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.877008] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  916.111098] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  916.111110] codec_codec_ctl: set sample rate...
[  916.111244] codec_codec_ctl: set device...
[  916.111327] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  916.111336] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  916.111342] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  916.111348] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  916.111354] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
root@ing-wyze-cam3-a000 ~# warn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[  915.123444] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  915.123450] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  915.123456] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  915.123462] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  915.123468] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  915.123474] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  915.123480] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  915.123487] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  915.123493] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  915.123499] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  915.123505] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  915.123512] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  915.123518] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  915.123528] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  915.123534] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  915.123541] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  915.123548] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  915.123554] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  915.123560] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  915.123566] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  915.123572] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  915.123578] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  915.123584] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  915.123590] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  915.131670] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80530000 ***
[  915.153181] *** VIC IRQ: Got vic_dev=85ba8000 ***
[  915.158042] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ba8000 ***
[  915.183187] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  915.189272] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  915.194758] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 280.000 ms)
[  915.205960] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  915.223217] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  915.242196] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  915.252294] *** VIC IRQ: PRIMARY [1e0/1e4] zero; using CONTROL bank for mask/enable ***
[  915.272497] *** VIC IRQ: Using base b0023000 [1e0]=0x0 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  915.292716] *** VIC IRQ: Calculated v1_7 = 0x0 v1_10 = 0x0 ***
[  915.298767] *** VIC IRQ FALLBACK: core[0x9a70]=0x00000001 core[0x9a7c]=0x00000001 ***
[  915.313188] *** VIC IRQ FALLBACK: GATE REASSERT [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  915.331613] *** VIC IRQ FALLBACK: CORE W1C CLEAR [9a70]/[9a7c] done ***
[  915.351813] *** VIC IRQ: About to write v1_7=0x1 to reg 0x1f0 ***
[  915.358130] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  915.373183] *** VIC IRQ: Register writes completed ***
[  915.383200] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  915.400378] *** VIC IRQ: vic_start_ok=1, v1_7=0x1, v1_10=0x0 ***
[  915.406605] *** VIC SUCCESS: FRAME DONE INTERRUPT detected (count=2) ***
[  915.423192] *** VIC SUCCESS: ISP FRAME COUNT UPDATED: 2 (for /proc/jz/isp/isp-w02) ***
[  915.436767] *** VIC SUCCESS: Calling vic_framedone_irq_function ***
[  915.453191] *** VIC FRAME DONE: Frame completion signaled ***
[  915.453206] *** VIC IRQ COMPLETE: Processed v1_7=0x1, v1_10=0x0 - returning IRQ_HANDLED ***
[  915.472002] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  915.472013] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  915.472020] *** VIC FRAME DONE: Frame completion signaled ***
[  915.472027] *** VIC TEST 2: Manual frame done function returned -1066698116 ***
[  915.472033] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  915.472041] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  915.472047] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  915.472055] ispvic_frame_channel_qbuf: arg1=85ba8000, arg2=  (null)
[  915.472062] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  915.472068] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  915.472075] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  915.472081] ispvic_frame_channel_s_stream: arg1=85ba8000, arg2=1
[  915.472088] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ba8000
[  915.472095] ispvic_frame_channel_s_stream[2471]: streamon
[  915.472101] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  915.472107] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  915.472113] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  915.472119] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  915.472125] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  915.472133] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  915.472139] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  915.472146] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  915.472152] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  915.472158] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  915.472163] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  915.472169] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  915.472177] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  915.472184] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  915.472192] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  915.472200] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  915.472208] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  915.472216] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  915.472222] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  915.472228] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  915.472234] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  915.472241] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  915.472247] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  915.472253] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  915.472259] ispvic_frame_channel_qbuf: arg1=85ba8000, arg2=  (null)
[  915.472265] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  915.472278] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  915.472287] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  915.472351] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  915.472363] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  915.472370] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  915.472379] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  915.472385] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  915.472391] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  915.472398] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  915.472405] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  915.473440] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  915.473446] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  915.473452] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  915.473560] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  915.473668] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  915.473675] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  915.473681] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  915.473687] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  915.473693] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  915.473700] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  915.473707] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  915.473713] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  915.473719] *** tx_vic_enable_irq: completed successfully ***
[  915.868724] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  915.868737] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  915.868744] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  915.868754] *** vin_s_stream: SAFE implementation - sd=8540dc00, enable=1 ***
[  915.868761] vin_s_stream: VIN state = 3, enable = 1
[  915.868767] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  915.868777] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  915.868784] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  915.868790] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  915.868796] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  915.868804] gc2053: s_stream called with enable=1
[  915.868811] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  915.868818] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  915.868824] gc2053: About to write streaming registers for interface 1
[  915.868831] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  915.868841] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  915.869161] sensor_write: reg=0xfe val=0x00 SUCCESS
[  915.869169] sensor_write_array: reg[1] 0xfe=0x00 OK
[  915.869177] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  915.869489] sensor_write: reg=0x3e val=0x91 SUCCESS
[  915.869496] sensor_write_array: reg[2] 0x3e=0x91 OK
[  915.869503] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  915.869509] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  915.869516] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  915.869522] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  915.869529] gc2053: s_stream called with enable=1
[  915.869535] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  915.869541] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  915.869548] gc2053: About to write streaming registers for interface 1
[  915.869554] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  915.869563] sensor_write: reg=0xfe val=0x00, client=85425c00, adapter=i2c0, addr=0x37
[  915.873186] sensor_write: reg=0xfe val=0x00 SUCCESS
[  915.873197] sensor_write_array: reg[1] 0xfe=0x00 OK
[  915.873207] sensor_write: reg=0x3e val=0x91, client=85425c00, adapter=i2c0, addr=0x37
[  915.873523] sensor_write: reg=0x3e val=0x91 SUCCESS
[  915.873530] sensor_write_array: reg[2] 0x3e=0x91 OK
[  915.873537] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  915.873543] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  915.873550] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  915.873556] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  915.875453] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  915.875466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  915.875473] Set control: cmd=0x980918 value=2
[  915.875681] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.875692] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.875698] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.875831] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.875841] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.875847] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.875967] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.875977] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.875983] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876089] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876097] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876103] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876246] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876255] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876261] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876377] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876385] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876392] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876510] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876519] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876525] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876643] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876651] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876657] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876853] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.876861] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.876868] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  915.876993] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  915.877002] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  915.877008] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  916.111098] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  916.111110] codec_codec_ctl: set sample rate...
[  916.111244] codec_codec_ctl: set device...
[  916.111327] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  916.111336] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  916.111342] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  916.111348] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  916.111354] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  916.563204] codec_set_device: set device: MIC...
[  916.731393] *** FRAME CHANNEL OPEN: minor=54 ***
[  916.731406] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  916.731412] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  916.731419] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  916.731425] *** SAFE: Frame channel device stored in file->private_data ***
[  916.731431] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  916.731440] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  916.731458] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  916.731465] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  916.731474] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  916.732069] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  916.732079] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  916.732086] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  916.732093] Channel 0: Request 4 buffers, type=1 memory=2
[  916.732099] Channel 0: USERPTR mode - client will provide buffers
[  916.732106] Channel 0: USERPTR mode - 4 user buffers expected
[  916.732116] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 805c0600 ***
[  916.732122] *** Channel 0: VIC active_buffer_count set to 4 ***
[  916.732128] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  916.732135] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  916.732158] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  916.732166] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  916.732173] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  916.732180] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  916.732187] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  916.732194] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  916.732202] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  916.732209] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  916.732216] *** Channel 0: QBUF - Queue buffer index=0 ***
[  916.732222] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  916.732230] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  916.732236] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  916.732243] *** Channel 0: QBUF EVENT - No VIC callback ***
[  916.732250] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  916.732259] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  916.732267] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  916.732274] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805c0600, vbm_buffer_count=1 ***
[  916.732281] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  916.732288] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  916.732296] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  916.732306] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  916.732314] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  916.732320] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  916.732326] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  916.732334] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  916.732341] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  916.732348] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  916.732355] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  916.732362] *** Channel 0: QBUF - Queue buffer index=1 ***
[  916.732368] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  916.732375] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  916.732381] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  916.732388] *** Channel 0: QBUF EVENT - No VIC callback ***
[  916.732394] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  916.732402] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  916.732410] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  916.732418] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805c0600, vbm_buffer_count=2 ***
[  916.732425] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  916.732432] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  916.732438] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  916.732446] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  916.732454] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  916.732460] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  916.732466] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  916.732473] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  916.732481] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  916.732488] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  916.732495] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  916.732502] *** Channel 0: QBUF - Queue buffer index=2 ***
[  916.732508] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  916.732514] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  916.732521] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  916.732527] *** Channel 0: QBUF EVENT - No VIC callback ***
[  916.732534] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  916.732542] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  916.732550] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  916.732558] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805c0600, vbm_buffer_count=3 ***
[  916.732564] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  916.732571] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  916.732578] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  916.732586] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  916.732593] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  916.732599] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  916.732605] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  916.732612] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  916.732620] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  916.732627] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  916.732634] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  916.732641] *** Channel 0: QBUF - Queue buffer index=3 ***
[  916.732647] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  916.732654] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  916.732660] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  916.732666] *** Channel 0: QBUF EVENT - No VIC callback ***
[  916.732673] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  916.732681] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  916.732689] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  916.732697] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805c0600, vbm_buffer_count=4 ***
[  916.732704] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  916.732710] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  916.732717] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  916.732808] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  916.732818] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  916.732826] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  916.732832] Channel 0: STREAMON - Enqueuing buffers in driver
[  916.732838] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  916.741314] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.741326] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.741333] *** Channel 0: Frame completion wait ***
[  916.741339] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  916.741346] *** Channel 0: Frame wait returned 10 ***
[  916.741352] *** Channel 0: Frame was ready, consuming it ***
[  916.741458] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  916.741467] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  916.741474] *** Channel 0: DQBUF - dequeue buffer request ***
[  916.741480] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  916.741490] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  916.741497] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  916.741504] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  916.743232] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.743246] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.743252] *** Channel 0: Frame completion wait ***
[  916.743258] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  916.794519] *** FRAME CHANNEL OPEN: minor=53 ***
[  916.794532] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  916.794538] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  916.794545] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  916.794550] *** SAFE: Frame channel device stored in file->private_data ***
[  916.794556] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  916.794565] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  916.794583] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  916.794591] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  916.794599] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  916.795446] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  916.795456] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  916.795463] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  916.795470] Channel 1: Request 2 buffers, type=1 memory=2
[  916.795476] Channel 1: USERPTR mode - client will provide buffers
[  916.795482] Channel 1: USERPTR mode - 2 user buffers expected
[  916.795492] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 805c0400 ***
[  916.795500] *** Channel 1: VIC active_buffer_count set to 2 ***
[  916.795505] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  916.795512] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  916.795526] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  916.795534] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  916.795540] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  916.795546] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  916.795554] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  916.795562] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  916.795568] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  916.795576] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  916.795582] *** Channel 1: QBUF - Queue buffer index=0 ***
[  916.795588] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  916.795596] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  916.795604] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  916.795612] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  916.795620] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  916.795628] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805c0400, vbm_buffer_count=1 ***
[  916.795635] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  916.795642] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  916.795649] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  916.795659] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  916.795666] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  916.795672] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  916.795679] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  916.795686] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  916.795694] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  916.795701] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  916.795708] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  916.795714] *** Channel 1: QBUF - Queue buffer index=1 ***
[  916.795720] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  916.795728] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  916.795734] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  916.795743] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  916.795751] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  916.795758] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805c0400, vbm_buffer_count=2 ***
[  916.795765] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  916.795772] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  916.795778] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  916.795873] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  916.795883] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  916.795890] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  916.795896] Channel 1: STREAMON - Enqueuing buffers in driver
[  916.795903] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  916.803253] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.803267] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.803274] *** Channel 1: Frame completion wait ***
[  916.803280] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  916.803286] *** Channel 1: Frame wait returned 10 ***
[  916.803292] *** Channel 1: Frame was ready, consuming it ***
[  916.803352] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  916.803361] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  916.803367] *** Channel 1: DQBUF - dequeue buffer request ***
[  916.803374] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  916.803384] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  916.803391] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  916.803398] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  916.803412] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.803419] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.803425] *** Channel 1: Frame completion wait ***
[  916.803431] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  916.843178] *** Channel 0: Frame wait returned 0 ***
[  916.843190] *** Channel 0: Frame wait timeout/error, generating frame ***
[  916.843211] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.843219] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.843225] *** Channel 0: Frame completion wait ***
[  916.843231] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  916.843237] *** Channel 0: Frame wait returned 10 ***
[  916.843243] *** Channel 0: Frame was ready, consuming it ***
[  916.843251] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.843258] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.843263] *** Channel 0: Frame completion wait ***
[  916.843269] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  916.903183] *** Channel 1: Frame wait returned 0 ***
[  916.903195] *** Channel 1: Frame wait timeout/error, generating frame ***
[  916.903217] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.903225] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.903231] *** Channel 1: Frame completion wait ***
[  916.903237] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  916.903243] *** Channel 1: Frame wait returned 10 ***
[  916.903249] *** Channel 1: Frame was ready, consuming it ***
[  916.903257] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.903264] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.903270] *** Channel 1: Frame completion wait ***
[  916.903276] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  916.933179] *** Channel 0: DQBUF wait returned 0 ***
[  916.933191] *** Channel 0: DQBUF timeout, generating frame ***
[  916.933199] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  916.933237] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  916.933245] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  916.933252] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  916.933258] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  916.933263] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  916.933384] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  916.933394] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  916.933401] *** Channel 0: DQBUF - dequeue buffer request ***
[  916.933407] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  916.933417] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  916.933423] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  916.933430] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  916.943141] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  916.943195] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  916.943203] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  916.943209] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  916.943217] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  916.943225] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  916.943232] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  916.943239] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  916.943246] *** Channel 0: QBUF - Queue buffer index=0 ***
[  916.943252] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  916.943260] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  916.943267] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  916.943274] *** Channel 0: QBUF EVENT - No VIC callback ***
[  916.943281] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  916.943289] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  916.943297] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  916.943305] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805c0600, vbm_buffer_count=4 ***
[  916.943312] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  916.943319] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  916.943329] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  916.943414] *** Channel 0: Frame wait returned 1 ***
[  916.943422] *** Channel 0: Frame was ready, consuming it ***
[  916.943435] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  916.943443] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  916.943449] *** Channel 0: Frame completion wait ***
[  916.943455] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.003187] *** Channel 1: DQBUF wait returned 0 ***
[  917.003199] *** Channel 1: DQBUF timeout, generating frame ***
[  917.003207] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  917.003315] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  917.003323] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  917.003330] *** Channel 1: DQBUF - dequeue buffer request ***
[  917.003336] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  917.003347] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  917.003354] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  917.003361] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  917.003378] *** Channel 1: Frame wait returned 0 ***
[  917.003385] *** Channel 1: Frame wait timeout/error, generating frame ***
[  917.003396] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.003403] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.003409] *** Channel 1: Frame completion wait ***
[  917.003415] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.003421] *** Channel 1: Frame wait returned 10 ***
[  917.003427] *** Channel 1: Frame was ready, consuming it ***
[  917.003435] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.003442] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.003447] *** Channel 1: Frame completion wait ***
[  917.003453] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.005097] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  917.005125] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  917.005133] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  917.005139] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  917.005147] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  917.005154] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  917.005161] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  917.005169] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  917.005175] *** Channel 1: QBUF - Queue buffer index=0 ***
[  917.005181] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  917.005189] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  917.005197] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  917.005205] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  917.005213] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  917.005221] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805c0400, vbm_buffer_count=2 ***
[  917.005228] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  917.005235] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  917.005246] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  917.005333] *** Channel 1: Frame wait returned 10 ***
[  917.005341] *** Channel 1: Frame was ready, consuming it ***
[  917.005354] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.005361] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.005368] *** Channel 1: Frame completion wait ***
[  917.005374] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.043198] *** Channel 0: Frame wait returned 0 ***
[  917.043211] *** Channel 0: Frame wait timeout/error, generating frame ***
[  917.043231] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.043239] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.043245] *** Channel 0: Frame completion wait ***
[  917.043251] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.043258] *** Channel 0: Frame wait returned 10 ***
[  917.043263] *** Channel 0: Frame was ready, consuming it ***
[  917.043272] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.043279] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.043285] *** Channel 0: Frame completion wait ***
[  917.043291] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.103199] *** Channel 1: Frame wait returned 0 ***
[  917.103211] *** Channel 1: Frame wait timeout/error, generating frame ***
[  917.103231] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.103239] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.103245] *** Channel 1: Frame completion wait ***
[  917.103251] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.103257] *** Channel 1: Frame wait returned 10 ***
[  917.103263] *** Channel 1: Frame was ready, consuming it ***
[  917.103271] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.103278] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.103284] *** Channel 1: Frame completion wait ***
[  917.103290] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.111713] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  917.111725] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  917.111733] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  917.111739] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  917.111744] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  917.133199] *** Channel 0: DQBUF wait returned 0 ***
[  917.133211] *** Channel 0: DQBUF timeout, generating frame ***
[  917.133220] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  917.133243] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  917.133251] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  917.133257] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  917.133263] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  917.133269] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  917.133390] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  917.133399] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  917.133406] *** Channel 0: DQBUF - dequeue buffer request ***
[  917.133412] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  917.133422] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  917.133429] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  917.133436] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  917.143234] *** Channel 0: Frame wait returned 0 ***
[  917.143249] *** Channel 0: Frame wait timeout/error, generating frame ***
[  917.143275] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.143283] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.143289] *** Channel 0: Frame completion wait ***
[  917.143295] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.143301] *** Channel 0: Frame wait returned 10 ***
[  917.143307] *** Channel 0: Frame was ready, consuming it ***
[  917.143315] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.143322] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.143328] *** Channel 0: Frame completion wait ***
[  917.143334] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.143621] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  917.143632] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  917.143639] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  917.143645] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  917.143653] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  917.143660] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  917.143667] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  917.143675] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  917.143681] *** Channel 0: QBUF - Queue buffer index=1 ***
[  917.143687] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  917.143695] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  917.143703] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  917.143709] *** Channel 0: QBUF EVENT - No VIC callback ***
[  917.143717] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  917.143725] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  917.143733] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  917.143741] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805c0600, vbm_buffer_count=4 ***
[  917.143748] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  917.143755] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  917.143767] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  917.143833] *** Channel 0: DQBUF wait returned 19 ***
[  917.143845] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[  917.143862] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  917.143869] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  917.143875] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  917.143881] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  917.143887] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  917.144007] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  917.144018] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  917.144025] *** Channel 0: DQBUF - dequeue buffer request ***
[  917.144031] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  917.144041] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  917.144048] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  917.144055] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  917.154217] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  917.154231] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  917.154237] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  917.154243] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  917.154251] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  917.154259] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  917.154266] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  917.154273] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  917.154280] *** Channel 0: QBUF - Queue buffer index=2 ***
[  917.154286] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  917.154294] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  917.154301] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  917.154309] *** Channel 0: QBUF EVENT - No VIC callback ***
[  917.154316] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  917.154324] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  917.154332] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  917.154341] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805c0600, vbm_buffer_count=4 ***
[  917.154347] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  917.154354] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  917.154367] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  917.154435] *** Channel 0: Frame wait returned 9 ***
[  917.154442] *** Channel 0: Frame was ready, consuming it ***
[  917.154455] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.154463] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.154469] *** Channel 0: Frame completion wait ***
[  917.154475] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.203189] *** Channel 1: DQBUF wait returned 0 ***
[  917.203201] *** Channel 1: DQBUF timeout, generating frame ***
[  917.203211] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  917.203320] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  917.203329] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  917.203336] *** Channel 1: DQBUF - dequeue buffer request ***
[  917.203342] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  917.203353] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  917.203359] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  917.203366] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  917.203400] *** Channel 1: Frame wait returned 0 ***
[  917.203407] *** Channel 1: Frame wait timeout/error, generating frame ***
[  917.203419] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.203426] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.203433] *** Channel 1: Frame completion wait ***
[  917.203439] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.203445] *** Channel 1: Frame wait returned 10 ***
[  917.203451] *** Channel 1: Frame was ready, consuming it ***
[  917.203459] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.203465] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.203471] *** Channel 1: Frame completion wait ***
[  917.203477] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.205027] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  917.205041] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  917.205048] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  917.205055] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  917.205062] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  917.205069] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  917.205077] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  917.205084] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  917.205091] *** Channel 1: QBUF - Queue buffer index=1 ***
[  917.205097] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  917.205105] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  917.205112] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  917.205121] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  917.205129] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  917.205137] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805c0400, vbm_buffer_count=2 ***
[  917.205143] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  917.205151] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  917.205163] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  917.205226] *** Channel 1: Frame wait returned 10 ***
[  917.205233] *** Channel 1: Frame was ready, consuming it ***
[  917.205245] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.205253] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.205259] *** Channel 1: Frame completion wait ***
[  917.205265] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.253179] *** Channel 0: Frame wait returned 0 ***
[  917.253191] *** Channel 0: Frame wait timeout/error, generating frame ***
[  917.253212] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.253220] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.253227] *** Channel 0: Frame completion wait ***
[  917.253232] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.253239] *** Channel 0: Frame wait returned 10 ***
[  917.253245] *** Channel 0: Frame was ready, consuming it ***
[  917.253253] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.253260] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.253266] *** Channel 0: Frame completion wait ***
[  917.253271] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.303177] *** Channel 1: Frame wait returned 0 ***
[  917.303190] *** Channel 1: Frame wait timeout/error, generating frame ***
[  917.303211] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.303219] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.303225] *** Channel 1: Frame completion wait ***
[  917.303231] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.303238] *** Channel 1: Frame wait returned 10 ***
[  917.303244] *** Channel 1: Frame was ready, consuming it ***
[  917.303252] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.303259] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.303265] *** Channel 1: Frame completion wait ***
[  917.303271] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.343179] *** Channel 0: DQBUF wait returned 0 ***
[  917.343191] *** Channel 0: DQBUF timeout, generating frame ***
[  917.343200] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[  917.343224] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  917.343232] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  917.343238] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  917.343244] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  917.343250] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  917.343365] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  917.343374] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  917.343381] *** Channel 0: DQBUF - dequeue buffer request ***
[  917.343387] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  917.343397] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  917.343404] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  917.343411] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  917.353357] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  917.353371] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  917.353377] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  917.353384] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  917.353391] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  917.353399] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  917.353407] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  917.353413] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  917.353420] *** Channel 0: QBUF - Queue buffer index=3 ***
[  917.353427] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  917.353435] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  917.353441] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  917.353449] *** Channel 0: QBUF EVENT - No VIC callback ***
[  917.353456] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  917.353464] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  917.353472] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  917.353480] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805c0600, vbm_buffer_count=4 ***
[  917.353487] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  917.353494] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  917.353505] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  917.353528] *** Channel 0: Frame wait returned 1 ***
[  917.353535] *** Channel 0: Frame was ready, consuming it ***
[  917.353546] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.353553] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.353560] *** Channel 0: Frame completion wait ***
[  917.353565] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.403185] *** Channel 1: DQBUF wait returned 0 ***
[  917.403197] *** Channel 1: DQBUF timeout, generating frame ***
[  917.403206] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[  917.403313] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  917.403321] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  917.403328] *** Channel 1: DQBUF - dequeue buffer request ***
[  917.403334] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  917.403345] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f3f400 (name=gc2053) ***
[  917.403351] *** tx_isp_get_sensor: Found real sensor: 85f3f400 ***
[  917.403358] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  917.403375] *** Channel 1: Frame wait returned 0 ***
[  917.403383] *** Channel 1: Frame wait timeout/error, generating frame ***
[  917.403394] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.403401] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.403408] *** Channel 1: Frame completion wait ***
[  917.403413] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.403420] *** Channel 1: Frame wait returned 10 ***
[  917.403426] *** Channel 1: Frame was ready, consuming it ***
[  917.403433] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.403441] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.403447] *** Channel 1: Frame completion wait ***
[  917.403452] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.403538] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  917.403547] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  917.403554] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  917.403560] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  917.403568] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  917.403575] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  917.403583] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  917.403590] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  917.403596] *** Channel 1: QBUF - Queue buffer index=0 ***
[  917.403603] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  917.403610] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  917.403617] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  917.403625] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  917.403633] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  917.403641] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805c0400, vbm_buffer_count=2 ***
[  917.403648] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  917.403655] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  917.403667] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  917.403687] *** Channel 1: Frame wait returned 10 ***
[  917.403694] *** Channel 1: Frame was ready, consuming it ***
[  917.403703] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.403710] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.403716] *** Channel 1: Frame completion wait ***
[  917.403722] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  917.453182] *** Channel 0: Frame wait returned 0 ***
[  917.453194] *** Channel 0: Frame wait timeout/error, generating frame ***
[  917.453215] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.453222] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.453229] *** Channel 0: Frame completion wait ***
[  917.453234] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  917.453241] *** Channel 0: Frame wait returned 10 ***
[  917.453247] *** Channel 0: Frame was ready, consuming it ***
[  917.453255] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  917.453261] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  917.453267] *** Channel 0: Frame completion wait ***
[  917.453273] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:     146416   jz-intc  jz-timerost
 14:         60   jz-intc  ipu
 15:      54385   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      42800   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        161   jz-intc  jz-i2c.0
 70:         21   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
