	component vectadd is
		port (
			clk_clk                        : in  std_logic                     := 'X';             -- clk
			reset_reset_n                  : in  std_logic                     := 'X';             -- reset_n
			to_hw_sig_export               : out std_logic_vector(1 downto 0);                     -- export
			to_sw_sig_export               : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			to_hw_data_export              : out std_logic_vector(31 downto 0);                    -- export
			onchip_memory2_0_s2_address    : in  std_logic_vector(13 downto 0) := (others => 'X'); -- address
			onchip_memory2_0_s2_chipselect : in  std_logic                     := 'X';             -- chipselect
			onchip_memory2_0_s2_clken      : in  std_logic                     := 'X';             -- clken
			onchip_memory2_0_s2_write      : in  std_logic                     := 'X';             -- write
			onchip_memory2_0_s2_readdata   : out std_logic_vector(31 downto 0);                    -- readdata
			onchip_memory2_0_s2_writedata  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			onchip_memory2_0_s2_byteenable : in  std_logic_vector(3 downto 0)  := (others => 'X')  -- byteenable
		);
	end component vectadd;

