# MIPS-Pipelined-Processor
Implementation of a 5 stage MIPS pipelined processor supporting 22 instructions in system verilog as described in Digital Design and Computer Architecture, 2nd Ed. by David Harris and Sarah Harris
