# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_3_no_board.srcs/sources_1/imports/new/cont_mod_M.vhd" \
"../../../../Esercizio_3_no_board.srcs/sources_1/imports/new/div_frequenza.vhd" \
"../../../../Esercizio_3_no_board.srcs/sources_1/imports/new/orologio.vhd" \
"../../../../Esercizio_3_no_board.srcs/sim_1/imports/new/orologio_tb.vhd" \

# Do not sort compile order
nosort
