// Seed: 1128453465
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output wor   id_3
);
  assign id_3 = 1;
  parameter id_5 = -1;
  logic id_6 = id_0;
  assign id_6 = id_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd10,
    parameter id_9 = 32'd28
) (
    output wire id_0,
    output tri1 _id_1,
    input tri id_2,
    input supply1 id_3
);
  logic id_5, id_6;
  localparam id_7 = -1 == 1 - -1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0
  );
  task id_8;
    id_5[1] = id_3;
  endtask
  assign id_0 = id_6;
  logic _id_9 = id_7;
  assign id_0 = -1 == (id_7) ? id_5 == id_5 : id_9;
  parameter id_10 = 1 == !id_7;
  assign id_8 = -1;
  wire id_11;
  ;
  wire id_12[{  1  {  id_9  }  } : id_1];
  ;
endmodule
