LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;

ENTITY Cont IS
	PORT(	CLK, RST: IN STD_LOGIC;
			CUENTA: BUFFER INTEGER RANGE 0 TO 15);
END ENTITY;

ARCHITECTURE BHV of Cont IS
BEGIN
	PROCESS(CLK,RST)
	BEGIN
		IF FALLING_EDGE(CLK) THEN
			IF RST = '1' THEN
				CUENTA <= 0;
			ELSIF CUENTA = 15 THEN
				CUENTA <= 0;
			ELSE
				CUENTA <= CUENTA + 1;
			END IF;
		END IF;
	END PROCESS;
END BHV;
			