

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_40_15'
================================================================
* Date:           Fri Mar 21 12:04:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.819 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_49 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:100]   --->   Operation 4 'alloca' 'i_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%result_l0_0_63_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_63_load_1"   --->   Operation 5 'read' 'result_l0_0_63_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%result_l0_0_62_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_62_load_1"   --->   Operation 6 'read' 'result_l0_0_62_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%result_l0_0_61_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_61_load_1"   --->   Operation 7 'read' 'result_l0_0_61_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%result_l0_0_60_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_60_load_1"   --->   Operation 8 'read' 'result_l0_0_60_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%result_l0_0_59_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_59_load_1"   --->   Operation 9 'read' 'result_l0_0_59_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_l0_0_58_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_58_load_1"   --->   Operation 10 'read' 'result_l0_0_58_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_l0_0_57_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_57_load_1"   --->   Operation 11 'read' 'result_l0_0_57_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%result_l0_0_56_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_56_load_1"   --->   Operation 12 'read' 'result_l0_0_56_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%result_l0_0_55_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_55_load_1"   --->   Operation 13 'read' 'result_l0_0_55_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%result_l0_0_54_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_54_load_1"   --->   Operation 14 'read' 'result_l0_0_54_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%result_l0_0_53_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_53_load_1"   --->   Operation 15 'read' 'result_l0_0_53_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%result_l0_0_52_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_52_load_1"   --->   Operation 16 'read' 'result_l0_0_52_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%result_l0_0_51_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_51_load_1"   --->   Operation 17 'read' 'result_l0_0_51_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%result_l0_0_50_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_50_load_1"   --->   Operation 18 'read' 'result_l0_0_50_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%result_l0_0_49_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_49_load_1"   --->   Operation 19 'read' 'result_l0_0_49_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%result_l0_0_48_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_48_load_1"   --->   Operation 20 'read' 'result_l0_0_48_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_l0_0_47_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_47_load_1"   --->   Operation 21 'read' 'result_l0_0_47_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%result_l0_0_46_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_46_load_1"   --->   Operation 22 'read' 'result_l0_0_46_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%result_l0_0_45_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_45_load_1"   --->   Operation 23 'read' 'result_l0_0_45_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%result_l0_0_44_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_44_load_1"   --->   Operation 24 'read' 'result_l0_0_44_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%result_l0_0_43_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_43_load_1"   --->   Operation 25 'read' 'result_l0_0_43_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%result_l0_0_42_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_42_load_1"   --->   Operation 26 'read' 'result_l0_0_42_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%result_l0_0_41_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_41_load_1"   --->   Operation 27 'read' 'result_l0_0_41_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%result_l0_0_40_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_40_load_1"   --->   Operation 28 'read' 'result_l0_0_40_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%result_l0_0_39_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_39_load_1"   --->   Operation 29 'read' 'result_l0_0_39_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%result_l0_0_38_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_38_load_1"   --->   Operation 30 'read' 'result_l0_0_38_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%result_l0_0_37_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_37_load_1"   --->   Operation 31 'read' 'result_l0_0_37_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%result_l0_0_36_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_36_load_1"   --->   Operation 32 'read' 'result_l0_0_36_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%result_l0_0_35_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_35_load_1"   --->   Operation 33 'read' 'result_l0_0_35_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%result_l0_0_34_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_34_load_1"   --->   Operation 34 'read' 'result_l0_0_34_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%result_l0_0_33_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_33_load_1"   --->   Operation 35 'read' 'result_l0_0_33_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%result_l0_0_32_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_32_load_1"   --->   Operation 36 'read' 'result_l0_0_32_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%result_l0_0_31_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_31_load_1"   --->   Operation 37 'read' 'result_l0_0_31_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%result_l0_0_30_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_30_load_1"   --->   Operation 38 'read' 'result_l0_0_30_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%result_l0_0_29_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_29_load_1"   --->   Operation 39 'read' 'result_l0_0_29_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%result_l0_0_28_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_28_load_1"   --->   Operation 40 'read' 'result_l0_0_28_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%result_l0_0_27_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_27_load_1"   --->   Operation 41 'read' 'result_l0_0_27_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%result_l0_0_26_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_26_load_1"   --->   Operation 42 'read' 'result_l0_0_26_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%result_l0_0_25_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_25_load_1"   --->   Operation 43 'read' 'result_l0_0_25_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%result_l0_0_24_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_24_load_1"   --->   Operation 44 'read' 'result_l0_0_24_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%result_l0_0_23_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_23_load_1"   --->   Operation 45 'read' 'result_l0_0_23_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%result_l0_0_22_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_22_load_1"   --->   Operation 46 'read' 'result_l0_0_22_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%result_l0_0_21_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_21_load_1"   --->   Operation 47 'read' 'result_l0_0_21_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%result_l0_0_20_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_20_load_1"   --->   Operation 48 'read' 'result_l0_0_20_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%result_l0_0_19_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_19_load_1"   --->   Operation 49 'read' 'result_l0_0_19_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%result_l0_0_18_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_18_load_1"   --->   Operation 50 'read' 'result_l0_0_18_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%result_l0_0_17_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_17_load_1"   --->   Operation 51 'read' 'result_l0_0_17_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%result_l0_0_16_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_16_load_1"   --->   Operation 52 'read' 'result_l0_0_16_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%result_l0_0_15_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_15_load_1"   --->   Operation 53 'read' 'result_l0_0_15_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%result_l0_0_14_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_14_load_1"   --->   Operation 54 'read' 'result_l0_0_14_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%result_l0_0_13_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_13_load_1"   --->   Operation 55 'read' 'result_l0_0_13_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%result_l0_0_12_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_12_load_1"   --->   Operation 56 'read' 'result_l0_0_12_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%result_l0_0_11_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_11_load_1"   --->   Operation 57 'read' 'result_l0_0_11_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%result_l0_0_10_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_10_load_1"   --->   Operation 58 'read' 'result_l0_0_10_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%result_l0_0_9_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_9_load_1"   --->   Operation 59 'read' 'result_l0_0_9_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%result_l0_0_8_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_8_load_1"   --->   Operation 60 'read' 'result_l0_0_8_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%result_l0_0_7_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_7_load_1"   --->   Operation 61 'read' 'result_l0_0_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%result_l0_0_6_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_6_load_1"   --->   Operation 62 'read' 'result_l0_0_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%result_l0_0_5_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_5_load_1"   --->   Operation 63 'read' 'result_l0_0_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%result_l0_0_4_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_4_load_1"   --->   Operation 64 'read' 'result_l0_0_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%result_l0_0_3_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_3_load_1"   --->   Operation 65 'read' 'result_l0_0_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%result_l0_0_2_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_2_load_1"   --->   Operation 66 'read' 'result_l0_0_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%result_l0_0_1_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_1_load_1"   --->   Operation 67 'read' 'result_l0_0_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%result_l0_0_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %result_l0_0_load_1"   --->   Operation 68 'read' 'result_l0_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln55 = store i7 0, i7 %i_49" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:100]   --->   Operation 69 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_41_2.i.i72"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i = load i7 %i_49" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 71 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.89ns)   --->   "%icmp_ln40 = icmp_eq  i7 %i, i7 64" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 72 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.89ns)   --->   "%i_39 = add i7 %i, i7 1" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 73 'add' 'i_39' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %VITIS_LOOP_41_2.i.i72.split, void %_Z9transposeILm64ELm1EESt5arrayIS0_IdXT_EEXT0_EERKS0_IS0_IdXT0_EEXT_EE.exit.i.exitStub" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 74 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %i" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 75 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i7 %i" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 76 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 77 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 79 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.97ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.64double.double.i6, i6 0, i64 %result_l0_0_load_1_read, i6 1, i64 %result_l0_0_1_load_1_read, i6 2, i64 %result_l0_0_2_load_1_read, i6 3, i64 %result_l0_0_3_load_1_read, i6 4, i64 %result_l0_0_4_load_1_read, i6 5, i64 %result_l0_0_5_load_1_read, i6 6, i64 %result_l0_0_6_load_1_read, i6 7, i64 %result_l0_0_7_load_1_read, i6 8, i64 %result_l0_0_8_load_1_read, i6 9, i64 %result_l0_0_9_load_1_read, i6 10, i64 %result_l0_0_10_load_1_read, i6 11, i64 %result_l0_0_11_load_1_read, i6 12, i64 %result_l0_0_12_load_1_read, i6 13, i64 %result_l0_0_13_load_1_read, i6 14, i64 %result_l0_0_14_load_1_read, i6 15, i64 %result_l0_0_15_load_1_read, i6 16, i64 %result_l0_0_16_load_1_read, i6 17, i64 %result_l0_0_17_load_1_read, i6 18, i64 %result_l0_0_18_load_1_read, i6 19, i64 %result_l0_0_19_load_1_read, i6 20, i64 %result_l0_0_20_load_1_read, i6 21, i64 %result_l0_0_21_load_1_read, i6 22, i64 %result_l0_0_22_load_1_read, i6 23, i64 %result_l0_0_23_load_1_read, i6 24, i64 %result_l0_0_24_load_1_read, i6 25, i64 %result_l0_0_25_load_1_read, i6 26, i64 %result_l0_0_26_load_1_read, i6 27, i64 %result_l0_0_27_load_1_read, i6 28, i64 %result_l0_0_28_load_1_read, i6 29, i64 %result_l0_0_29_load_1_read, i6 30, i64 %result_l0_0_30_load_1_read, i6 31, i64 %result_l0_0_31_load_1_read, i6 32, i64 %result_l0_0_32_load_1_read, i6 33, i64 %result_l0_0_33_load_1_read, i6 34, i64 %result_l0_0_34_load_1_read, i6 35, i64 %result_l0_0_35_load_1_read, i6 36, i64 %result_l0_0_36_load_1_read, i6 37, i64 %result_l0_0_37_load_1_read, i6 38, i64 %result_l0_0_38_load_1_read, i6 39, i64 %result_l0_0_39_load_1_read, i6 40, i64 %result_l0_0_40_load_1_read, i6 41, i64 %result_l0_0_41_load_1_read, i6 42, i64 %result_l0_0_42_load_1_read, i6 43, i64 %result_l0_0_43_load_1_read, i6 44, i64 %result_l0_0_44_load_1_read, i6 45, i64 %result_l0_0_45_load_1_read, i6 46, i64 %result_l0_0_46_load_1_read, i6 47, i64 %result_l0_0_47_load_1_read, i6 48, i64 %result_l0_0_48_load_1_read, i6 49, i64 %result_l0_0_49_load_1_read, i6 50, i64 %result_l0_0_50_load_1_read, i6 51, i64 %result_l0_0_51_load_1_read, i6 52, i64 %result_l0_0_52_load_1_read, i6 53, i64 %result_l0_0_53_load_1_read, i6 54, i64 %result_l0_0_54_load_1_read, i6 55, i64 %result_l0_0_55_load_1_read, i6 56, i64 %result_l0_0_56_load_1_read, i6 57, i64 %result_l0_0_57_load_1_read, i6 58, i64 %result_l0_0_58_load_1_read, i6 59, i64 %result_l0_0_59_load_1_read, i6 60, i64 %result_l0_0_60_load_1_read, i6 61, i64 %result_l0_0_61_load_1_read, i6 62, i64 %result_l0_0_62_load_1_read, i6 63, i64 %result_l0_0_63_load_1_read, i64 <undef>, i6 %trunc_ln40" [../layer.h:42->../layer.h:314->../accelerator.cpp:100]   --->   Operation 80 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.97> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%input_T_0_1_addr = getelementptr i64 %input_T_0_1, i64 0, i64 %zext_ln40" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:100]   --->   Operation 81 'getelementptr' 'input_T_0_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.35ns)   --->   "%store_ln42 = store i64 %tmp_s, i6 %input_T_0_1_addr" [../layer.h:42->../layer.h:314->../accelerator.cpp:100]   --->   Operation 82 'store' 'store_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%store_ln55 = store i7 %i_39, i7 %i_49" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:100]   --->   Operation 83 'store' 'store_ln55' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_41_2.i.i72" [../layer.h:40->../layer.h:314->../accelerator.cpp:100]   --->   Operation 84 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.819ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:100) of constant 0 on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:100 [131]  (0.489 ns)
	'load' operation 7 bit ('i', ../layer.h:40->../layer.h:314->../accelerator.cpp:100) on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:314->../accelerator.cpp:100 [134]  (0.000 ns)
	'sparsemux' operation 64 bit ('tmp_s', ../layer.h:42->../layer.h:314->../accelerator.cpp:100) [144]  (0.978 ns)
	'store' operation 0 bit ('store_ln42', ../layer.h:42->../layer.h:314->../accelerator.cpp:100) of variable 'tmp_s', ../layer.h:42->../layer.h:314->../accelerator.cpp:100 on array 'input_T_0_1' [146]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
