# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"encryption6b_tb_time_impl.v" \
"../../../../../../encryption6b_tb.v" \

# Do not sort compile order
nosort
