{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665655281213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665655281213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 12:01:21 2022 " "Processing started: Thu Oct 13 12:01:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665655281213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655281213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655281214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665655281669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665655281669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO-GPIO_behav " "Found design unit 1: GPIO-GPIO_behav" {  } { { "../GPIO.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/GPIO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289445 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../GPIO.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/GPIO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-cpu_arc " "Found design unit 1: CPU-cpu_arc" {  } { { "../CPU.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289447 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm_arc " "Found design unit 1: FSM-fsm_arc" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289448 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ROM_arc " "Found design unit 1: ROM-ROM_arc" {  } { { "../ROM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ROM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289451 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/ripple_carry_adder_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/ripple_carry_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-structural " "Found design unit 1: ripple_carry_adder-structural" {  } { { "../ripple_carry_adder_structural.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ripple_carry_adder_structural.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289453 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "../ripple_carry_adder_structural.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ripple_carry_adder_structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-RF " "Found design unit 1: Register_File-RF" {  } { { "../RF.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/RF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289455 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../RF.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/RF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-dataFlow " "Found design unit 1: full_adder-dataFlow" {  } { { "../full_adder.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289456 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-board " "Found design unit 1: FPGA-board" {  } { { "../FPGA.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FPGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289457 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "../FPGA.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FPGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-dp " "Found design unit 1: datapath-dp" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289459 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divide-clk_divider " "Found design unit 1: clk_divide-clk_divider" {  } { { "../clk_divider.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/clk_divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289460 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divide " "Found entity 1: clk_divide" {  } { { "../clk_divider.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/clk_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/assembly_instructions.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homework/kth/il2203/lab/lab4/assembly_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assembly_instructions " "Found design unit 1: assembly_instructions" {  } { { "../assembly_instructions.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/assembly_instructions.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "../ALU.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289462 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homework/kth/il2203/lab/lab4/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homework/kth/il2203/lab/lab4/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../ram.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289464 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../ram.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655289464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665655289624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:u1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:u1\"" {  } { { "../CPU.vhd" "u1" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/CPU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289656 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] FSM.vhd(48) " "Inferred latch for \"IR\[0\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289664 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] FSM.vhd(48) " "Inferred latch for \"IR\[1\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289664 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] FSM.vhd(48) " "Inferred latch for \"IR\[2\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289664 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] FSM.vhd(48) " "Inferred latch for \"IR\[3\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] FSM.vhd(48) " "Inferred latch for \"IR\[4\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] FSM.vhd(48) " "Inferred latch for \"IR\[5\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] FSM.vhd(48) " "Inferred latch for \"IR\[6\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] FSM.vhd(48) " "Inferred latch for \"IR\[7\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] FSM.vhd(48) " "Inferred latch for \"IR\[8\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] FSM.vhd(48) " "Inferred latch for \"IR\[9\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] FSM.vhd(48) " "Inferred latch for \"IR\[10\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] FSM.vhd(48) " "Inferred latch for \"IR\[11\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] FSM.vhd(48) " "Inferred latch for \"IR\[12\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] FSM.vhd(48) " "Inferred latch for \"IR\[13\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] FSM.vhd(48) " "Inferred latch for \"IR\[14\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] FSM.vhd(48) " "Inferred latch for \"IR\[15\]\" at FSM.vhd(48)" {  } { { "../FSM.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655289665 "|CPU|FSM:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM FSM:u1\|ROM:r1 " "Elaborating entity \"ROM\" for hierarchy \"FSM:u1\|ROM:r1\"" {  } { { "../FSM.vhd" "r1" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath FSM:u1\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"FSM:u1\|datapath:dp\"" {  } { { "../FSM.vhd" "dp" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/FSM.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FSM:u1\|datapath:dp\|ALU:u1 " "Elaborating entity \"ALU\" for hierarchy \"FSM:u1\|datapath:dp\|ALU:u1\"" {  } { { "../Datapath.vhd" "u1" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rca_cout ALU.vhd(25) " "Verilog HDL or VHDL warning at ALU.vhd(25): object \"rca_cout\" assigned a value but never read" {  } { { "../ALU.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ALU.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665655289704 "|CPU|FSM:u1|datapath:dp|ALU:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder FSM:u1\|datapath:dp\|ALU:u1\|ripple_carry_adder:RCA " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"FSM:u1\|datapath:dp\|ALU:u1\|ripple_carry_adder:RCA\"" {  } { { "../ALU.vhd" "RCA" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ALU.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder FSM:u1\|datapath:dp\|ALU:u1\|ripple_carry_adder:RCA\|full_adder:\\gen_outer:0:gen_inner_LSB:FA_LSB " "Elaborating entity \"full_adder\" for hierarchy \"FSM:u1\|datapath:dp\|ALU:u1\|ripple_carry_adder:RCA\|full_adder:\\gen_outer:0:gen_inner_LSB:FA_LSB\"" {  } { { "../ripple_carry_adder_structural.vhd" "\\gen_outer:0:gen_inner_LSB:FA_LSB" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ripple_carry_adder_structural.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File FSM:u1\|datapath:dp\|Register_File:u2 " "Elaborating entity \"Register_File\" for hierarchy \"FSM:u1\|datapath:dp\|Register_File:u2\"" {  } { { "../Datapath.vhd" "u2" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:u2 " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:u2\"" {  } { { "../CPU.vhd" "u2" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/CPU.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u3 " "Elaborating entity \"ram\" for hierarchy \"ram:u3\"" {  } { { "../CPU.vhd" "u3" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/CPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:u3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:u3\|altsyncram:altsyncram_component\"" {  } { { "../ram.vhd" "altsyncram_component" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ram.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:u3\|altsyncram:altsyncram_component\"" {  } { { "../ram.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ram.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655289986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:u3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../CPU.mif " "Parameter \"init_file\" = \"../../CPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655289987 ""}  } { { "../ram.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/ram.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665655289987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s24 " "Found entity 1: altsyncram_4s24" {  } { { "db/altsyncram_4s24.tdf" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Quartus/db/altsyncram_4s24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655290074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655290074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4s24 ram:u3\|altsyncram:altsyncram_component\|altsyncram_4s24:auto_generated " "Elaborating entity \"altsyncram_4s24\" for hierarchy \"ram:u3\|altsyncram:altsyncram_component\|altsyncram_4s24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655290074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divide clk_divide:u4 " "Elaborating entity \"clk_divide\" for hierarchy \"clk_divide:u4\"" {  } { { "../CPU.vhd" "u4" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/CPU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655290098 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[0\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[0\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[1\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[1\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[2\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[2\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[3\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[3\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[4\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[4\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[5\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[5\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[6\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[6\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[7\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[7\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[8\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[8\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[9\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[9\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[10\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[10\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[11\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[11\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[12\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[12\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[13\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[13\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[14\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[14\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FSM:u1\|datapath:dp\|out_put\[15\] " "Converted tri-state buffer \"FSM:u1\|datapath:dp\|out_put\[15\]\" feeding internal logic into a wire" {  } { { "../Datapath.vhd" "" { Text "D:/Homework/KTH/IL2203/Lab/Lab4/Datapath.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665655290580 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665655290580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665655291763 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665655293509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665655293934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665655293934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "654 " "Implemented 654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665655294204 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665655294204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "620 " "Implemented 620 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665655294204 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665655294204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665655294204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665655294225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 12:01:34 2022 " "Processing ended: Thu Oct 13 12:01:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665655294225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665655294225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665655294225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665655294225 ""}
