Timing Analyzer report for DE0_Nano
Tue Sep 03 19:44:35 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'CLK50M'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'CLK50M'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLK50M'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'CLK50M'
 27. Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 28. Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'CLK50M'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLK50M'
 43. Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 44. Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 45. Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'CLK50M'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'CLK50M'
 50. Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 51. Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 59. Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'CLK50M'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'CLK50M'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 66. Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 67. Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'CLK50M'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'CLK50M'
 72. Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 73. Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                 ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; de0_nano_system/synthesis/submodules/altera_reset_controller.sdc                                                              ; OK     ; Tue Sep 03 19:44:22 2024 ;
; de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                                             ; OK     ; Tue Sep 03 19:44:22 2024 ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc                                                              ; OK     ; Tue Sep 03 19:44:22 2024 ;
; DE0_Nano.SDC                                                                                                                  ; OK     ; Tue Sep 03 19:44:22 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Sep 03 19:44:22 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Sep 03 19:44:22 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc                  ; OK     ; Tue Sep 03 19:44:22 2024 ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { altera_reserved_tck }              ;
; CLK50M                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { CLK50M }                           ;
; SPI_CLK                          ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { SPI_CLK }                          ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK50M ; u0_inst|altpll_0|sd1|pll7|inclk[0] ; { u0_inst|altpll_0|sd1|pll7|clk[0] } ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; Generated ; 6.250   ; 160.0 MHz ; 0.000 ; 3.125  ; 50.00      ; 5         ; 16          ;       ;        ;           ;            ; false    ; CLK50M ; u0_inst|altpll_0|sd1|pll7|inclk[0] ; { u0_inst|altpll_0|sd1|pll7|clk[1] } ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                              ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 116.88 MHz ; 116.88 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 134.7 MHz  ; 134.7 MHz       ; altera_reserved_tck              ;                                                               ;
; 217.63 MHz ; 217.63 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[1] ;                                                               ;
; 280.9 MHz  ; 250.0 MHz       ; CLK50M                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                       ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.444  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.655  ; 0.000         ;
; CLK50M                           ; 16.440 ; 0.000         ;
; altera_reserved_tck              ; 46.288 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.301 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.357 ; 0.000         ;
; CLK50M                           ; 0.358 ; 0.000         ;
; altera_reserved_tck              ; 0.358 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 3.222  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.794  ; 0.000         ;
; CLK50M                           ; 17.617 ; 0.000         ;
; altera_reserved_tck              ; 48.085 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                    ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; altera_reserved_tck              ; 1.007 ; 0.000         ;
; CLK50M                           ; 1.067 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.163 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 2.489 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.868  ; 0.000         ;
; SPI_CLK                          ; 4.596  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.737  ; 0.000         ;
; CLK50M                           ; 9.578  ; 0.000         ;
; altera_reserved_tck              ; 49.536 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.444 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.479      ;
; 1.472 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.451      ;
; 1.484 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.432      ;
; 1.498 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.416      ;
; 1.527 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.389      ;
; 1.531 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.383      ;
; 1.557 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.359      ;
; 1.585 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.344      ;
; 1.599 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.333      ;
; 1.615 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.319      ;
; 1.640 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.294      ;
; 1.646 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.270      ;
; 1.654 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.271      ;
; 1.658 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.265      ;
; 1.667 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 8.231      ;
; 1.668 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.249      ;
; 1.670 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.257      ;
; 1.674 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.251      ;
; 1.675 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.242      ;
; 1.676 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.247      ;
; 1.689 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.230      ;
; 1.695 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 8.203      ;
; 1.695 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.232      ;
; 1.696 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.220      ;
; 1.699 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.226      ;
; 1.731 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.185      ;
; 1.735 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.179      ;
; 1.737 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 8.199      ;
; 1.749 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.185      ;
; 1.750 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM109_OTERM669           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.167      ;
; 1.764 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[17]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 8.146      ;
; 1.766 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 8.174      ;
; 1.766 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.439     ; 7.790      ;
; 1.778 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM391_OTERM1759  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 8.120      ;
; 1.778 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.141      ;
; 1.779 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.150      ;
; 1.780 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM61_OTERM719_OTERM1295   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.136      ;
; 1.781 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM687_OTERM1327  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.135      ;
; 1.784 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM759_OTERM1255  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.132      ;
; 1.785 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM157_OTERM807_OTERM1719  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.131      ;
; 1.785 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.131      ;
; 1.788 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM109_OTERM669           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.129      ;
; 1.792 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.137      ;
; 1.794 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.159      ;
; 1.796 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.131      ;
; 1.804 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.123      ;
; 1.804 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.138      ;
; 1.806 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM117_OTERM661           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.111      ;
; 1.806 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM391_OTERM1759  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 8.092      ;
; 1.807 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM77_OTERM703_OTERM1311   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.108      ;
; 1.808 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.117      ;
; 1.810 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM37_OTERM743_OTERM1271  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.105      ;
; 1.821 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.446     ; 7.728      ;
; 1.825 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.448     ; 7.722      ;
; 1.829 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.113      ;
; 1.830 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM695_OTERM1319   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.089      ;
; 1.831 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM767_OTERM1247  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.088      ;
; 1.834 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM165_OTERM623_OTERM1391  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.085      ;
; 1.835 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM775_OTERM1239   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.084      ;
; 1.836 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.085      ;
; 1.837 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 8.085      ;
; 1.839 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.078      ;
; 1.843 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM61_OTERM717             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.074      ;
; 1.844 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[21]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.090      ;
; 1.846 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.071      ;
; 1.853 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 8.078      ;
; 1.853 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.071      ;
; 1.854 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM165_OTERM621            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.062      ;
; 1.862 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.064      ;
; 1.863 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[17]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 8.073      ;
; 1.869 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM61_OTERM719_OTERM1295   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.047      ;
; 1.869 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.057      ;
; 1.870 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM687_OTERM1327  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.046      ;
; 1.871 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM77_OTERM701             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.046      ;
; 1.873 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM759_OTERM1255  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.043      ;
; 1.874 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM677           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.247      ; 8.368      ;
; 1.874 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM157_OTERM807_OTERM1719  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.042      ;
; 1.878 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.046      ;
; 1.881 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM47_OTERM357            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.035      ;
; 1.881 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.063      ;
; 1.883 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM773             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 8.035      ;
; 1.883 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.045      ;
; 1.888 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[17]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.268      ; 8.375      ;
; 1.888 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[16]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.268      ; 8.375      ;
; 1.888 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[20]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.268      ; 8.375      ;
; 1.888 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[12]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.268      ; 8.375      ;
; 1.888 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[14]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.268      ; 8.375      ;
; 1.891 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.023      ;
; 1.892 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.031      ;
; 1.895 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 8.017      ;
; 1.896 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM77_OTERM703_OTERM1311   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.019      ;
; 1.897 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM165_OTERM621            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.019      ;
; 1.899 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM37_OTERM743_OTERM1271  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.016      ;
; 1.899 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[21]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.028      ;
; 1.901 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~4_OTERM205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 8.034      ;
; 1.903 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM389            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.017      ;
; 1.903 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[21]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.022      ;
; 1.905 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM103_OTERM303_OTERM1849 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 8.005      ;
; 1.905 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 8.035      ;
; 1.906 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[3]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.275      ; 8.364      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[1]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[2]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[3]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[4]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[5]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[6]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[7]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[8]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[9]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[10]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[11]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.386     ; 4.204      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[9]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[10]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[11]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.370      ;
; 1.783 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.067     ; 4.395      ;
; 1.783 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.067     ; 4.395      ;
; 1.783 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.067     ; 4.395      ;
; 1.783 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.067     ; 4.395      ;
; 1.787 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.390      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[9]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[10]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.789 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[11]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 4.356      ;
; 1.796 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.070     ; 4.379      ;
; 1.796 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.070     ; 4.379      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[16]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[12]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[13]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[14]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[15]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[17]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[18]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[19]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[20]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[21]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[22]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[23]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.066     ; 4.380      ;
; 1.801 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.070     ; 4.374      ;
; 1.804 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1057 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 4.378      ;
; 1.806 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.378      ;
; 1.806 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.378      ;
; 1.806 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.378      ;
; 1.806 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.378      ;
; 1.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[0]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.367      ;
; 1.816 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[18]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.360      ;
; 1.816 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[19]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.360      ;
; 1.819 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 4.362      ;
; 1.819 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 4.362      ;
; 1.824 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 4.357      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[12]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[13]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[14]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[15]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[16]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[17]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[18]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[19]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[20]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[21]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[22]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.835 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[23]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.069     ; 4.341      ;
; 1.837 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.347      ;
; 1.837 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.347      ;
; 1.837 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.347      ;
; 1.837 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.347      ;
; 1.838 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1053 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.070     ; 4.337      ;
; 1.839 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[2]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.338      ;
; 1.839 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[18]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 4.343      ;
; 1.839 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[19]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 4.343      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[6]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 4.344      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[7]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 4.344      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[16]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 4.344      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[17]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 4.344      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
; 1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.068     ; 4.336      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.440 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 3.493      ;
; 16.440 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 3.493      ;
; 17.035 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.898      ;
; 17.035 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.898      ;
; 17.081 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.852      ;
; 17.158 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.773      ;
; 17.160 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.771      ;
; 17.163 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.768      ;
; 17.164 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.767      ;
; 17.179 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.754      ;
; 17.239 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.692      ;
; 17.241 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.690      ;
; 17.274 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.657      ;
; 17.275 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 2.660      ;
; 17.276 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.655      ;
; 17.276 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.655      ;
; 17.278 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.653      ;
; 17.279 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.652      ;
; 17.280 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.651      ;
; 17.282 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.649      ;
; 17.298 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.635      ;
; 17.299 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.634      ;
; 17.353 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.578      ;
; 17.355 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.576      ;
; 17.357 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.574      ;
; 17.376 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.557      ;
; 17.388 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.543      ;
; 17.389 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.544      ;
; 17.389 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.544      ;
; 17.390 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.541      ;
; 17.391 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.540      ;
; 17.392 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.539      ;
; 17.392 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.539      ;
; 17.393 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.540      ;
; 17.394 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.537      ;
; 17.394 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.537      ;
; 17.395 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.536      ;
; 17.396 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.535      ;
; 17.398 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.533      ;
; 17.413 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.520      ;
; 17.413 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.520      ;
; 17.418 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.515      ;
; 17.422 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.511      ;
; 17.422 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.511      ;
; 17.469 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.462      ;
; 17.469 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 2.466      ;
; 17.471 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.460      ;
; 17.471 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.460      ;
; 17.473 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.458      ;
; 17.504 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.427      ;
; 17.504 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.427      ;
; 17.506 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.425      ;
; 17.507 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.424      ;
; 17.507 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.424      ;
; 17.508 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.423      ;
; 17.508 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.423      ;
; 17.510 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.421      ;
; 17.510 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.421      ;
; 17.510 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.421      ;
; 17.511 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.420      ;
; 17.512 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.419      ;
; 17.514 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.417      ;
; 17.515 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.418      ;
; 17.515 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.418      ;
; 17.540 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 2.395      ;
; 17.547 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.386      ;
; 17.547 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.386      ;
; 17.585 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.346      ;
; 17.587 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.344      ;
; 17.587 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.344      ;
; 17.587 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.344      ;
; 17.589 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.342      ;
; 17.596 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.337      ;
; 17.596 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.337      ;
; 17.596 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.337      ;
; 17.613 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.320      ;
; 17.620 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.311      ;
; 17.620 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.311      ;
; 17.622 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.309      ;
; 17.622 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.309      ;
; 17.623 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.308      ;
; 17.623 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.308      ;
; 17.624 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.307      ;
; 17.624 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.307      ;
; 17.626 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.305      ;
; 17.626 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.305      ;
; 17.626 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.305      ;
; 17.626 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.305      ;
; 17.627 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.304      ;
; 17.628 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.303      ;
; 17.628 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.303      ;
; 17.630 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.301      ;
; 17.676 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.257      ;
; 17.677 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.256      ;
; 17.677 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.256      ;
; 17.683 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.250      ;
; 17.701 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.230      ;
; 17.702 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.229      ;
; 17.703 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.228      ;
; 17.703 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.064     ; 2.228      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.885      ;
; 46.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.624      ;
; 46.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.366      ;
; 46.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.238      ;
; 46.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.234      ;
; 47.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.117      ;
; 47.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.958      ;
; 47.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 2.900      ;
; 47.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.805      ;
; 47.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.782      ;
; 47.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.784      ;
; 47.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.592      ;
; 47.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.378      ;
; 47.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.313      ;
; 47.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.248      ;
; 48.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.072      ;
; 48.105 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.101      ;
; 48.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 1.964      ;
; 49.197 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 0.993      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.763      ;
; 95.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.762      ;
; 95.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.709      ;
; 95.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.473      ;
; 95.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.421      ;
; 95.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.359      ;
; 95.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.353      ;
; 95.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.286      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.297      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.259      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.261      ;
; 95.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.240      ;
; 95.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.232      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.234      ; 4.568      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.234      ; 4.568      ;
; 95.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.221      ;
; 95.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.210      ;
; 95.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.220      ;
; 95.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.233      ; 4.503      ;
; 95.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.233      ; 4.503      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.154      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.089      ;
; 95.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.059      ;
; 95.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.019      ;
; 95.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.015      ;
; 95.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.015      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.007      ;
; 95.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.994      ;
; 95.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.989      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.989      ;
; 95.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.954      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.950      ;
; 95.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.950      ;
; 95.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.949      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.959      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.959      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.951      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.938      ;
; 95.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.950      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.933      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.897      ;
; 96.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.899      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.892      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.892      ;
; 96.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.887      ;
; 96.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.869      ;
; 96.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.879      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.838      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.851      ;
; 96.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.822      ;
; 96.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.820      ;
; 96.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.815      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.793      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.795      ;
; 96.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.774      ;
; 96.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.784      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.237      ; 4.102      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.237      ; 4.102      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.760      ;
; 96.143 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.804      ;
; 96.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.748      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.728      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.728      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.721      ;
; 96.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 3.717      ;
; 96.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.703      ;
; 96.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.688      ;
; 96.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.656      ;
; 96.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.652      ;
; 96.242 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.691      ;
; 96.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.646      ;
; 96.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.624      ;
; 96.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.621      ;
; 96.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.621      ;
; 96.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.616      ;
; 96.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.641      ;
; 96.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.641      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.603      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.590      ;
; 96.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.589      ;
; 96.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.589      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.301 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.869      ;
; 0.308 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.876      ;
; 0.308 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.876      ;
; 0.309 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.877      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.880      ;
; 0.313 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.881      ;
; 0.316 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.884      ;
; 0.319 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.322 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.373      ; 0.882      ;
; 0.325 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 0.882      ;
; 0.330 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.898      ;
; 0.337 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.905      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_datain_reg0      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.903      ;
; 0.342 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[4]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[4]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.912      ;
; 0.345 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.913      ;
; 0.347 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.915      ;
; 0.353 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.373      ; 0.913      ;
; 0.353 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.373      ; 0.913      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[0]                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[0]                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[3]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[3]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                  ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.111                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.111                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.000001000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.000001000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.000010000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.000010000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_non_empty                         ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_non_empty                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[0]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 0.591      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[21]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[21]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.591      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[22]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[22]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[20]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[20]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[18]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[18]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[0]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[3]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[1]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 0.593      ;
; 0.360 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[19]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[19]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 0.594      ;
; 0.360 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[17] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[17] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[11]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[11]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[8]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[8]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[1]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[21]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[21]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[16] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[16] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.593      ;
; 0.362 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[16]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[16]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.595      ;
; 0.365 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_3d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.598      ;
; 0.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[22]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_3d[22]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.600      ;
; 0.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_3d[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.600      ;
; 0.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_3d[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.600      ;
; 0.368 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[17] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_3d[17] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.601      ;
; 0.369 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[22]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_3d[22]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.602      ;
; 0.370 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_edge_n                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N                 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.590      ;
; 0.371 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[17]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[17]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[22]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[22]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[15]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[15]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[16]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[16]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[22] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[22] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[9]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[9]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[1]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[14]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[1]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[17]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[17]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[28]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[28]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[29]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[29]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[1]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[13]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[13]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[18]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[18]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[23]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_3d[23]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[11]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[11]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[5]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[23]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[23]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[23] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[23] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[10] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[10] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[8]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[8]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[3]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[3]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[5]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[23]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[23]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_3d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_sync[6]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[23]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[23]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[13]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[13]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[8]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[8]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[1]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[15]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[15]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[8]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[8]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[17]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[17]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[0]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_3d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[22]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[22]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[10]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[10]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[11]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[11]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[12]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[12]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[5]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[5]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[0]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                  ; CLK50M       ; CLK50M      ; 0.000        ; 0.076      ; 0.592      ;
; 0.360 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.076      ; 0.593      ;
; 0.374 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.593      ;
; 0.409 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.628      ;
; 0.409 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.628      ;
; 0.410 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.629      ;
; 0.411 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.630      ;
; 0.421 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.640      ;
; 0.424 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[0]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.643      ;
; 0.425 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.644      ;
; 0.427 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[5]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.646      ;
; 0.428 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.647      ;
; 0.428 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.647      ;
; 0.428 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.647      ;
; 0.476 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.695      ;
; 0.480 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.699      ;
; 0.516 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.736      ;
; 0.548 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.772      ;
; 0.555 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.775      ;
; 0.560 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.780      ;
; 0.561 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.782      ;
; 0.563 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.782      ;
; 0.565 ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.784      ;
; 0.570 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.790      ;
; 0.574 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.794      ;
; 0.590 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.809      ;
; 0.594 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.813      ;
; 0.594 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.813      ;
; 0.620 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.839      ;
; 0.626 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.845      ;
; 0.654 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.873      ;
; 0.658 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.878      ;
; 0.660 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.880      ;
; 0.664 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.883      ;
; 0.668 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.887      ;
; 0.669 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.888      ;
; 0.679 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.898      ;
; 0.682 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.901      ;
; 0.707 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.926      ;
; 0.709 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.928      ;
; 0.709 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.928      ;
; 0.723 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.943      ;
; 0.728 ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.948      ;
; 0.728 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 0.594      ;
; 0.743 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.963      ;
; 0.775 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.995      ;
; 0.775 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.995      ;
; 0.779 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.999      ;
; 0.780 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 1.000      ;
; 0.780 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[1]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 1.000      ;
; 0.798 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.017      ;
; 0.800 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.064      ; 1.021      ;
; 0.801 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.064      ; 1.022      ;
; 0.809 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.028      ;
; 0.818 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.037      ;
; 0.818 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.037      ;
; 0.821 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.040      ;
; 0.823 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 1.043      ;
; 0.823 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 1.043      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.590      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.391 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.615      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.615      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.617      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.619      ;
; 0.402 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.620      ;
; 0.404 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.622      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.640      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.641      ;
; 0.477 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.696      ;
; 0.478 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.697      ;
; 0.478 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.697      ;
; 0.487 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.706      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.706      ;
; 0.490 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.708      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.712      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.712      ;
; 0.499 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.502 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.735      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.729      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.732      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.522 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.741      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.745      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.748      ;
; 0.531 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.749      ;
; 0.531 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.749      ;
; 0.532 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.750      ;
; 0.533 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.751      ;
; 0.533 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.751      ;
; 0.535 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.753      ;
; 0.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.755      ;
; 0.541 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.758      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.761      ;
; 0.545 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.763      ;
; 0.546 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.764      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.926      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.926      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[0]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[1]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.926      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.926      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.926      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.925      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[18]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[19]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.099     ; 2.924      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1053 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1051 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM193           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_n_2d                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.100     ; 2.923      ;
; 3.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_n_3d                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.103     ; 2.920      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.924      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.924      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.924      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.924      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[3]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.924      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[4]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.924      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[5]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.924      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[2]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.098     ; 2.924      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.097     ; 2.925      ;
; 3.232 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[10]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.094     ; 2.919      ;
; 3.232 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[11]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.094     ; 2.919      ;
; 3.233 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.093     ; 2.919      ;
; 3.233 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.093     ; 2.919      ;
; 3.233 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.093     ; 2.919      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 3.939      ;
; 5.795 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.162     ; 3.935      ;
; 5.795 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 3.939      ;
; 5.795 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 3.939      ;
; 5.795 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 3.938      ;
; 5.795 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 3.939      ;
; 5.795 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 3.939      ;
; 5.795 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 3.936      ;
; 5.796 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 3.935      ;
; 5.829 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.189     ; 3.874      ;
; 5.830 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.199     ; 3.863      ;
; 5.830 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.199     ; 3.863      ;
; 5.833 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.182     ; 3.877      ;
; 5.833 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.182     ; 3.877      ;
; 5.836 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 3.873      ;
; 5.836 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 3.873      ;
; 5.852 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.954      ;
; 5.852 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.954      ;
; 5.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.943      ;
; 5.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.943      ;
; 5.856 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.957      ;
; 5.856 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.957      ;
; 5.859 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.953      ;
; 5.859 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.953      ;
; 5.865 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.939      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.949      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.949      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.952      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.950      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.944      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.949      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.951      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.950      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.953      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.951      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.952      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.952      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.953      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.953      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.949      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.953      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.953      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.952      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.952      ;
; 5.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.950      ;
; 5.867 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.949      ;
; 5.868 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.944      ;
; 5.868 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.944      ;
; 5.870 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.942      ;
; 5.938 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.965      ;
; 5.938 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.965      ;
; 5.938 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.965      ;
; 5.938 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.965      ;
; 5.938 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[5] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.965      ;
; 5.938 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.965      ;
; 6.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.785      ;
; 6.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.787      ;
; 6.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.787      ;
; 6.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.788      ;
; 6.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.788      ;
; 6.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.784      ;
; 6.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.788      ;
; 6.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.788      ;
; 6.016 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.784      ;
; 6.018 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 3.755      ;
; 6.019 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.117     ; 3.744      ;
; 6.019 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.117     ; 3.744      ;
; 6.022 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 3.758      ;
; 6.022 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 3.758      ;
; 6.025 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 3.754      ;
; 6.025 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 3.754      ;
; 6.045 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 3.748      ;
; 6.048 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.768      ;
; 6.069 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.743      ;
; 6.069 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.743      ;
; 6.187 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 3.955      ;
; 6.187 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 3.955      ;
; 6.187 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 3.955      ;
; 6.187 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 3.955      ;
; 6.187 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 3.955      ;
; 6.187 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 3.955      ;
; 6.187 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 3.955      ;
; 6.187 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 3.955      ;
; 6.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM47_OTERM355                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.698      ;
; 6.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM295_OTERM1857                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.698      ;
; 6.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM295_OTERM1861                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.698      ;
; 6.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM291                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.698      ;
; 6.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM183_OTERM607_OTERM1741                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.698      ;
; 6.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM175_OTERM615_OTERM1733                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.698      ;
; 6.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM385_OTERM1079                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.691      ;
; 6.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM249_OTERM1221                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.691      ;
; 6.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM249_OTERM1215                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.691      ;
; 6.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM251                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.691      ;
; 6.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM253                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.691      ;
; 6.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM143_OTERM257_OTERM1213                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.691      ;
; 6.254 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM11_OTERM581_OTERM1515                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.682      ;
; 6.254 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM11_OTERM583_OTERM1513                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.682      ;
; 6.254 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM11_OTERM583_OTERM1511                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.682      ;
; 6.254 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM131_OTERM461_OTERM1637                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.682      ;
; 6.254 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM131_OTERM463_OTERM1633                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.682      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 17.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.431     ; 1.947      ;
; 18.116 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.450      ;
; 18.116 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.450      ;
; 18.116 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.450      ;
; 18.116 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.450      ;
; 18.116 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.450      ;
; 18.116 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.450      ;
; 18.116 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.450      ;
; 18.116 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.450      ;
; 18.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.421      ;
; 18.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.421      ;
; 18.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.421      ;
; 18.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.421      ;
; 18.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.421      ;
; 18.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.421      ;
; 18.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.421      ;
; 18.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.421      ;
; 18.174 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.392      ;
; 18.174 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.429     ; 1.392      ;
; 18.469 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; -0.076     ; 1.450      ;
; 98.145 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.429     ; 1.421      ;
; 98.469 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; -0.076     ; 1.450      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.100      ;
; 48.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.100      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.514      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.514      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.514      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.514      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.514      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.514      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.514      ;
; 97.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.306      ;
; 97.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.306      ;
; 97.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.306      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.241      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.241      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.241      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.241      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.122      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.122      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.122      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.122      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.089      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.089      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.089      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.089      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.089      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.100      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.100      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.101      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.100      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 97.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.061      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.846      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.609      ;
; 98.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.556      ;
; 98.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.556      ;
; 98.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.354      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.007  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.225      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.459      ;
; 1.231  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.444      ;
; 1.231  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.444      ;
; 1.461  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.695      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.922      ;
; 1.728  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.941      ;
; 1.728  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.941      ;
; 1.728  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.941      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.943      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.948      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.948      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.948      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.948      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.948      ;
; 1.769  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.968      ;
; 1.769  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.968      ;
; 1.769  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.968      ;
; 1.769  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.968      ;
; 1.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.076      ;
; 1.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.076      ;
; 1.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.076      ;
; 1.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.076      ;
; 1.888  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.120      ;
; 1.888  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.120      ;
; 1.888  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.120      ;
; 2.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.325      ;
; 2.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.325      ;
; 2.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.325      ;
; 2.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.325      ;
; 2.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.325      ;
; 2.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.325      ;
; 2.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.325      ;
; 51.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.314      ; 1.941      ;
; 51.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.314      ; 1.941      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.067   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 1.301      ;
; 1.391   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.257      ;
; 1.391   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.257      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.279      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.279      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.279      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.279      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.279      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.279      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.279      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.279      ;
; 1.435   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.301      ;
; 1.435   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.301      ;
; 1.435   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.301      ;
; 1.435   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.301      ;
; 1.435   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.301      ;
; 1.435   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.301      ;
; 1.435   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.301      ;
; 1.435   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; -0.291     ; 1.301      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 1.927   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.293     ; 1.791      ;
; 101.047 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.077      ; 1.301      ;
; 101.393 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; -0.291     ; 1.279      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 2.747      ;
; 2.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM197           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.402      ; 2.747      ;
; 2.521 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1057 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.742      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[0]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.747      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.747      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[4]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.747      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[5]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.747      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[6]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[7]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[16]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[17]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 2.750      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[20]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[21]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[22]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[23]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 2.751      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[2]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[3]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[8]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[9]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.064      ; 2.748      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[10]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.747      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[11]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.747      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM195           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.743      ;
; 2.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.743      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.060      ; 2.754      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.060      ; 2.754      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.060      ; 2.754      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.060      ; 2.754      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.753      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.753      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.753      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.753      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.753      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.753      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.753      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 2.753      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[3]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[4]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
; 2.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[5]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.752      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.489 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[47][10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][20]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][19]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_page_addr_sel[2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 3.143      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][17]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][12]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][3]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[64][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 3.143      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.148      ;
; 2.493 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[15]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.138      ;
; 2.493 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[13]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.138      ;
; 2.493 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[22]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.138      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[5][19]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 3.147      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][21]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.142      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 3.141      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][9]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 3.141      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][13]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.142      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 3.141      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][16]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 3.141      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.142      ;
; 2.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 3.141      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[6]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[5]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[1]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[12] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[10] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[15] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[20] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[22] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[17] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.139      ;
; 2.502 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[22]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.134      ;
; 2.502 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.134      ;
; 2.502 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.134      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 3.139      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 3.139      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[13] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 3.133      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[14] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 3.133      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[19] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 3.133      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[18] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 3.133      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[16] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 3.133      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[11]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.135      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[15]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.135      ;
; 2.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[14]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.135      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[21] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.139      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[23] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.139      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[21]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.138      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[19]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.138      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.138      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[7]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.140      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.140      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[11]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.140      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.140      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[9]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.143      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.144      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.143      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.144      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[7]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.144      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.144      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.143      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[17]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.144      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[16]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.143      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[22]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.143      ;
; 2.505 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.143      ;
; 2.506 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[3]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.139      ;
; 2.506 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.139      ;
; 2.506 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.139      ;
; 2.506 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.139      ;
; 2.506 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.139      ;
; 2.511 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.138      ;
; 2.511 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.138      ;
; 2.511 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.138      ;
; 2.511 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[17]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.138      ;
; 2.514 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[9]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.133      ;
; 2.514 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[23]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 3.133      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.133      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[19]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.132      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.132      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[16]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.133      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.133      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[9]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 3.132      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[12]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.133      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[13]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 3.133      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_page_addr_sel[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 3.139      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.144      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_2d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.144      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.144      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.144      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_5d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.144      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 3.144      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_page_addr_sel[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 3.139      ;
; 2.517 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[2]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.139      ;
; 2.517 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[5]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 3.139      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 327
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.972
Worst Case Available Settling Time: 6.760 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 128.42 MHz ; 128.42 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 154.99 MHz ; 154.99 MHz      ; altera_reserved_tck              ;                                                               ;
; 239.23 MHz ; 239.23 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[1] ;                                                               ;
; 312.3 MHz  ; 250.0 MHz       ; CLK50M                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.070  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 2.213  ; 0.000         ;
; CLK50M                           ; 16.798 ; 0.000         ;
; altera_reserved_tck              ; 46.774 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.295 ; 0.000         ;
; altera_reserved_tck              ; 0.311 ; 0.000         ;
; CLK50M                           ; 0.312 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.312 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 3.537  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 6.169  ; 0.000         ;
; CLK50M                           ; 17.866 ; 0.000         ;
; altera_reserved_tck              ; 48.356 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; altera_reserved_tck              ; 0.913 ; 0.000         ;
; CLK50M                           ; 0.975 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.935 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 2.223 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.865  ; 0.000         ;
; SPI_CLK                          ; 4.596  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.737  ; 0.000         ;
; CLK50M                           ; 9.587  ; 0.000         ;
; altera_reserved_tck              ; 49.497 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[1]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[2]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[3]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[4]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[5]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[6]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[7]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[8]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[9]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[10]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.070 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[11]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.343     ; 3.832      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[9]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[10]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[11]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.941      ;
; 2.218 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 3.967      ;
; 2.218 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 3.967      ;
; 2.220 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.967      ;
; 2.220 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.967      ;
; 2.220 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.967      ;
; 2.220 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.967      ;
; 2.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 3.963      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[9]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[10]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.227 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[11]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.091     ; 3.927      ;
; 2.235 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[18]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.951      ;
; 2.235 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[19]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.951      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[9]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[10]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[11]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.931      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[12]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[13]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[14]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[15]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[16]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[17]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[18]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[19]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[20]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[21]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[22]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[23]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.927      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[16]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[12]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[13]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[14]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[15]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[17]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[18]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[19]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[20]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[21]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[22]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[23]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.058     ; 3.930      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[6]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.051     ; 3.935      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[7]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.051     ; 3.935      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[16]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.051     ; 3.935      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[17]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.051     ; 3.935      ;
; 2.268 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 3.923      ;
; 2.268 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 3.923      ;
; 2.268 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 3.923      ;
; 2.268 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 3.923      ;
; 2.271 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[0]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.059     ; 3.915      ;
; 2.285 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.904      ;
; 2.285 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.904      ;
; 2.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[18]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.902      ;
; 2.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[19]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.902      ;
; 2.290 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1057 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.900      ;
; 2.290 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[20]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.051     ; 3.904      ;
; 2.290 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[21]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.051     ; 3.904      ;
; 2.290 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[22]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.051     ; 3.904      ;
; 2.290 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[23]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.051     ; 3.904      ;
; 2.291 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.898      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.213 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.721      ;
; 2.226 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.698      ;
; 2.234 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.691      ;
; 2.371 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.557      ;
; 2.371 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.563      ;
; 2.389 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.535      ;
; 2.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.544      ;
; 2.397 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.528      ;
; 2.408 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.521      ;
; 2.416 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.514      ;
; 2.452 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.486      ;
; 2.469 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.462      ;
; 2.482 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.446      ;
; 2.482 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 7.439      ;
; 2.483 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM109_OTERM669           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.443      ;
; 2.490 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.432      ;
; 2.497 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.413      ;
; 2.497 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.432      ;
; 2.501 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[17]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.421      ;
; 2.515 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.411      ;
; 2.516 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.412      ;
; 2.526 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.416      ;
; 2.530 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.412      ;
; 2.533 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM687_OTERM1327  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.396      ;
; 2.534 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM61_OTERM719_OTERM1295   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.395      ;
; 2.534 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM157_OTERM807_OTERM1719  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.395      ;
; 2.535 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM759_OTERM1255  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.394      ;
; 2.536 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.390      ;
; 2.543 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.389      ;
; 2.546 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.386      ;
; 2.548 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.362      ;
; 2.551 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.382      ;
; 2.552 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.381      ;
; 2.558 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM391_OTERM1759  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.352      ;
; 2.564 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM77_OTERM703_OTERM1311   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.364      ;
; 2.565 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM37_OTERM743_OTERM1271  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.363      ;
; 2.567 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 7.380      ;
; 2.570 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM677           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.220      ; 7.645      ;
; 2.577 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM165_OTERM621            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.349      ;
; 2.586 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM117_OTERM661           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.340      ;
; 2.590 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[17]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.244      ; 7.649      ;
; 2.590 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[16]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.244      ; 7.649      ;
; 2.590 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[20]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.244      ; 7.649      ;
; 2.590 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[12]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.244      ; 7.649      ;
; 2.590 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[14]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.244      ; 7.649      ;
; 2.599 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.330      ;
; 2.609 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.335      ;
; 2.612 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 7.307      ;
; 2.613 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.316      ;
; 2.614 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[3]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.249      ; 7.630      ;
; 2.614 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[4]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.249      ; 7.630      ;
; 2.614 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[10]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.249      ; 7.630      ;
; 2.615 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM695_OTERM1319   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.314      ;
; 2.615 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.323      ;
; 2.616 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM767_OTERM1247  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.313      ;
; 2.617 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[8]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.229      ; 7.607      ;
; 2.617 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[12]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.229      ; 7.607      ;
; 2.617 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[19]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.229      ; 7.607      ;
; 2.617 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[18]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.229      ; 7.607      ;
; 2.617 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[20]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.229      ; 7.607      ;
; 2.617 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM165_OTERM623_OTERM1391  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.312      ;
; 2.618 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM775_OTERM1239   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.311      ;
; 2.620 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.300      ;
; 2.622 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.312      ;
; 2.625 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_LOW_ADDR[7]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 7.615      ;
; 2.625 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_LOW_ADDR[3]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 7.615      ;
; 2.625 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_LOW_ADDR[5]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.245      ; 7.615      ;
; 2.630 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM109_OTERM669           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.296      ;
; 2.630 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.305      ;
; 2.631 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_LOW_ADDR[2]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.606      ;
; 2.631 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_LOW_ADDR[0]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.606      ;
; 2.631 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_LOW_ADDR[1]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.606      ;
; 2.632 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.296      ;
; 2.632 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.310      ;
; 2.634 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM773             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.294      ;
; 2.639 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.287      ;
; 2.641 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.393     ; 6.961      ;
; 2.641 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.298      ;
; 2.645 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[2]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.237      ; 7.587      ;
; 2.645 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[5]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.237      ; 7.587      ;
; 2.645 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[1]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.237      ; 7.587      ;
; 2.648 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 7.309      ;
; 2.649 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM629           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.223      ; 7.569      ;
; 2.651 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[6]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.265      ; 7.609      ;
; 2.651 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[10]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.265      ; 7.609      ;
; 2.652 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM141_OTERM637            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.223      ; 7.566      ;
; 2.653 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM391_OTERM1759  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.257      ;
; 2.653 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.279      ;
; 2.656 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[7]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.235      ; 7.574      ;
; 2.656 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[6]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.235      ; 7.574      ;
; 2.656 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[22]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.235      ; 7.574      ;
; 2.656 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[21]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.235      ; 7.574      ;
; 2.658 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.275      ;
; 2.660 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.266      ;
; 2.662 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.403     ; 6.930      ;
; 2.664 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM735_OTERM1279  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.274      ;
; 2.664 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[17]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.258      ;
; 2.665 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM109_OTERM669           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.266      ;
; 2.667 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.262      ;
; 2.667 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.402     ; 6.926      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.798 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 3.142      ;
; 16.798 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 3.142      ;
; 17.318 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.622      ;
; 17.318 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.622      ;
; 17.373 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.567      ;
; 17.460 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.480      ;
; 17.509 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.429      ;
; 17.509 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.429      ;
; 17.513 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.425      ;
; 17.527 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.411      ;
; 17.570 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.370      ;
; 17.571 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.369      ;
; 17.576 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.362      ;
; 17.580 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.358      ;
; 17.584 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.053     ; 2.358      ;
; 17.609 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.329      ;
; 17.609 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.329      ;
; 17.611 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.327      ;
; 17.612 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.326      ;
; 17.613 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.325      ;
; 17.627 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.311      ;
; 17.629 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.309      ;
; 17.658 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.282      ;
; 17.658 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.282      ;
; 17.662 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.278      ;
; 17.662 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.278      ;
; 17.667 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.273      ;
; 17.673 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.265      ;
; 17.676 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.262      ;
; 17.679 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.261      ;
; 17.680 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.258      ;
; 17.691 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.249      ;
; 17.691 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.249      ;
; 17.706 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.234      ;
; 17.708 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.230      ;
; 17.708 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.230      ;
; 17.709 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.229      ;
; 17.709 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.229      ;
; 17.711 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.227      ;
; 17.712 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.226      ;
; 17.713 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.225      ;
; 17.726 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.212      ;
; 17.727 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.211      ;
; 17.729 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.209      ;
; 17.740 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.200      ;
; 17.740 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.200      ;
; 17.752 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.053     ; 2.190      ;
; 17.773 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.165      ;
; 17.776 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.162      ;
; 17.778 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.160      ;
; 17.780 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.158      ;
; 17.794 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.146      ;
; 17.794 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.146      ;
; 17.807 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.131      ;
; 17.808 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.130      ;
; 17.808 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.130      ;
; 17.808 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.130      ;
; 17.809 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.129      ;
; 17.809 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.129      ;
; 17.811 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.127      ;
; 17.812 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.126      ;
; 17.813 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.125      ;
; 17.819 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.053     ; 2.123      ;
; 17.821 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.119      ;
; 17.821 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.119      ;
; 17.825 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.113      ;
; 17.826 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.112      ;
; 17.827 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.111      ;
; 17.829 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.109      ;
; 17.858 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.082      ;
; 17.864 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.076      ;
; 17.873 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.065      ;
; 17.876 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.062      ;
; 17.878 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.060      ;
; 17.878 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.060      ;
; 17.880 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.058      ;
; 17.891 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.049      ;
; 17.891 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.049      ;
; 17.893 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.047      ;
; 17.907 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.031      ;
; 17.908 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.030      ;
; 17.908 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.030      ;
; 17.908 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.030      ;
; 17.909 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.029      ;
; 17.909 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.029      ;
; 17.909 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.029      ;
; 17.911 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.027      ;
; 17.912 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.026      ;
; 17.912 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.026      ;
; 17.912 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.028      ;
; 17.913 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.025      ;
; 17.925 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.013      ;
; 17.926 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.012      ;
; 17.927 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.011      ;
; 17.927 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.011      ;
; 17.929 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.009      ;
; 17.941 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.999      ;
; 17.945 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.995      ;
; 17.973 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 1.965      ;
; 17.975 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 1.963      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.446      ;
; 47.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.216      ;
; 47.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.029      ;
; 47.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.918      ;
; 47.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.867      ;
; 47.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 2.768      ;
; 47.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.619      ;
; 47.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.563      ;
; 47.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.515      ;
; 47.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.468      ;
; 47.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.469      ;
; 47.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.345      ;
; 48.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.132      ;
; 48.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 2.078      ;
; 48.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 1.997      ;
; 48.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 1.863      ;
; 48.392 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.858      ;
; 48.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.746      ;
; 49.345 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.890      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.323      ;
; 95.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.304      ;
; 95.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.183      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.009      ;
; 95.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.992      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.940      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.921      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.859      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.850      ;
; 96.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.829      ;
; 96.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.825      ;
; 96.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.831      ;
; 96.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.814      ;
; 96.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.810      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.809      ;
; 96.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.795      ;
; 96.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 4.094      ;
; 96.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 4.094      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 4.091      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 4.091      ;
; 96.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.718      ;
; 96.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.704      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.609      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.610      ;
; 96.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.596      ;
; 96.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.596      ;
; 96.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.585      ;
; 96.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.580      ;
; 96.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.579      ;
; 96.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.579      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.576      ;
; 96.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.568      ;
; 96.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.567      ;
; 96.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.565      ;
; 96.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.564      ;
; 96.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.537      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.536      ;
; 96.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.548      ;
; 96.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.548      ;
; 96.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.534      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.533      ;
; 96.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.527      ;
; 96.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.526      ;
; 96.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.464      ;
; 96.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.478      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.458      ;
; 96.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.452      ;
; 96.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.454      ;
; 96.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.453      ;
; 96.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.433      ;
; 96.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.448      ;
; 96.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.429      ;
; 96.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.413      ;
; 96.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.405      ;
; 96.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.405      ;
; 96.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.417      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.399      ;
; 96.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 3.698      ;
; 96.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 3.698      ;
; 96.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.397      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.378      ;
; 96.556 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.396      ;
; 96.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.331      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.316      ;
; 96.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.313      ;
; 96.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.312      ;
; 96.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.309      ;
; 96.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.308      ;
; 96.606 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.334      ;
; 96.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.290      ;
; 96.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.287      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.270      ;
; 96.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.246      ;
; 96.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.246      ;
; 96.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.246      ;
; 96.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.246      ;
; 96.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.246      ;
; 96.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.246      ;
; 96.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.240      ;
; 96.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.238      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.237      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.295 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.804      ;
; 0.298 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[4]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[4]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.304 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.813      ;
; 0.305 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.814      ;
; 0.305 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.814      ;
; 0.305 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.814      ;
; 0.305 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.814      ;
; 0.308 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.817      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                  ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.332      ; 0.812      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.820      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[3]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[3]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.111                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.111                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.000001000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.000001000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.000010000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.000010000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_non_empty                         ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_non_empty                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.324 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.537      ;
; 0.330 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.546      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.559      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.560      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.364 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.564      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.570      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.571      ;
; 0.430 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.629      ;
; 0.431 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.438 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.440 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.639      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.642      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.642      ;
; 0.450 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.451 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.664      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.660      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.665      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.668      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.672      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.672      ;
; 0.473 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.673      ;
; 0.477 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.676      ;
; 0.477 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.676      ;
; 0.478 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.677      ;
; 0.478 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.676      ;
; 0.479 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.678      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.682      ;
; 0.483 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.686      ;
; 0.489 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.688      ;
; 0.491 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.690      ;
; 0.491 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.690      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.691      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                  ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.539      ;
; 0.365 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.564      ;
; 0.365 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.564      ;
; 0.366 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.565      ;
; 0.367 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.566      ;
; 0.373 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.572      ;
; 0.378 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[0]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.578      ;
; 0.380 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.580      ;
; 0.388 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.588      ;
; 0.388 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[5]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.588      ;
; 0.388 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.588      ;
; 0.389 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.589      ;
; 0.423 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.622      ;
; 0.427 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.626      ;
; 0.433 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.632      ;
; 0.465 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.665      ;
; 0.493 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.697      ;
; 0.498 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.699      ;
; 0.499 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.699      ;
; 0.502 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.703      ;
; 0.507 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.707      ;
; 0.507 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.706      ;
; 0.508 ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.708      ;
; 0.508 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.707      ;
; 0.511 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.711      ;
; 0.515 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.716      ;
; 0.523 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.722      ;
; 0.528 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.727      ;
; 0.528 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.727      ;
; 0.552 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.751      ;
; 0.560 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.759      ;
; 0.585 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.784      ;
; 0.591 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.790      ;
; 0.601 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.801      ;
; 0.601 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.800      ;
; 0.602 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.802      ;
; 0.602 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.801      ;
; 0.605 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.804      ;
; 0.621 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.820      ;
; 0.639 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.838      ;
; 0.651 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.850      ;
; 0.655 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.854      ;
; 0.657 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 0.539      ;
; 0.662 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.862      ;
; 0.667 ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.867      ;
; 0.681 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.881      ;
; 0.709 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.908      ;
; 0.711 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.057      ; 0.912      ;
; 0.711 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[1]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.057      ; 0.912      ;
; 0.711 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.911      ;
; 0.711 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.911      ;
; 0.711 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.910      ;
; 0.715 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.915      ;
; 0.732 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.057      ; 0.933      ;
; 0.734 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.057      ; 0.935      ;
; 0.735 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.934      ;
; 0.736 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.937      ;
; 0.738 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.938      ;
; 0.738 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.937      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[0]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 0.537      ;
; 0.326 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[21]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[21]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.537      ;
; 0.326 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[18]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[18]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.537      ;
; 0.326 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[3]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.537      ;
; 0.326 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[1]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[22]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[22]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[20]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[20]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[19]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[19]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[0]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[17] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[17] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 0.537      ;
; 0.328 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[11]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[11]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[8]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[8]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[16] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[16] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 0.538      ;
; 0.329 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_edge_n                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N                 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.529      ;
; 0.329 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[16]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[16]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.540      ;
; 0.329 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.540      ;
; 0.329 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[1]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.540      ;
; 0.329 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[21]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[21]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 0.539      ;
; 0.329 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 0.539      ;
; 0.332 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_3d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.543      ;
; 0.333 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_3d[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.544      ;
; 0.334 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[22]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_3d[22]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.545      ;
; 0.334 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_3d[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.545      ;
; 0.335 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[17] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_3d[17] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.546      ;
; 0.336 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_edge_n                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[22]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_3d[22]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 0.547      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[17]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[17]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[22]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[22]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[16]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[16]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[1]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[17]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[17]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[28]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[28]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[29]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[29]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[23]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_3d[23]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[15]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[15]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[23] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[23] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[22] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[22] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[3]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[3]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[5]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[23]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[23]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[15]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[15]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[14]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[8]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[8]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_3d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[11]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[11]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[27]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[27]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[5]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[5]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[0]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[1]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[20]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[20]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[15]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[15]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[8]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[8]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[18]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[18]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[19]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[19]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[8]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[8]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[9]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[9]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[11]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[11]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[5]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[19]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[19]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[23]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[23]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[21] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[21] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[14] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[14] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[10] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[10] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[9]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[9]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[20]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[20]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_3d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_sync[6]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[23]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[23]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[20]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[20]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.619      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.619      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.619      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.619      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[3]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.619      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[4]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.619      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[5]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.619      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[2]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.619      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.620      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.087     ; 2.620      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.087     ; 2.620      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[0]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[1]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.087     ; 2.620      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.087     ; 2.620      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.087     ; 2.620      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.088     ; 2.619      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[18]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[19]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.618      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1051 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.090     ; 2.617      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_n_3d                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.093     ; 2.614      ;
; 3.539 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1053 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.617      ;
; 3.539 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM193           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.617      ;
; 3.539 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_n_2d                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.089     ; 2.617      ;
; 3.546 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.085     ; 2.614      ;
; 3.546 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.085     ; 2.614      ;
; 3.546 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.085     ; 2.614      ;
; 3.546 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.085     ; 2.614      ;
; 3.546 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.085     ; 2.614      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.169 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.151     ; 3.577      ;
; 6.169 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.581      ;
; 6.169 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.581      ;
; 6.169 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.580      ;
; 6.169 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.581      ;
; 6.169 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.581      ;
; 6.170 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.150     ; 3.577      ;
; 6.170 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.580      ;
; 6.170 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.578      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.583      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.583      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.586      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.583      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.585      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.585      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.586      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.586      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.587      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.587      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.583      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.587      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.587      ;
; 6.244 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.586      ;
; 6.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.584      ;
; 6.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.584      ;
; 6.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.587      ;
; 6.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.586      ;
; 6.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.583      ;
; 6.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.584      ;
; 6.254 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.186     ; 3.457      ;
; 6.254 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.186     ; 3.457      ;
; 6.257 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.465      ;
; 6.264 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.464      ;
; 6.264 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.464      ;
; 6.266 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.464      ;
; 6.266 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.464      ;
; 6.268 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.544      ;
; 6.268 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.544      ;
; 6.271 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.552      ;
; 6.271 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.552      ;
; 6.278 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.551      ;
; 6.278 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.551      ;
; 6.280 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.551      ;
; 6.280 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.551      ;
; 6.286 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.543      ;
; 6.286 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.543      ;
; 6.287 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.534      ;
; 6.287 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.542      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.539      ;
; 6.387 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.526      ;
; 6.387 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.526      ;
; 6.387 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.526      ;
; 6.387 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.526      ;
; 6.387 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[5] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.526      ;
; 6.387 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.526      ;
; 6.405 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.408      ;
; 6.405 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.409      ;
; 6.405 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.409      ;
; 6.405 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.405      ;
; 6.405 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.409      ;
; 6.405 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.409      ;
; 6.406 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.406      ;
; 6.406 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.405      ;
; 6.406 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.408      ;
; 6.438 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.391      ;
; 6.442 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 3.334      ;
; 6.442 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 3.334      ;
; 6.445 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.342      ;
; 6.452 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.341      ;
; 6.452 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.341      ;
; 6.454 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.341      ;
; 6.454 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.341      ;
; 6.473 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.339      ;
; 6.502 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.327      ;
; 6.502 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.327      ;
; 6.583 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.184      ; 3.539      ;
; 6.583 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.184      ; 3.539      ;
; 6.583 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.184      ; 3.539      ;
; 6.583 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.184      ; 3.539      ;
; 6.583 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.184      ; 3.539      ;
; 6.583 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.184      ; 3.539      ;
; 6.583 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.184      ; 3.539      ;
; 6.583 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7]             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.184      ; 3.539      ;
; 6.664 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM47_OTERM355                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.278      ;
; 6.664 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM295_OTERM1857                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.278      ;
; 6.664 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM295_OTERM1861                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.278      ;
; 6.664 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM291                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.278      ;
; 6.664 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM183_OTERM607_OTERM1741                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.278      ;
; 6.664 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM175_OTERM615_OTERM1733                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.278      ;
; 6.673 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM385_OTERM1079                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 3.272      ;
; 6.673 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM249_OTERM1221                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 3.272      ;
; 6.673 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM249_OTERM1215                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 3.272      ;
; 6.673 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM251                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 3.272      ;
; 6.673 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM253                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 3.272      ;
; 6.673 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM143_OTERM257_OTERM1213                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 3.272      ;
; 6.682 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM11_OTERM581_OTERM1515                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.260      ;
; 6.682 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM11_OTERM583_OTERM1513                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.260      ;
; 6.682 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM11_OTERM583_OTERM1511                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.260      ;
; 6.682 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[46][13]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.256      ;
; 6.682 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]_OTERM131_OTERM461_OTERM1637                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.260      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 17.866 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.387     ; 1.742      ;
; 18.325 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.285      ;
; 18.325 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.285      ;
; 18.325 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.285      ;
; 18.325 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.285      ;
; 18.325 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.285      ;
; 18.325 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.285      ;
; 18.325 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.285      ;
; 18.325 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.285      ;
; 18.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.266      ;
; 18.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.266      ;
; 18.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.266      ;
; 18.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.266      ;
; 18.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.266      ;
; 18.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.266      ;
; 18.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.266      ;
; 18.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.266      ;
; 18.373 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.237      ;
; 18.373 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.237      ;
; 18.642 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; -0.068     ; 1.285      ;
; 98.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.385     ; 1.266      ;
; 98.642 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; -0.068     ; 1.285      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.875      ;
; 48.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.875      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.264      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.264      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.264      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.264      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.264      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.264      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.264      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.080      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.080      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.080      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.019      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.019      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.019      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.019      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.908      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.908      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.908      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.908      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.908      ;
; 98.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.904      ;
; 98.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.904      ;
; 98.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.904      ;
; 98.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.904      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.885      ;
; 98.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.875      ;
; 98.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.875      ;
; 98.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.875      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.655      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.435      ;
; 98.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.398      ;
; 98.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.398      ;
; 98.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.213      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.112      ;
; 1.110  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.305      ;
; 1.110  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.305      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.132  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.342      ;
; 1.343  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.763      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.763      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.763      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.757      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.577  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.773      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.781      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.781      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.781      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.781      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.781      ;
; 1.608  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.791      ;
; 1.608  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.791      ;
; 1.608  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.791      ;
; 1.608  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.791      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.893      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.893      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.893      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.893      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.932      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.932      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.932      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.125      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.125      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.125      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.125      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.125      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.125      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.125      ;
; 51.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.351      ; 1.763      ;
; 51.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.351      ; 1.763      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.975   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 1.187      ;
; 1.265   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.147      ;
; 1.265   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.147      ;
; 1.282   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.164      ;
; 1.282   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.164      ;
; 1.282   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.164      ;
; 1.282   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.164      ;
; 1.282   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.164      ;
; 1.282   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.164      ;
; 1.282   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.164      ;
; 1.282   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.164      ;
; 1.305   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.187      ;
; 1.305   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.187      ;
; 1.305   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.187      ;
; 1.305   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.187      ;
; 1.305   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.187      ;
; 1.305   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.187      ;
; 1.305   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.187      ;
; 1.305   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; -0.262     ; 1.187      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 1.753   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.264     ; 1.633      ;
; 100.955 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.068      ; 1.187      ;
; 101.262 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; -0.262     ; 1.164      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 2.459      ;
; 1.958 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM197           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.356      ; 2.458      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1057 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.453      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[6]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[7]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[16]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[17]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[20]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[21]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[22]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[23]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 2.461      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[0]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[2]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[3]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[4]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[5]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[8]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[9]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.459      ;
; 2.262 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[10]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 2.459      ;
; 2.262 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[11]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.053      ; 2.459      ;
; 2.262 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM195           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.455      ;
; 2.262 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.455      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1051 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 2.462      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.466      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.466      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.465      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.465      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.465      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.465      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
; 2.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.464      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.223 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[47][10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][20]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][19]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][17]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][12]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][3]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[64][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.813      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.224 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.818      ;
; 2.225 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_page_addr_sel[2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 2.813      ;
; 2.227 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[15]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 2.808      ;
; 2.227 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[13]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 2.808      ;
; 2.227 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[22]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 2.808      ;
; 2.230 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[5][19]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 2.815      ;
; 2.233 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][21]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.810      ;
; 2.233 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 2.809      ;
; 2.233 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][9]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 2.809      ;
; 2.233 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][13]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.810      ;
; 2.233 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 2.809      ;
; 2.233 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][16]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 2.809      ;
; 2.233 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.810      ;
; 2.233 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[22]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.804      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.804      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 2.804      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[6]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[5]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[1]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[13] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 2.803      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[12] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[10] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[15] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[14] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 2.803      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[20] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[22] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[19] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 2.803      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[18] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 2.803      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[17] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.809      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[16] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 2.803      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[11]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 2.805      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[15]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 2.805      ;
; 2.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[14]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 2.805      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[7]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.810      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.810      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[3]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.808      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.808      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.808      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.808      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.808      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[11]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.810      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.810      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.814      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.814      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[7]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.814      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.814      ;
; 2.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[17]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.814      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[21]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 2.807      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[19]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 2.807      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 2.807      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[9]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.812      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.812      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.812      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[16]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.812      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[22]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.812      ;
; 2.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.812      ;
; 2.238 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[21] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.809      ;
; 2.238 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[23] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.809      ;
; 2.244 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.808      ;
; 2.244 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.808      ;
; 2.244 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.808      ;
; 2.244 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[17]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.808      ;
; 2.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[19]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.802      ;
; 2.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.802      ;
; 2.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[9]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.802      ;
; 2.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[9]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.803      ;
; 2.246 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[23]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.803      ;
; 2.247 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.803      ;
; 2.247 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[16]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.803      ;
; 2.247 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.803      ;
; 2.247 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[12]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.803      ;
; 2.247 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[13]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.803      ;
; 2.248 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.814      ;
; 2.248 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_2d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.814      ;
; 2.248 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.814      ;
; 2.248 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.814      ;
; 2.248 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_5d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.814      ;
; 2.248 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.422      ; 2.814      ;
; 2.249 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[2]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.809      ;
; 2.249 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[5]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.809      ;
; 2.249 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[14]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.809      ;
; 2.249 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[8]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 2.809      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 327
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.972
Worst Case Available Settling Time: 7.356 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 3.588  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.072  ; 0.000         ;
; CLK50M                           ; 18.018 ; 0.000         ;
; altera_reserved_tck              ; 48.182 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.148 ; 0.000         ;
; CLK50M                           ; 0.185 ; 0.000         ;
; altera_reserved_tck              ; 0.185 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.186 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 4.448  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 7.506  ; 0.000         ;
; CLK50M                           ; 18.617 ; 0.000         ;
; altera_reserved_tck              ; 49.195 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; altera_reserved_tck              ; 0.554 ; 0.000         ;
; CLK50M                           ; 0.573 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.254 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.446 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.906  ; 0.000         ;
; SPI_CLK                          ; 4.273  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; CLK50M                           ; 9.245  ; 0.000         ;
; altera_reserved_tck              ; 49.310 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[1]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[2]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[3]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[4]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[5]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[6]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[7]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[8]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[9]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[10]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.588 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_sync[11]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.208     ; 2.441      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[9]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[10]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.626 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_3d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[11]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.547      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[16]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[12]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[13]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[14]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[15]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[17]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[18]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[19]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[20]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[21]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[22]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.627 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[15] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_sync[23]       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.573      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.566      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.566      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[9]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[10]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[11]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 2.541      ;
; 3.636 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.562      ;
; 3.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.561      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.554      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.554      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.554      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.554      ;
; 3.660 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[18]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.540      ;
; 3.660 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[19]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.037     ; 2.540      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[1]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[0]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[2]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[3]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[4]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[5]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[6]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[7]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[8]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[9]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[10]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[10]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_sync[11]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.529      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[12]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[13]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[14]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[15]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[16]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[17]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[18]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[19]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[20]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[21]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[22]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_sync[23]        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.523      ;
; 3.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[7]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.041     ; 2.521      ;
; 3.676 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[6]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 2.527      ;
; 3.676 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[7]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 2.527      ;
; 3.676 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[16]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 2.527      ;
; 3.676 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[17]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 2.527      ;
; 3.683 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1053 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.038     ; 2.516      ;
; 3.683 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.038     ; 2.516      ;
; 3.683 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.038     ; 2.516      ;
; 3.687 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.038     ; 2.512      ;
; 3.695 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.038     ; 2.504      ;
; 3.695 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.038     ; 2.504      ;
; 3.696 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[0]              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.039     ; 2.502      ;
; 3.698 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[20]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.033     ; 2.506      ;
; 3.698 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[21]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.033     ; 2.506      ;
; 3.698 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[22]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.033     ; 2.506      ;
; 3.698 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[23]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.033     ; 2.506      ;
; 3.698 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.504      ;
; 3.698 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.504      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.072 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.871      ;
; 5.080 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.863      ;
; 5.093 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.845      ;
; 5.097 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.844      ;
; 5.098 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.842      ;
; 5.101 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.843      ;
; 5.101 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.837      ;
; 5.102 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.839      ;
; 5.106 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.834      ;
; 5.122 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.825      ;
; 5.127 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.823      ;
; 5.143 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.799      ;
; 5.144 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.803      ;
; 5.146 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.799      ;
; 5.148 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.796      ;
; 5.148 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.796      ;
; 5.155 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.788      ;
; 5.158 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.770      ;
; 5.165 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.777      ;
; 5.166 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.762      ;
; 5.167 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.773      ;
; 5.170 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.774      ;
; 5.172 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.770      ;
; 5.181 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.763      ;
; 5.199 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.743      ;
; 5.201 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.742      ;
; 5.202 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.741      ;
; 5.202 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.745      ;
; 5.206 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.737      ;
; 5.209 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 4.750      ;
; 5.210 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.246     ; 4.531      ;
; 5.211 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 4.738      ;
; 5.216 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.725      ;
; 5.216 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.741      ;
; 5.217 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM61_OTERM719_OTERM1295   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.728      ;
; 5.218 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM687_OTERM1327  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.727      ;
; 5.219 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.724      ;
; 5.220 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM759_OTERM1255  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.725      ;
; 5.220 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.717      ;
; 5.221 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.720      ;
; 5.222 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM157_OTERM807_OTERM1719  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.723      ;
; 5.223 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.719      ;
; 5.225 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.714      ;
; 5.228 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.716      ;
; 5.228 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.716      ;
; 5.229 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM61_OTERM717             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.712      ;
; 5.231 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.505      ;
; 5.231 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 4.728      ;
; 5.232 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.712      ;
; 5.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM695_OTERM1319   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.708      ;
; 5.235 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM733            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.705      ;
; 5.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM77_OTERM701             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.705      ;
; 5.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM775_OTERM1239   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.707      ;
; 5.236 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 4.502      ;
; 5.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM767_OTERM1247  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.706      ;
; 5.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM77_OTERM703_OTERM1311   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.707      ;
; 5.237 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.709      ;
; 5.238 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM37_OTERM743_OTERM1271  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.706      ;
; 5.239 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM165_OTERM623_OTERM1391  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.704      ;
; 5.240 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM685            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.700      ;
; 5.241 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.702      ;
; 5.242 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[16]_OTERM117_OTERM661           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.699      ;
; 5.242 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 4.721      ;
; 5.243 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.698      ;
; 5.246 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.704      ;
; 5.248 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM391_OTERM1759  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.680      ;
; 5.248 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[21]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.699      ;
; 5.250 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.704      ;
; 5.252 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.695      ;
; 5.256 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM391_OTERM1759  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.672      ;
; 5.259 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.686      ;
; 5.264 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[6]_OTERM61_OTERM719_OTERM1295   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.681      ;
; 5.265 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[15]_OTERM93_OTERM687_OTERM1327  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.680      ;
; 5.267 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM109_OTERM669           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.674      ;
; 5.267 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM759_OTERM1255  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.678      ;
; 5.269 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[4]_OTERM157_OTERM807_OTERM1719  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.676      ;
; 5.269 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[21]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.673      ;
; 5.270 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM109_OTERM669           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.671      ;
; 5.274 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[21]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM693             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.670      ;
; 5.274 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.673      ;
; 5.275 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.665      ;
; 5.276 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~4_OTERM205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 4.673      ;
; 5.276 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM101_OTERM679_OTERM1341 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.027     ; 4.684      ;
; 5.282 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[8]_OTERM85_OTERM695_OTERM1319   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.661      ;
; 5.282 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[17]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 4.667      ;
; 5.283 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[17]_OTERM5_OTERM775_OTERM1239   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.660      ;
; 5.284 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM767_OTERM1247  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.659      ;
; 5.284 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[9]_OTERM77_OTERM703_OTERM1311   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.660      ;
; 5.285 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[22]_OTERM37_OTERM743_OTERM1271  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.659      ;
; 5.286 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]_OTERM165_OTERM623_OTERM1391  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.657      ;
; 5.288 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM45_OTERM735_OTERM1279  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.662      ;
; 5.288 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[16]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM21_OTERM757            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.657      ;
; 5.289 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 4.670      ;
; 5.289 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[22]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[20]_OTERM29_OTERM751_OTERM1263  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 4.670      ;
; 5.293 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM149_OTERM631_OTERM1383 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.649      ;
; 5.296 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[19]_OTERM23_OTERM383_OTERM1767  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.642      ;
; 5.296 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.639      ;
; 5.296 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[26]                                                          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]_OTERM53_OTERM727_OTERM1287  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.661      ;
; 5.297 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001|Equal1~4_OTERM205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM13_OTERM765            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.647      ;
; 5.297 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[14]_OTERM97_OTERM899_OTERM2089  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.258     ; 4.432      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.018 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.932      ;
; 18.018 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.932      ;
; 18.370 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.580      ;
; 18.370 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.580      ;
; 18.374 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.575      ;
; 18.378 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.571      ;
; 18.382 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.569      ;
; 18.388 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.561      ;
; 18.388 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.561      ;
; 18.424 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.527      ;
; 18.426 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.523      ;
; 18.426 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.523      ;
; 18.442 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.507      ;
; 18.443 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.034     ; 1.510      ;
; 18.446 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.503      ;
; 18.446 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.503      ;
; 18.450 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.499      ;
; 18.456 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.493      ;
; 18.456 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.493      ;
; 18.456 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.493      ;
; 18.494 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.455      ;
; 18.494 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.455      ;
; 18.495 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.454      ;
; 18.497 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.453      ;
; 18.502 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.448      ;
; 18.510 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.439      ;
; 18.510 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.439      ;
; 18.514 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.435      ;
; 18.514 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.435      ;
; 18.514 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.435      ;
; 18.518 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.431      ;
; 18.519 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.432      ;
; 18.524 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.425      ;
; 18.524 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.425      ;
; 18.524 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.425      ;
; 18.524 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.425      ;
; 18.528 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.423      ;
; 18.535 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.415      ;
; 18.547 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.404      ;
; 18.550 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.400      ;
; 18.550 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.400      ;
; 18.551 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.034     ; 1.402      ;
; 18.562 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.387      ;
; 18.562 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.387      ;
; 18.562 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.387      ;
; 18.563 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.386      ;
; 18.568 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.382      ;
; 18.568 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.382      ;
; 18.578 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.371      ;
; 18.578 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.371      ;
; 18.578 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.371      ;
; 18.582 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.367      ;
; 18.582 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.367      ;
; 18.582 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.367      ;
; 18.582 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.367      ;
; 18.586 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.363      ;
; 18.591 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.358      ;
; 18.592 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.357      ;
; 18.592 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.357      ;
; 18.592 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.357      ;
; 18.592 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.357      ;
; 18.592 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.034     ; 1.361      ;
; 18.621 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.329      ;
; 18.621 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.329      ;
; 18.630 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.319      ;
; 18.630 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.319      ;
; 18.630 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.319      ;
; 18.630 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.319      ;
; 18.631 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.318      ;
; 18.646 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.303      ;
; 18.646 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                           ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.303      ;
; 18.646 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.303      ;
; 18.646 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.303      ;
; 18.648 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.302      ;
; 18.648 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.302      ;
; 18.648 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.303      ;
; 18.650 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.299      ;
; 18.650 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                           ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.299      ;
; 18.650 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.299      ;
; 18.650 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.299      ;
; 18.650 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.299      ;
; 18.654 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.295      ;
; 18.657 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.294      ;
; 18.659 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.290      ;
; 18.659 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.290      ;
; 18.660 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.289      ;
; 18.660 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.289      ;
; 18.660 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.289      ;
; 18.660 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.289      ;
; 18.680 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.270      ;
; 18.680 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.270      ;
; 18.686 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                 ; CLK50M       ; CLK50M      ; 20.000       ; -0.034     ; 1.267      ;
; 18.698 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.251      ;
; 18.698 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.251      ;
; 18.698 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.251      ;
; 18.698 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.251      ;
; 18.699 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.250      ;
; 18.699 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                            ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 1.250      ;
; 18.713 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.238      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.231      ;
; 48.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.065      ;
; 48.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.840      ;
; 48.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.832      ;
; 48.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.769      ;
; 48.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.762      ;
; 48.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.685      ;
; 48.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.683      ;
; 48.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.623      ;
; 48.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.592      ;
; 48.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.570      ;
; 48.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.525      ;
; 48.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.413      ;
; 49.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.322      ;
; 49.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.276      ;
; 49.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.223      ;
; 49.256 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.180      ;
; 49.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.110      ;
; 49.890 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.537      ;
; 97.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.789      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.772      ;
; 97.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.737      ;
; 97.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.700      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.631      ;
; 97.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.567      ;
; 97.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.551      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.550      ;
; 97.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.531      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 2.707      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 2.707      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.526      ;
; 97.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.507      ;
; 97.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.503      ;
; 97.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.493      ;
; 97.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.464      ;
; 97.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.462      ;
; 97.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.462      ;
; 97.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.442      ;
; 97.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.439      ;
; 97.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 2.588      ;
; 97.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 2.588      ;
; 97.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.401      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.391      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.390      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.390      ;
; 97.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.387      ;
; 97.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.385      ;
; 97.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.375      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.343      ;
; 97.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.339      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.336      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.321      ;
; 97.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.319      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.309      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.309      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.293      ;
; 97.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.292      ;
; 97.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.287      ;
; 97.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.286      ;
; 97.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.279      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.276      ;
; 97.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.274      ;
; 97.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.283      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.283      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.265      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 2.449      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 2.449      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.268      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.267      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.267      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.249      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.254      ;
; 97.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.245      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.243      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.236      ;
; 97.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.226      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.209      ;
; 97.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.207      ;
; 97.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.206      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.185      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.163      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.153      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.153      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.155      ;
; 97.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.140      ;
; 97.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.143      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.137      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.137      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.134      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.133      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.129      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.129      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.129      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.129      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.129      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.129      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.132      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.132      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.148 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.153 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.164 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.167 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_datain_reg0      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.169 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.171 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 0.489      ;
; 0.173 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.175 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.490      ;
; 0.179 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[4]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[4]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.183 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.507      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.111                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.111                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 0.504      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 0.504      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_wr                  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_wr                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[0]                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[0]                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[1]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[1]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[3]                                                                                                                                                                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[3]                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_go             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_go             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                  ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                  ; CLK50M       ; CLK50M      ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.216 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.337      ;
; 0.221 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.342      ;
; 0.223 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[5]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.345      ;
; 0.225 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.346      ;
; 0.225 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.346      ;
; 0.227 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.348      ;
; 0.229 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[0]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.350      ;
; 0.252 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.377      ;
; 0.266 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.388      ;
; 0.292 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.418      ;
; 0.299 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.428      ;
; 0.315 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.438      ;
; 0.332 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.453      ;
; 0.335 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.456      ;
; 0.343 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.464      ;
; 0.344 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.465      ;
; 0.352 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.473      ;
; 0.353 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.474      ;
; 0.354 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.475      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.480      ;
; 0.367 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.488      ;
; 0.368 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.488      ;
; 0.373 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.495      ;
; 0.378 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.499      ;
; 0.382 ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.503      ;
; 0.387 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; -0.155     ; 0.316      ;
; 0.389 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.510      ;
; 0.401 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.522      ;
; 0.402 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.523      ;
; 0.404 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.525      ;
; 0.417 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.538      ;
; 0.417 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.039      ; 0.540      ;
; 0.418 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.038      ; 0.540      ;
; 0.418 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[1]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.038      ; 0.540      ;
; 0.418 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.039      ; 0.541      ;
; 0.422 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.542      ;
; 0.431 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.551      ;
; 0.434 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.554      ;
; 0.435 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.555      ;
; 0.438 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.558      ;
; 0.439 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.559      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.346      ;
; 0.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.349      ;
; 0.252 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.259 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.383      ;
; 0.264 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.398      ;
; 0.279 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.280 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.281 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.400      ;
; 0.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.402      ;
; 0.284 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.404      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[0]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[21]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[21]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[0]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[3]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[17] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[17] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[1]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[22]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[22]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[20]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[20]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[18]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[18]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[19]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[19]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[21]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[21]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[11]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[11]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[8]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[8]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[1]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[16] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[16] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[9]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[9]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[16]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[16]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_3d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.317      ;
; 0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[17] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_3d[17] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[22]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_3d[22]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_3d[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_3d[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[18]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[18]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[17]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[17]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[22]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[22]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[1]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[3]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[3]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[23]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[23]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[7]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[1]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[15]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[15]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[14]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[8]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[8]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[4]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_3d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[17]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[17]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[12]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[12]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[28]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[28]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[29]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[29]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[30]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]               ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d[13]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_high_addr_2d[13]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[23]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_3d[23]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[8]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[8]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[9]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[9]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[15]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[15]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_wrstat_low_addr_2d[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[14]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[14]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[5]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d[16]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_high_addr_2d[16]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[22]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_3d[22]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.322      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pdread_low_addr_2d[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[22] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[22] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[10] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[10] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[8]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[8]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d[9]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_high_addr_2d[9]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[5]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d[19]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_prgexct_low_addr_2d[19]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_3d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_sync[6]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[23]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[23]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[20]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[20]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[13]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[13]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[8]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[8]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_low_addr_2d[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[21]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[21]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d[0]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_blkers_high_addr_2d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[17]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[17]  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[1]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[0]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d[6]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_high_addr_2d[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d[22]   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_rdstat_low_addr_2d[22]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[10]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[10]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[11]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[11]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[27]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[27]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[5]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[5]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[1]      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.725      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.725      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.725      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.725      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[3]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.725      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[4]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.725      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[5]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.725      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[2]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.725      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[11]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[10]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[26]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 1.727      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 1.727      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[25]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[24]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_2d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[27]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[0]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[1]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[29]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[28]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 1.727      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 1.727      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 1.727      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[29]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[28]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[12]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[13]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[14]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[15]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 1.726      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[18]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[19]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[31]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[24]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[30]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 1.725      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[25]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[27]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1053 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1051 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 1.723      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM193           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_n_2d                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.064     ; 1.724      ;
; 4.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_n_3d                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.067     ; 1.721      ;
; 4.454 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 1.723      ;
; 4.454 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 1.723      ;
; 4.454 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 1.723      ;
; 4.454 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 1.723      ;
; 4.454 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.060     ; 1.723      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.506 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.337      ;
; 7.506 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.337      ;
; 7.506 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.337      ;
; 7.506 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.337      ;
; 7.507 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.333      ;
; 7.507 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.336      ;
; 7.507 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.334      ;
; 7.507 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.336      ;
; 7.507 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 2.335      ;
; 7.521 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.298      ;
; 7.521 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.298      ;
; 7.522 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 2.306      ;
; 7.528 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.305      ;
; 7.528 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.308      ;
; 7.528 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.308      ;
; 7.528 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.305      ;
; 7.533 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.342      ;
; 7.533 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.342      ;
; 7.534 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.350      ;
; 7.534 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.350      ;
; 7.540 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.349      ;
; 7.540 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.349      ;
; 7.540 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.349      ;
; 7.540 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.352      ;
; 7.540 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.352      ;
; 7.540 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.349      ;
; 7.541 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.345      ;
; 7.541 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.347      ;
; 7.542 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.340      ;
; 7.546 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.345      ;
; 7.546 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.345      ;
; 7.546 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.345      ;
; 7.546 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.345      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.341      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.341      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.344      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.343      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.341      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.344      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.343      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.345      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.344      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.344      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.344      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.341      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.344      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.344      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.342      ;
; 7.547 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.343      ;
; 7.567 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[1]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.365      ;
; 7.567 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.365      ;
; 7.567 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.365      ;
; 7.567 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.365      ;
; 7.567 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[5]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.365      ;
; 7.567 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.365      ;
; 7.621 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.260      ;
; 7.621 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.260      ;
; 7.621 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.260      ;
; 7.621 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.260      ;
; 7.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.233      ;
; 7.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.233      ;
; 7.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.258      ;
; 7.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.257      ;
; 7.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.259      ;
; 7.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.259      ;
; 7.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.256      ;
; 7.623 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.241      ;
; 7.629 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.240      ;
; 7.629 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.240      ;
; 7.629 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.243      ;
; 7.629 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.243      ;
; 7.637 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.239      ;
; 7.643 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.247      ;
; 7.653 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.235      ;
; 7.653 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.235      ;
; 7.730 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.117      ; 2.342      ;
; 7.730 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.117      ; 2.342      ;
; 7.730 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.117      ; 2.342      ;
; 7.730 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.117      ; 2.342      ;
; 7.730 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.117      ; 2.342      ;
; 7.730 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.117      ; 2.342      ;
; 7.730 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.117      ; 2.342      ;
; 7.730 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.117      ; 2.342      ;
; 7.772 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[23]_OTERM47_OTERM355                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.179      ;
; 7.772 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM295_OTERM1857                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.179      ;
; 7.772 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM295_OTERM1861                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.179      ;
; 7.772 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[12]_OTERM111_OTERM291                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.179      ;
; 7.772 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]_OTERM183_OTERM607_OTERM1741                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.179      ;
; 7.772 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]_OTERM175_OTERM615_OTERM1733                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.179      ;
; 7.779 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM15_OTERM385_OTERM1079                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.176      ;
; 7.779 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM249_OTERM1221                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.176      ;
; 7.779 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM249_OTERM1215                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.176      ;
; 7.779 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM251                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.176      ;
; 7.779 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[10]_OTERM151_OTERM253                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.176      ;
; 7.779 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[5]_OTERM143_OTERM257_OTERM1213                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.176      ;
; 7.781 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[19] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.159      ;
; 7.781 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[23] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.159      ;
; 7.781 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[9]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.155      ;
; 7.781 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[16] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.159      ;
; 7.783 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[18]_OTERM11_OTERM581_OTERM1515                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.168      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.617 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.238     ; 1.132      ;
; 18.932 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 0.820      ;
; 18.932 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 0.820      ;
; 18.932 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 0.820      ;
; 18.932 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 0.820      ;
; 18.932 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 0.820      ;
; 18.932 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 0.820      ;
; 18.932 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 0.820      ;
; 18.932 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 0.820      ;
; 18.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.805      ;
; 18.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.805      ;
; 18.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.805      ;
; 18.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.805      ;
; 18.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.805      ;
; 18.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.805      ;
; 18.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.805      ;
; 18.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.805      ;
; 18.962 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.789      ;
; 18.962 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 0.789      ;
; 19.123 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; -0.044     ; 0.820      ;
; 98.946 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.236     ; 0.805      ;
; 99.123 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; -0.044     ; 0.820      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.228      ;
; 49.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.228      ;
; 98.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.520      ;
; 98.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.520      ;
; 98.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.520      ;
; 98.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.520      ;
; 98.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.520      ;
; 98.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.520      ;
; 98.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.520      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.387      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.387      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.387      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.346      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.346      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.346      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.346      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.248      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.248      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.248      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.248      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.248      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.246      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.246      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.246      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.246      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.233      ;
; 98.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.228      ;
; 98.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.077      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.920      ;
; 99.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.890      ;
; 99.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.890      ;
; 99.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.761      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.554  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.674      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.784      ;
; 0.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.792      ;
; 0.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.792      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.926      ;
; 0.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.070      ;
; 0.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.070      ;
; 0.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.070      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.073      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.081      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.090      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.091      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.090      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.091      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.091      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.091      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.090      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.090      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.091      ;
; 1.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.171      ;
; 1.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.171      ;
; 1.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.171      ;
; 1.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.171      ;
; 1.060  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.189      ;
; 1.060  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.189      ;
; 1.060  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.189      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.306      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.306      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.306      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.306      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.306      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.306      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.306      ;
; 50.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.513      ; 1.070      ;
; 50.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.513      ; 1.070      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.573   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.045      ; 0.702      ;
; 0.752   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.682      ;
; 0.752   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.682      ;
; 0.764   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.694      ;
; 0.764   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.694      ;
; 0.764   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.694      ;
; 0.764   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.694      ;
; 0.764   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.694      ;
; 0.764   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.694      ;
; 0.764   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.694      ;
; 0.764   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.694      ;
; 0.772   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.702      ;
; 0.772   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.702      ;
; 0.772   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.702      ;
; 0.772   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.702      ;
; 0.772   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.702      ;
; 0.772   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.702      ;
; 0.772   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.702      ;
; 0.772   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; -0.154     ; 0.702      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 1.034   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; -0.156     ; 0.962      ;
; 100.553 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.045      ; 0.702      ;
; 100.744 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; -0.154     ; 0.694      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[0]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[1]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 1.566      ;
; 1.265 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM197           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.217      ; 1.566      ;
; 1.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1057 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.561      ;
; 1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[0]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.566      ;
; 1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[1]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.566      ;
; 1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[4]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.566      ;
; 1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[5]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.566      ;
; 1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[10]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.565      ;
; 1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[11]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.565      ;
; 1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM195           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.562      ;
; 1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_n_1d_OTERM199_OTERM1055 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.562      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[20]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[23]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[6]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[7]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[8]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[9]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[2]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[3]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[6]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[7]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[8]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[9]                      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.567      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[16]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[17]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[20]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[21]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[22]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[23]                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.569      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[21]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[22]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[19]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[18]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[16]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[17]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[2]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.030      ; 1.570      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[3]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.030      ; 1.570      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[5]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.030      ; 1.570      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_3d[4]              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.030      ; 1.570      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[3]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.030      ; 1.570      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[4]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.030      ; 1.570      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[5]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.030      ; 1.570      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt_160M_sync[2]            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.030      ; 1.570      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[31]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[30]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.571      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[15]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[14]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[12]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
; 1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[13]             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.032      ; 1.572      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][20]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][19]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][17]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[47][10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][12]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][3]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[64][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.801      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.446 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[49][2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 1.806      ;
; 1.447 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_page_addr_sel[2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.802      ;
; 1.449 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[15]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.797      ;
; 1.449 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[13]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.797      ;
; 1.449 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[22]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.797      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[6]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[5]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[1]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[12] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[10] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[15] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[20] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[22] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[17] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.798      ;
; 1.453 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.801      ;
; 1.453 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.801      ;
; 1.453 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[7]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.801      ;
; 1.453 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.801      ;
; 1.453 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[17]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 1.801      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[21] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.797      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[23] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.797      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[21]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.795      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[19]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.795      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.795      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[7]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.798      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.799      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[3]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.796      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.796      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.796      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.796      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.796      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[11]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.798      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR[10]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.799      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[9]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.800      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.800      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.800      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[16]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.800      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[22]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.800      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR[23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.800      ;
; 1.454 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[5][19]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.265      ; 1.803      ;
; 1.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[11]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.795      ;
; 1.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[15]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.795      ;
; 1.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR[14]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.795      ;
; 1.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.801      ;
; 1.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][9]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.801      ;
; 1.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][6]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.801      ;
; 1.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][16]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.801      ;
; 1.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.262      ; 1.801      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.799      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.799      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[22]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.795      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[15]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.795      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[14]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.795      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[13] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.793      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[14] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.793      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[19] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.793      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[18] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.793      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR[16] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.793      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][21]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 1.803      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][13]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 1.803      ;
; 1.456 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_paddr_dat[12][4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 1.803      ;
; 1.457 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_page_addr_sel[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.798      ;
; 1.457 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|sr_page_addr_sel[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 1.798      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[2]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.797      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[5]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.797      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[14]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.797      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[8]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.797      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR[12]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.797      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.803      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_2d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.803      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.803      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.803      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_5d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.803      ;
; 1.458 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.803      ;
; 1.460 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[4]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.799      ;
; 1.460 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[5]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.799      ;
; 1.460 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[3]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.799      ;
; 1.460 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.799      ;
; 1.460 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[18]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.799      ;
; 1.460 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[11]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.799      ;
; 1.460 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR[8]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.799      ;
; 1.461 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.796      ;
; 1.461 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.796      ;
; 1.461 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[2]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.796      ;
; 1.461 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR[23]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.792      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 327
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.972
Worst Case Available Settling Time: 9.160 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 1.444  ; 0.148 ; 3.222    ; 0.554   ; 2.865               ;
;  CLK50M                           ; 16.440 ; 0.185 ; 17.617   ; 0.573   ; 9.245               ;
;  SPI_CLK                          ; N/A    ; N/A   ; N/A      ; N/A     ; 4.273               ;
;  altera_reserved_tck              ; 46.288 ; 0.185 ; 48.085   ; 0.554   ; 49.310              ;
;  u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.444  ; 0.148 ; 5.794    ; 1.446   ; 4.737               ;
;  u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.655  ; 0.186 ; 3.222    ; 1.254   ; 2.865               ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50M                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  SPI_CLK                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLK50M              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_MOSI            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_CLK             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_CS              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 1391       ; 0          ; 38       ; 2        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck              ; false path ; 0          ; 0        ; 0        ;
; CLK50M                           ; CLK50M                           ; 627        ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; CLK50M                           ; 10         ; 0          ; 0        ; 0        ;
; SPI_CLK                          ; SPI_CLK                          ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLK50M                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 952114     ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; false path ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; false path ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 15272      ; 0          ; 0        ; 0        ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 1391       ; 0          ; 38       ; 2        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck              ; false path ; 0          ; 0        ; 0        ;
; CLK50M                           ; CLK50M                           ; 627        ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; CLK50M                           ; 10         ; 0          ; 0        ; 0        ;
; SPI_CLK                          ; SPI_CLK                          ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLK50M                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 952114     ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; false path ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; false path ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 15272      ; 0          ; 0        ; 0        ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                ;
+----------------------------------+----------------------------------+------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+------------+----------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 67         ; 0        ; 2        ; 0        ;
; CLK50M                           ; CLK50M                           ; 35         ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; CLK50M                           ; 3          ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; false path ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 3831       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; false path ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 161        ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                 ;
+----------------------------------+----------------------------------+------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+------------+----------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 67         ; 0        ; 2        ; 0        ;
; CLK50M                           ; CLK50M                           ; 35         ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; CLK50M                           ; 3          ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; false path ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 3831       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; false path ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 161        ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 4018  ; 4018 ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 67    ; 67   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                          ;
+----------------------------------+----------------------------------+-----------+-------------+
; Target                           ; Clock                            ; Type      ; Status      ;
+----------------------------------+----------------------------------+-----------+-------------+
; CLK50M                           ; CLK50M                           ; Base      ; Constrained ;
; SPI_CLK                          ; SPI_CLK                          ; Base      ; Constrained ;
; altera_reserved_tck              ; altera_reserved_tck              ; Base      ; Constrained ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; Generated ; Constrained ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; Generated ; Constrained ;
+----------------------------------+----------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CS              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CS              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Tue Sep 03 19:44:13 2024
Info: Command: quartus_sta de0_nano_ptmch -c DE0_Nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.444               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.655               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    16.440               0.000 CLK50M 
    Info (332119):    46.288               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.357               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.358               0.000 CLK50M 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 3.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.222               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     5.794               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.617               0.000 CLK50M 
    Info (332119):    48.085               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.007               0.000 altera_reserved_tck 
    Info (332119):     1.067               0.000 CLK50M 
    Info (332119):     2.163               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     2.489               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.868               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.596               0.000 SPI_CLK 
    Info (332119):     4.737               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.578               0.000 CLK50M 
    Info (332119):    49.536               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 327 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 327
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.972
    Info (332114): Worst Case Available Settling Time: 6.760 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 2.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.070               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     2.213               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.798               0.000 CLK50M 
    Info (332119):    46.774               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 CLK50M 
    Info (332119):     0.312               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is 3.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.537               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     6.169               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.866               0.000 CLK50M 
    Info (332119):    48.356               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.913               0.000 altera_reserved_tck 
    Info (332119):     0.975               0.000 CLK50M 
    Info (332119):     1.935               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     2.223               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.865
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.865               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.596               0.000 SPI_CLK 
    Info (332119):     4.737               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.587               0.000 CLK50M 
    Info (332119):    49.497               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 327 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 327
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.972
    Info (332114): Worst Case Available Settling Time: 7.356 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 3.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.588               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     5.072               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.018               0.000 CLK50M 
    Info (332119):    48.182               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.185               0.000 CLK50M 
    Info (332119):     0.185               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is 4.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.448               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     7.506               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.617               0.000 CLK50M 
    Info (332119):    49.195               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.554               0.000 altera_reserved_tck 
    Info (332119):     0.573               0.000 CLK50M 
    Info (332119):     1.254               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     1.446               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.906               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.273               0.000 SPI_CLK 
    Info (332119):     4.749               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.245               0.000 CLK50M 
    Info (332119):    49.310               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 327 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 327
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.972
    Info (332114): Worst Case Available Settling Time: 9.160 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Tue Sep 03 19:44:35 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:24


