ARM GAS  /tmp/cc5QKj6w.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_it.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/stm32h7xx_it.c"
  19              		.section	.text.NMI_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	NMI_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NMI_Handler:
  27              	.LFB144:
   1:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_it.c **** /**
   3:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_it.c ****   * @file    stm32h7xx_it.c
   5:Core/Src/stm32h7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32h7xx_it.c ****   * @attention
   8:Core/Src/stm32h7xx_it.c ****   *
   9:Core/Src/stm32h7xx_it.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32h7xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32h7xx_it.c ****   *
  12:Core/Src/stm32h7xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32h7xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32h7xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32h7xx_it.c ****   *
  16:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32h7xx_it.c ****   */
  18:Core/Src/stm32h7xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32h7xx_it.c **** 
  20:Core/Src/stm32h7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32h7xx_it.c **** #include "main.h"
  22:Core/Src/stm32h7xx_it.c **** #include "stm32h7xx_it.h"
  23:Core/Src/stm32h7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_it.c **** 
  27:Core/Src/stm32h7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32h7xx_it.c **** 
  30:Core/Src/stm32h7xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32h7xx_it.c **** 
ARM GAS  /tmp/cc5QKj6w.s 			page 2


  32:Core/Src/stm32h7xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32h7xx_it.c **** 
  35:Core/Src/stm32h7xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32h7xx_it.c **** 
  37:Core/Src/stm32h7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32h7xx_it.c **** 
  40:Core/Src/stm32h7xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32h7xx_it.c **** 
  42:Core/Src/stm32h7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32h7xx_it.c **** 
  45:Core/Src/stm32h7xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32h7xx_it.c **** 
  47:Core/Src/stm32h7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32h7xx_it.c **** 
  50:Core/Src/stm32h7xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32h7xx_it.c **** 
  52:Core/Src/stm32h7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32h7xx_it.c **** 
  55:Core/Src/stm32h7xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32h7xx_it.c **** 
  57:Core/Src/stm32h7xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32h7xx_it.c **** 
  59:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN EV */
  60:Core/Src/stm32h7xx_it.c **** 
  61:Core/Src/stm32h7xx_it.c **** /* USER CODE END EV */
  62:Core/Src/stm32h7xx_it.c **** 
  63:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
  64:Core/Src/stm32h7xx_it.c **** /*           Cortex Processor Interruption and Exception Handlers          */
  65:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32h7xx_it.c **** /**
  67:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  68:Core/Src/stm32h7xx_it.c ****   */
  69:Core/Src/stm32h7xx_it.c **** void NMI_Handler(void)
  70:Core/Src/stm32h7xx_it.c **** {
  28              		.loc 1 70 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.L2:
  71:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  72:Core/Src/stm32h7xx_it.c **** 
  73:Core/Src/stm32h7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  75:Core/Src/stm32h7xx_it.c ****   while (1)
  35              		.loc 1 75 3 discriminator 1 view .LVU1
  76:Core/Src/stm32h7xx_it.c ****   {
  77:Core/Src/stm32h7xx_it.c ****   }
  36              		.loc 1 77 3 discriminator 1 view .LVU2
  75:Core/Src/stm32h7xx_it.c ****   {
  37              		.loc 1 75 9 discriminator 1 view .LVU3
ARM GAS  /tmp/cc5QKj6w.s 			page 3


  38 0000 FEE7     		b	.L2
  39              		.cfi_endproc
  40              	.LFE144:
  42              		.section	.text.HardFault_Handler,"ax",%progbits
  43              		.align	1
  44              		.global	HardFault_Handler
  45              		.syntax unified
  46              		.thumb
  47              		.thumb_func
  49              	HardFault_Handler:
  50              	.LFB145:
  78:Core/Src/stm32h7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32h7xx_it.c **** }
  80:Core/Src/stm32h7xx_it.c **** 
  81:Core/Src/stm32h7xx_it.c **** /**
  82:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  83:Core/Src/stm32h7xx_it.c ****   */
  84:Core/Src/stm32h7xx_it.c **** void HardFault_Handler(void)
  85:Core/Src/stm32h7xx_it.c **** {
  51              		.loc 1 85 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  86:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  87:Core/Src/stm32h7xx_it.c **** 
  88:Core/Src/stm32h7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  89:Core/Src/stm32h7xx_it.c ****   while (1)
  58              		.loc 1 89 3 discriminator 1 view .LVU5
  90:Core/Src/stm32h7xx_it.c ****   {
  91:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  92:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  93:Core/Src/stm32h7xx_it.c ****   }
  59              		.loc 1 93 3 discriminator 1 view .LVU6
  89:Core/Src/stm32h7xx_it.c ****   {
  60              		.loc 1 89 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE145:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	MemManage_Handler:
  73              	.LFB146:
  94:Core/Src/stm32h7xx_it.c **** }
  95:Core/Src/stm32h7xx_it.c **** 
  96:Core/Src/stm32h7xx_it.c **** /**
  97:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Memory management fault.
  98:Core/Src/stm32h7xx_it.c ****   */
  99:Core/Src/stm32h7xx_it.c **** void MemManage_Handler(void)
 100:Core/Src/stm32h7xx_it.c **** {
  74              		.loc 1 100 1 view -0
ARM GAS  /tmp/cc5QKj6w.s 			page 4


  75              		.cfi_startproc
  76              		@ Volatile: function does not return.
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80              	.L6:
 101:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 102:Core/Src/stm32h7xx_it.c **** 
 103:Core/Src/stm32h7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 104:Core/Src/stm32h7xx_it.c ****   while (1)
  81              		.loc 1 104 3 discriminator 1 view .LVU9
 105:Core/Src/stm32h7xx_it.c ****   {
 106:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 107:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32h7xx_it.c ****   }
  82              		.loc 1 108 3 discriminator 1 view .LVU10
 104:Core/Src/stm32h7xx_it.c ****   {
  83              		.loc 1 104 9 discriminator 1 view .LVU11
  84 0000 FEE7     		b	.L6
  85              		.cfi_endproc
  86              	.LFE146:
  88              		.section	.text.BusFault_Handler,"ax",%progbits
  89              		.align	1
  90              		.global	BusFault_Handler
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	BusFault_Handler:
  96              	.LFB147:
 109:Core/Src/stm32h7xx_it.c **** }
 110:Core/Src/stm32h7xx_it.c **** 
 111:Core/Src/stm32h7xx_it.c **** /**
 112:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 113:Core/Src/stm32h7xx_it.c ****   */
 114:Core/Src/stm32h7xx_it.c **** void BusFault_Handler(void)
 115:Core/Src/stm32h7xx_it.c **** {
  97              		.loc 1 115 1 view -0
  98              		.cfi_startproc
  99              		@ Volatile: function does not return.
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 103              	.L8:
 116:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 117:Core/Src/stm32h7xx_it.c **** 
 118:Core/Src/stm32h7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 119:Core/Src/stm32h7xx_it.c ****   while (1)
 104              		.loc 1 119 3 discriminator 1 view .LVU13
 120:Core/Src/stm32h7xx_it.c ****   {
 121:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 122:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 123:Core/Src/stm32h7xx_it.c ****   }
 105              		.loc 1 123 3 discriminator 1 view .LVU14
 119:Core/Src/stm32h7xx_it.c ****   {
 106              		.loc 1 119 9 discriminator 1 view .LVU15
 107 0000 FEE7     		b	.L8
 108              		.cfi_endproc
ARM GAS  /tmp/cc5QKj6w.s 			page 5


 109              	.LFE147:
 111              		.section	.text.UsageFault_Handler,"ax",%progbits
 112              		.align	1
 113              		.global	UsageFault_Handler
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 118              	UsageFault_Handler:
 119              	.LFB148:
 124:Core/Src/stm32h7xx_it.c **** }
 125:Core/Src/stm32h7xx_it.c **** 
 126:Core/Src/stm32h7xx_it.c **** /**
 127:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 128:Core/Src/stm32h7xx_it.c ****   */
 129:Core/Src/stm32h7xx_it.c **** void UsageFault_Handler(void)
 130:Core/Src/stm32h7xx_it.c **** {
 120              		.loc 1 130 1 view -0
 121              		.cfi_startproc
 122              		@ Volatile: function does not return.
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126              	.L10:
 131:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 132:Core/Src/stm32h7xx_it.c **** 
 133:Core/Src/stm32h7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 134:Core/Src/stm32h7xx_it.c ****   while (1)
 127              		.loc 1 134 3 discriminator 1 view .LVU17
 135:Core/Src/stm32h7xx_it.c ****   {
 136:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 137:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32h7xx_it.c ****   }
 128              		.loc 1 138 3 discriminator 1 view .LVU18
 134:Core/Src/stm32h7xx_it.c ****   {
 129              		.loc 1 134 9 discriminator 1 view .LVU19
 130 0000 FEE7     		b	.L10
 131              		.cfi_endproc
 132              	.LFE148:
 134              		.section	.text.SVC_Handler,"ax",%progbits
 135              		.align	1
 136              		.global	SVC_Handler
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 141              	SVC_Handler:
 142              	.LFB149:
 139:Core/Src/stm32h7xx_it.c **** }
 140:Core/Src/stm32h7xx_it.c **** 
 141:Core/Src/stm32h7xx_it.c **** /**
 142:Core/Src/stm32h7xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 143:Core/Src/stm32h7xx_it.c ****   */
 144:Core/Src/stm32h7xx_it.c **** void SVC_Handler(void)
 145:Core/Src/stm32h7xx_it.c **** {
 143              		.loc 1 145 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc5QKj6w.s 			page 6


 147              		@ link register save eliminated.
 146:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 147:Core/Src/stm32h7xx_it.c **** 
 148:Core/Src/stm32h7xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 149:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 150:Core/Src/stm32h7xx_it.c **** 
 151:Core/Src/stm32h7xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 152:Core/Src/stm32h7xx_it.c **** }
 148              		.loc 1 152 1 view .LVU21
 149 0000 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE149:
 153              		.section	.text.DebugMon_Handler,"ax",%progbits
 154              		.align	1
 155              		.global	DebugMon_Handler
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	DebugMon_Handler:
 161              	.LFB150:
 153:Core/Src/stm32h7xx_it.c **** 
 154:Core/Src/stm32h7xx_it.c **** /**
 155:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Debug monitor.
 156:Core/Src/stm32h7xx_it.c ****   */
 157:Core/Src/stm32h7xx_it.c **** void DebugMon_Handler(void)
 158:Core/Src/stm32h7xx_it.c **** {
 162              		.loc 1 158 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 159:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 160:Core/Src/stm32h7xx_it.c **** 
 161:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 162:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 163:Core/Src/stm32h7xx_it.c **** 
 164:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 165:Core/Src/stm32h7xx_it.c **** }
 167              		.loc 1 165 1 view .LVU23
 168 0000 7047     		bx	lr
 169              		.cfi_endproc
 170              	.LFE150:
 172              		.section	.text.PendSV_Handler,"ax",%progbits
 173              		.align	1
 174              		.global	PendSV_Handler
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 179              	PendSV_Handler:
 180              	.LFB151:
 166:Core/Src/stm32h7xx_it.c **** 
 167:Core/Src/stm32h7xx_it.c **** /**
 168:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Pendable request for system service.
 169:Core/Src/stm32h7xx_it.c ****   */
 170:Core/Src/stm32h7xx_it.c **** void PendSV_Handler(void)
 171:Core/Src/stm32h7xx_it.c **** {
 181              		.loc 1 171 1 view -0
ARM GAS  /tmp/cc5QKj6w.s 			page 7


 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 172:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 173:Core/Src/stm32h7xx_it.c **** 
 174:Core/Src/stm32h7xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 175:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 176:Core/Src/stm32h7xx_it.c **** 
 177:Core/Src/stm32h7xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 178:Core/Src/stm32h7xx_it.c **** }
 186              		.loc 1 178 1 view .LVU25
 187 0000 7047     		bx	lr
 188              		.cfi_endproc
 189              	.LFE151:
 191              		.section	.text.SysTick_Handler,"ax",%progbits
 192              		.align	1
 193              		.global	SysTick_Handler
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	SysTick_Handler:
 199              	.LFB152:
 179:Core/Src/stm32h7xx_it.c **** 
 180:Core/Src/stm32h7xx_it.c **** /**
 181:Core/Src/stm32h7xx_it.c ****   * @brief This function handles System tick timer.
 182:Core/Src/stm32h7xx_it.c ****   */
 183:Core/Src/stm32h7xx_it.c **** void SysTick_Handler(void)
 184:Core/Src/stm32h7xx_it.c **** {
 200              		.loc 1 184 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204 0000 08B5     		push	{r3, lr}
 205              	.LCFI0:
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 3, -8
 208              		.cfi_offset 14, -4
 185:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 186:Core/Src/stm32h7xx_it.c **** 
 187:Core/Src/stm32h7xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 188:Core/Src/stm32h7xx_it.c ****   HAL_IncTick();
 209              		.loc 1 188 3 view .LVU27
 210 0002 FFF7FEFF 		bl	HAL_IncTick
 211              	.LVL0:
 189:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 190:Core/Src/stm32h7xx_it.c **** 
 191:Core/Src/stm32h7xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 192:Core/Src/stm32h7xx_it.c **** }
 212              		.loc 1 192 1 is_stmt 0 view .LVU28
 213 0006 08BD     		pop	{r3, pc}
 214              		.cfi_endproc
 215              	.LFE152:
 217              		.text
 218              	.Letext0:
 219              		.file 2 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/cc5QKj6w.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_it.c
     /tmp/cc5QKj6w.s:20     .text.NMI_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cc5QKj6w.s:43     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:49     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cc5QKj6w.s:66     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:72     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cc5QKj6w.s:89     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:95     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cc5QKj6w.s:112    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:118    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cc5QKj6w.s:135    .text.SVC_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:141    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/cc5QKj6w.s:154    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:160    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cc5QKj6w.s:173    .text.PendSV_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:179    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/cc5QKj6w.s:192    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc5QKj6w.s:198    .text.SysTick_Handler:0000000000000000 SysTick_Handler

UNDEFINED SYMBOLS
HAL_IncTick
