#include "isa_tms320.hh"
#include <cassert>
#line 71 "isa/tms320.isa"

/* code to be included at the beginning of the implementation of the library */
#include <iostream>
#include <string>
#include "unisim/component/cxx/processor/tms320/exception.hh"

namespace unisim {
	namespace component {
		namespace cxx {
			namespace processor {
				namespace tms320 {

					using std::ostream;
					using std::hex;
					using std::dec;
					using std::endl;
					using std::string;

					static const char *REG_NAME[] = {
						"R0",  "R1",  "R2",  "R3",  "R4",  "R5",  "R6",  "R7",
						"AR0", "AR1", "AR2", "AR3", "AR4", "AR5", "AR6", "AR7",
						"DP", "IR0", "IR1",  "BK",  "SP",  "ST",  "IE",  "IF",
						"IOF",  "RS",  "RE",  "RC",    0,     0,     0,     0
					};

					static const char *COND_NAME[] = {
						"U",    // 00000
						"LO",   // 00001
						"LS",   // 00010
						"HI",   // 00011
						"HS",   // 00100
						"EQ",   // 00101
						"NE",   // 00110
						"LT",   // 00111
						"LE",   // 01000
						"GT",   // 01001
						"GE",   // 01010
						0,      // 01011
						"NV",   // 01100
						"V",    // 01101
						"NUF",  // 01110
						"UF",   // 01111
						"NLV",  // 10000
						"LV",   // 10001
						"NLUV", // 10010
						"LUF",  // 10011
						"ZUF",  // 10100
						0,      // 10101
						0,      // 10110
						0,      // 10111
						0,      // 11000
						0,      // 11001
						0,      // 11010
						0,      // 11011
						0,      // 11100
						0,      // 11101
						0,      // 11110
						0       // 11111
					};

				} // end of namespace tms320
			} // end of namespace processor
		} // end of namespace cxx
	} // end of namespace component
} // end of namespace unisim

#line 71 "isa_tms320.tcc"
namespace unisim { namespace component { namespace cxx { namespace processor { namespace tms320 { namespace isa { namespace tms320 {
template <
#line 45 "isa/tms320.isa"
class
#line 76 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 79 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 83 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 86 "isa_tms320.tcc"
>
Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 91 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 95 "isa_tms320.tcc"
>::Operation(CodeType _code, typename CONFIG::address_t _addr, const char *_name)
:
encoding(_code),
addr(_addr),
name(_name)
{
}

template <
#line 45 "isa/tms320.isa"
class
#line 107 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 110 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 114 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 117 "isa_tms320.tcc"
>
Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 122 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 126 "isa_tms320.tcc"
>::~Operation()
{
}

template <
#line 45 "isa/tms320.isa"
class
#line 134 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 137 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 141 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 144 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 148 "isa_tms320.tcc"
Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 152 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 156 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 160 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 163 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 167 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 170 "isa_tms320.tcc"
)
{
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	{
		return false;
	}
#line 177 "isa_tms320.tcc"
}
template <
#line 45 "isa/tms320.isa"
class
#line 182 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 185 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 189 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 192 "isa_tms320.tcc"
>
#line 36 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
void
#line 196 "isa_tms320.tcc"
Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 200 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 204 "isa_tms320.tcc"
>::execute(
#line 36 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 208 "isa_tms320.tcc"
#line 36 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 211 "isa_tms320.tcc"
)
{
#line 36 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	{
		throw UndefinedInstructionException<CONFIG>();
	}
#line 218 "isa_tms320.tcc"
}
template <
#line 45 "isa/tms320.isa"
class
#line 223 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 226 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 230 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 233 "isa_tms320.tcc"
>
class OpLDE_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 238 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 242 "isa_tms320.tcc"
>
{
public:
	OpLDE_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 252 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 256 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 259 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 263 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 266 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 274 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 277 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 281 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 284 "isa_tms320.tcc"
>
class OpLDE_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 289 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 293 "isa_tms320.tcc"
>
{
public:
	OpLDE_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 303 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 307 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 310 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 314 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 317 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 325 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 328 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 332 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 335 "isa_tms320.tcc"
>
class OpLDE_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 340 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 344 "isa_tms320.tcc"
>
{
public:
	OpLDE_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 356 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 360 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 363 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 367 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 370 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 378 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 381 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 385 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 388 "isa_tms320.tcc"
>
class OpLDE_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 393 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 397 "isa_tms320.tcc"
>
{
public:
	OpLDE_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 410 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 413 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 417 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 420 "isa_tms320.tcc"
>
class OpLDF_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 425 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 429 "isa_tms320.tcc"
>
{
public:
	OpLDF_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 439 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 443 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 446 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 450 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 453 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 461 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 464 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 468 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 471 "isa_tms320.tcc"
>
class OpLDF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 476 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 480 "isa_tms320.tcc"
>
{
public:
	OpLDF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 490 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 494 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 497 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 501 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 504 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 512 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 515 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 519 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 522 "isa_tms320.tcc"
>
class OpLDF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 527 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 531 "isa_tms320.tcc"
>
{
public:
	OpLDF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 543 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 547 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 550 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 554 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 557 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 565 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 568 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 572 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 575 "isa_tms320.tcc"
>
class OpLDF_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 580 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 584 "isa_tms320.tcc"
>
{
public:
	OpLDF_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 597 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 600 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 604 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 607 "isa_tms320.tcc"
>
class OpLDFcond_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 612 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 616 "isa_tms320.tcc"
>
{
public:
	OpLDFcond_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 627 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 631 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 634 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 638 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 641 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 649 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 652 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 656 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 659 "isa_tms320.tcc"
>
class OpLDFcond_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 664 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 668 "isa_tms320.tcc"
>
{
public:
	OpLDFcond_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 679 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 683 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 686 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 690 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 693 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 701 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 704 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 708 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 711 "isa_tms320.tcc"
>
class OpLDFcond_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 716 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 720 "isa_tms320.tcc"
>
{
public:
	OpLDFcond_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 733 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 737 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 740 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 744 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 747 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 755 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 758 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 762 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 765 "isa_tms320.tcc"
>
class OpLDFcond_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 770 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 774 "isa_tms320.tcc"
>
{
public:
	OpLDFcond_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t dst;
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 788 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 791 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 795 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 798 "isa_tms320.tcc"
>
class OpLDI_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 803 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 807 "isa_tms320.tcc"
>
{
public:
	OpLDI_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 817 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 821 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 824 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 828 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 831 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 839 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 842 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 846 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 849 "isa_tms320.tcc"
>
class OpLDI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 854 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 858 "isa_tms320.tcc"
>
{
public:
	OpLDI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 868 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 872 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 875 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 879 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 882 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 890 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 893 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 897 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 900 "isa_tms320.tcc"
>
class OpLDI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 905 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 909 "isa_tms320.tcc"
>
{
public:
	OpLDI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 921 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 925 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 928 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 932 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 935 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 943 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 946 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 950 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 953 "isa_tms320.tcc"
>
class OpLDI_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 958 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 962 "isa_tms320.tcc"
>
{
public:
	OpLDI_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 972 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 976 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 979 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 983 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 986 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 994 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 997 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1001 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1004 "isa_tms320.tcc"
>
class OpLDIcond_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1009 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1013 "isa_tms320.tcc"
>
{
public:
	OpLDIcond_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1024 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1028 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1031 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1035 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1038 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1046 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1049 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1053 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1056 "isa_tms320.tcc"
>
class OpLDIcond_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1061 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1065 "isa_tms320.tcc"
>
{
public:
	OpLDIcond_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1076 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1080 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1083 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1087 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1090 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1098 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1101 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1105 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1108 "isa_tms320.tcc"
>
class OpLDIcond_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1113 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1117 "isa_tms320.tcc"
>
{
public:
	OpLDIcond_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1130 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1134 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1137 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1141 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1144 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1152 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1155 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1159 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1162 "isa_tms320.tcc"
>
class OpLDIcond_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1167 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1171 "isa_tms320.tcc"
>
{
public:
	OpLDIcond_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1182 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1186 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1189 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1193 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1196 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1204 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1207 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1211 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1214 "isa_tms320.tcc"
>
class OpLDM_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1219 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1223 "isa_tms320.tcc"
>
{
public:
	OpLDM_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1233 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1237 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1240 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1244 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1247 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1255 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1258 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1262 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1265 "isa_tms320.tcc"
>
class OpLDM_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1270 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1274 "isa_tms320.tcc"
>
{
public:
	OpLDM_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1284 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1288 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1291 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1295 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1298 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1306 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1309 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1313 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1316 "isa_tms320.tcc"
>
class OpLDM_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1321 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1325 "isa_tms320.tcc"
>
{
public:
	OpLDM_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1337 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1341 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1344 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1348 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1351 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1359 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1362 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1366 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1369 "isa_tms320.tcc"
>
class OpLDM_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1374 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1378 "isa_tms320.tcc"
>
{
public:
	OpLDM_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1391 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1394 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1398 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1401 "isa_tms320.tcc"
>
class OpLDP : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1406 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1410 "isa_tms320.tcc"
>
{
public:
	OpLDP(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1419 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1423 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1426 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1430 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1433 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1441 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1444 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1448 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1451 "isa_tms320.tcc"
>
class OpPOP : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1456 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1460 "isa_tms320.tcc"
>
{
public:
	OpPOP(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1469 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1473 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1476 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1480 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1483 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1491 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1494 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1498 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1501 "isa_tms320.tcc"
>
class OpPOPF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1506 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1510 "isa_tms320.tcc"
>
{
public:
	OpPOPF(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1519 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1523 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1526 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1530 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1533 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1541 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1544 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1548 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1551 "isa_tms320.tcc"
>
class OpPUSH : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1556 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1560 "isa_tms320.tcc"
>
{
public:
	OpPUSH(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1569 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1573 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1576 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1580 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1583 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1591 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1594 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1598 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1601 "isa_tms320.tcc"
>
class OpPUSHF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1606 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1610 "isa_tms320.tcc"
>
{
public:
	OpPUSHF(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1619 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1623 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1626 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1630 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1633 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1641 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1644 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1648 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1651 "isa_tms320.tcc"
>
class OpSTF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1656 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1660 "isa_tms320.tcc"
>
{
public:
	OpSTF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1670 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1674 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1677 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1681 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1684 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1692 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1695 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1699 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1702 "isa_tms320.tcc"
>
class OpSTF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1707 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1711 "isa_tms320.tcc"
>
{
public:
	OpSTF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1723 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1727 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1730 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1734 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1737 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1745 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1748 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1752 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1755 "isa_tms320.tcc"
>
class OpSTI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1760 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1764 "isa_tms320.tcc"
>
{
public:
	OpSTI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1774 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1778 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1781 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1785 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1788 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1796 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1799 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1803 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1806 "isa_tms320.tcc"
>
class OpSTI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1811 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1815 "isa_tms320.tcc"
>
{
public:
	OpSTI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1827 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1831 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1834 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1838 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1841 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1849 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1852 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1856 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1859 "isa_tms320.tcc"
>
class OpABSF_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1864 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1868 "isa_tms320.tcc"
>
{
public:
	OpABSF_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1878 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1882 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1885 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1889 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1892 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1900 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1903 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1907 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1910 "isa_tms320.tcc"
>
class OpABSF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1915 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1919 "isa_tms320.tcc"
>
{
public:
	OpABSF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1929 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1933 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1936 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1940 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1943 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 1951 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 1954 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 1958 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 1961 "isa_tms320.tcc"
>
class OpABSF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 1966 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 1970 "isa_tms320.tcc"
>
{
public:
	OpABSF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 1982 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 1986 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 1989 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 1993 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 1996 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2004 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2007 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2011 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2014 "isa_tms320.tcc"
>
class OpABSF_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2019 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2023 "isa_tms320.tcc"
>
{
public:
	OpABSF_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2033 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2037 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2040 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2044 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2047 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2055 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2058 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2062 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2065 "isa_tms320.tcc"
>
class OpABSI_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2070 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2074 "isa_tms320.tcc"
>
{
public:
	OpABSI_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2084 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2088 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2091 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2095 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2098 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2106 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2109 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2113 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2116 "isa_tms320.tcc"
>
class OpABSI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2121 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2125 "isa_tms320.tcc"
>
{
public:
	OpABSI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2135 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2139 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2142 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2146 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2149 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2157 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2160 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2164 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2167 "isa_tms320.tcc"
>
class OpABSI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2172 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2176 "isa_tms320.tcc"
>
{
public:
	OpABSI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2188 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2192 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2195 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2199 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2202 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2210 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2213 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2217 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2220 "isa_tms320.tcc"
>
class OpABSI_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2225 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2229 "isa_tms320.tcc"
>
{
public:
	OpABSI_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2239 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2243 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2246 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2250 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2253 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2261 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2264 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2268 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2271 "isa_tms320.tcc"
>
class OpADDC_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2276 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2280 "isa_tms320.tcc"
>
{
public:
	OpADDC_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2290 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2294 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2297 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2301 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2304 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2312 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2315 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2319 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2322 "isa_tms320.tcc"
>
class OpADDC_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2327 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2331 "isa_tms320.tcc"
>
{
public:
	OpADDC_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2341 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2345 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2348 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2352 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2355 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2363 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2366 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2370 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2373 "isa_tms320.tcc"
>
class OpADDC_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2378 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2382 "isa_tms320.tcc"
>
{
public:
	OpADDC_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2394 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2398 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2401 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2405 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2408 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2416 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2419 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2423 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2426 "isa_tms320.tcc"
>
class OpADDC_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2431 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2435 "isa_tms320.tcc"
>
{
public:
	OpADDC_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2445 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2449 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2452 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2456 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2459 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2467 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2470 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2474 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2477 "isa_tms320.tcc"
>
class OpADDF_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2482 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2486 "isa_tms320.tcc"
>
{
public:
	OpADDF_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2496 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2500 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2503 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2507 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2510 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2518 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2521 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2525 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2528 "isa_tms320.tcc"
>
class OpADDF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2533 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2537 "isa_tms320.tcc"
>
{
public:
	OpADDF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2547 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2551 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2554 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2558 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2561 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2569 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2572 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2576 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2579 "isa_tms320.tcc"
>
class OpADDF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2584 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2588 "isa_tms320.tcc"
>
{
public:
	OpADDF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2600 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2604 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2607 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2611 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2614 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2622 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2625 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2629 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2632 "isa_tms320.tcc"
>
class OpADDF_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2637 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2641 "isa_tms320.tcc"
>
{
public:
	OpADDF_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2651 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2655 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2658 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2662 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2665 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2673 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2676 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2680 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2683 "isa_tms320.tcc"
>
class OpADDI_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2688 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2692 "isa_tms320.tcc"
>
{
public:
	OpADDI_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2702 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2706 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2709 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2713 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2716 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2724 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2727 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2731 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2734 "isa_tms320.tcc"
>
class OpADDI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2739 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2743 "isa_tms320.tcc"
>
{
public:
	OpADDI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2753 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2757 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2760 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2764 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2767 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2775 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2778 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2782 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2785 "isa_tms320.tcc"
>
class OpADDI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2790 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2794 "isa_tms320.tcc"
>
{
public:
	OpADDI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2806 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2810 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2813 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2817 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2820 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2828 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2831 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2835 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2838 "isa_tms320.tcc"
>
class OpADDI_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2843 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2847 "isa_tms320.tcc"
>
{
public:
	OpADDI_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2857 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2861 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2864 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2868 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2871 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2879 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2882 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2886 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2889 "isa_tms320.tcc"
>
class OpAND_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2894 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2898 "isa_tms320.tcc"
>
{
public:
	OpAND_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2908 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2912 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2915 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2919 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2922 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2930 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2933 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2937 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2940 "isa_tms320.tcc"
>
class OpAND_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2945 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 2949 "isa_tms320.tcc"
>
{
public:
	OpAND_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 2959 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 2963 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 2966 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 2970 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 2973 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 2981 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 2984 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 2988 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 2991 "isa_tms320.tcc"
>
class OpAND_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 2996 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3000 "isa_tms320.tcc"
>
{
public:
	OpAND_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3012 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3016 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3019 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3023 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3026 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3034 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3037 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3041 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3044 "isa_tms320.tcc"
>
class OpAND_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3049 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3053 "isa_tms320.tcc"
>
{
public:
	OpAND_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3063 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3067 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3070 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3074 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3077 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3085 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3088 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3092 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3095 "isa_tms320.tcc"
>
class OpANDN_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3100 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3104 "isa_tms320.tcc"
>
{
public:
	OpANDN_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3114 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3118 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3121 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3125 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3128 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3136 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3139 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3143 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3146 "isa_tms320.tcc"
>
class OpANDN_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3151 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3155 "isa_tms320.tcc"
>
{
public:
	OpANDN_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3165 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3169 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3172 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3176 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3179 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3187 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3190 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3194 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3197 "isa_tms320.tcc"
>
class OpANDN_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3202 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3206 "isa_tms320.tcc"
>
{
public:
	OpANDN_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3218 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3222 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3225 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3229 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3232 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3240 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3243 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3247 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3250 "isa_tms320.tcc"
>
class OpANDN_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3255 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3259 "isa_tms320.tcc"
>
{
public:
	OpANDN_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3269 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3273 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3276 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3280 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3283 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3291 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3294 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3298 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3301 "isa_tms320.tcc"
>
class OpASH_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3306 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3310 "isa_tms320.tcc"
>
{
public:
	OpASH_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3320 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3324 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3327 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3331 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3334 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3342 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3345 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3349 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3352 "isa_tms320.tcc"
>
class OpASH_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3357 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3361 "isa_tms320.tcc"
>
{
public:
	OpASH_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3371 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3375 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3378 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3382 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3385 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3393 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3396 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3400 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3403 "isa_tms320.tcc"
>
class OpASH_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3408 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3412 "isa_tms320.tcc"
>
{
public:
	OpASH_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3424 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3428 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3431 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3435 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3438 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3446 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3449 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3453 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3456 "isa_tms320.tcc"
>
class OpASH_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3461 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3465 "isa_tms320.tcc"
>
{
public:
	OpASH_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3475 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3479 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3482 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3486 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3489 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3497 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3500 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3504 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3507 "isa_tms320.tcc"
>
class OpCMPF_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3512 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3516 "isa_tms320.tcc"
>
{
public:
	OpCMPF_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3526 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3530 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3533 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3537 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3540 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3548 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3551 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3555 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3558 "isa_tms320.tcc"
>
class OpCMPF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3563 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3567 "isa_tms320.tcc"
>
{
public:
	OpCMPF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3577 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3581 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3584 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3588 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3591 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3599 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3602 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3606 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3609 "isa_tms320.tcc"
>
class OpCMPF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3614 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3618 "isa_tms320.tcc"
>
{
public:
	OpCMPF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3630 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3634 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3637 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3641 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3644 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3652 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3655 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3659 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3662 "isa_tms320.tcc"
>
class OpCMPF_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3667 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3671 "isa_tms320.tcc"
>
{
public:
	OpCMPF_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3681 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3685 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3688 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3692 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3695 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3703 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3706 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3710 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3713 "isa_tms320.tcc"
>
class OpCMPI_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3718 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3722 "isa_tms320.tcc"
>
{
public:
	OpCMPI_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3732 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3736 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3739 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3743 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3746 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3754 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3757 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3761 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3764 "isa_tms320.tcc"
>
class OpCMPI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3769 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3773 "isa_tms320.tcc"
>
{
public:
	OpCMPI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3783 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3787 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3790 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3794 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3797 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3805 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3808 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3812 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3815 "isa_tms320.tcc"
>
class OpCMPI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3820 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3824 "isa_tms320.tcc"
>
{
public:
	OpCMPI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3836 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3840 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3843 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3847 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3850 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3858 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3861 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3865 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3868 "isa_tms320.tcc"
>
class OpCMPI_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3873 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3877 "isa_tms320.tcc"
>
{
public:
	OpCMPI_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3887 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3891 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3894 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3898 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3901 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3909 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3912 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3916 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3919 "isa_tms320.tcc"
>
class OpFIX_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3924 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3928 "isa_tms320.tcc"
>
{
public:
	OpFIX_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3938 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3942 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3945 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 3949 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 3952 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 3960 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 3963 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 3967 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 3970 "isa_tms320.tcc"
>
class OpFIX_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 3975 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 3979 "isa_tms320.tcc"
>
{
public:
	OpFIX_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 3989 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 3993 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 3996 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4000 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4003 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4011 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4014 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4018 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4021 "isa_tms320.tcc"
>
class OpFIX_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4026 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4030 "isa_tms320.tcc"
>
{
public:
	OpFIX_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4042 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4046 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4049 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4053 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4056 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4064 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4067 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4071 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4074 "isa_tms320.tcc"
>
class OpFIX_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4079 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4083 "isa_tms320.tcc"
>
{
public:
	OpFIX_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4093 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4097 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4100 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4104 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4107 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4115 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4118 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4122 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4125 "isa_tms320.tcc"
>
class OpFLOAT_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4130 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4134 "isa_tms320.tcc"
>
{
public:
	OpFLOAT_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4144 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4148 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4151 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4155 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4158 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4166 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4169 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4173 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4176 "isa_tms320.tcc"
>
class OpFLOAT_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4181 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4185 "isa_tms320.tcc"
>
{
public:
	OpFLOAT_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4195 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4199 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4202 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4206 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4209 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4217 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4220 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4224 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4227 "isa_tms320.tcc"
>
class OpFLOAT_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4232 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4236 "isa_tms320.tcc"
>
{
public:
	OpFLOAT_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4248 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4252 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4255 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4259 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4262 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4270 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4273 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4277 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4280 "isa_tms320.tcc"
>
class OpFLOAT_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4285 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4289 "isa_tms320.tcc"
>
{
public:
	OpFLOAT_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4299 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4303 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4306 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4310 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4313 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4321 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4324 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4328 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4331 "isa_tms320.tcc"
>
class OpLSH_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4336 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4340 "isa_tms320.tcc"
>
{
public:
	OpLSH_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4350 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4354 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4357 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4361 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4364 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4372 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4375 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4379 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4382 "isa_tms320.tcc"
>
class OpLSH_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4387 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4391 "isa_tms320.tcc"
>
{
public:
	OpLSH_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4401 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4405 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4408 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4412 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4415 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4423 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4426 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4430 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4433 "isa_tms320.tcc"
>
class OpLSH_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4438 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4442 "isa_tms320.tcc"
>
{
public:
	OpLSH_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4454 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4458 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4461 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4465 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4468 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4476 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4479 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4483 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4486 "isa_tms320.tcc"
>
class OpLSH_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4491 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4495 "isa_tms320.tcc"
>
{
public:
	OpLSH_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4505 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4509 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4512 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4516 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4519 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4527 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4530 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4534 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4537 "isa_tms320.tcc"
>
class OpMPYF_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4542 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4546 "isa_tms320.tcc"
>
{
public:
	OpMPYF_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4556 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4560 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4563 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4567 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4570 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4578 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4581 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4585 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4588 "isa_tms320.tcc"
>
class OpMPYF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4593 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4597 "isa_tms320.tcc"
>
{
public:
	OpMPYF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4607 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4611 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4614 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4618 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4621 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4629 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4632 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4636 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4639 "isa_tms320.tcc"
>
class OpMPYF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4644 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4648 "isa_tms320.tcc"
>
{
public:
	OpMPYF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4660 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4664 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4667 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4671 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4674 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4682 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4685 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4689 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4692 "isa_tms320.tcc"
>
class OpMPYF_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4697 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4701 "isa_tms320.tcc"
>
{
public:
	OpMPYF_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4711 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4715 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4718 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4722 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4725 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4733 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4736 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4740 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4743 "isa_tms320.tcc"
>
class OpMPYI_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4748 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4752 "isa_tms320.tcc"
>
{
public:
	OpMPYI_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4762 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4766 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4769 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4773 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4776 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4784 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4787 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4791 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4794 "isa_tms320.tcc"
>
class OpMPYI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4799 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4803 "isa_tms320.tcc"
>
{
public:
	OpMPYI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4813 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4817 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4820 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4824 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4827 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4835 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4838 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4842 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4845 "isa_tms320.tcc"
>
class OpMPYI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4850 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4854 "isa_tms320.tcc"
>
{
public:
	OpMPYI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4866 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4870 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4873 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4877 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4880 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4888 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4891 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4895 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4898 "isa_tms320.tcc"
>
class OpMPYI_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4903 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4907 "isa_tms320.tcc"
>
{
public:
	OpMPYI_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4917 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4921 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4924 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4928 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4931 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4939 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4942 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4946 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 4949 "isa_tms320.tcc"
>
class OpNEGB_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 4954 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 4958 "isa_tms320.tcc"
>
{
public:
	OpNEGB_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 4968 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 4972 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 4975 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 4979 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 4982 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 4990 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 4993 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 4997 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5000 "isa_tms320.tcc"
>
class OpNEGB_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5005 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5009 "isa_tms320.tcc"
>
{
public:
	OpNEGB_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5019 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5023 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5026 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5030 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5033 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5041 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5044 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5048 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5051 "isa_tms320.tcc"
>
class OpNEGB_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5056 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5060 "isa_tms320.tcc"
>
{
public:
	OpNEGB_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5072 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5076 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5079 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5083 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5086 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5094 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5097 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5101 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5104 "isa_tms320.tcc"
>
class OpNEGB_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5109 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5113 "isa_tms320.tcc"
>
{
public:
	OpNEGB_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5123 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5127 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5130 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5134 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5137 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5145 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5148 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5152 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5155 "isa_tms320.tcc"
>
class OpNEGF_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5160 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5164 "isa_tms320.tcc"
>
{
public:
	OpNEGF_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5174 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5178 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5181 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5185 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5188 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5196 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5199 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5203 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5206 "isa_tms320.tcc"
>
class OpNEGF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5211 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5215 "isa_tms320.tcc"
>
{
public:
	OpNEGF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5225 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5229 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5232 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5236 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5239 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5247 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5250 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5254 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5257 "isa_tms320.tcc"
>
class OpNEGF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5262 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5266 "isa_tms320.tcc"
>
{
public:
	OpNEGF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5278 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5282 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5285 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5289 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5292 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5300 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5303 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5307 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5310 "isa_tms320.tcc"
>
class OpNEGF_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5315 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5319 "isa_tms320.tcc"
>
{
public:
	OpNEGF_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5329 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5333 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5336 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5340 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5343 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5351 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5354 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5358 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5361 "isa_tms320.tcc"
>
class OpNEGI_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5366 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5370 "isa_tms320.tcc"
>
{
public:
	OpNEGI_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5380 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5384 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5387 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5391 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5394 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5402 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5405 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5409 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5412 "isa_tms320.tcc"
>
class OpNEGI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5417 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5421 "isa_tms320.tcc"
>
{
public:
	OpNEGI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5431 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5435 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5438 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5442 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5445 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5453 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5456 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5460 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5463 "isa_tms320.tcc"
>
class OpNEGI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5468 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5472 "isa_tms320.tcc"
>
{
public:
	OpNEGI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5484 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5488 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5491 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5495 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5498 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5506 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5509 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5513 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5516 "isa_tms320.tcc"
>
class OpNEGI_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5521 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5525 "isa_tms320.tcc"
>
{
public:
	OpNEGI_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5535 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5539 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5542 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5546 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5549 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5557 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5560 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5564 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5567 "isa_tms320.tcc"
>
class OpNORM_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5572 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5576 "isa_tms320.tcc"
>
{
public:
	OpNORM_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5586 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5590 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5593 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5597 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5600 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5608 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5611 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5615 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5618 "isa_tms320.tcc"
>
class OpNORM_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5623 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5627 "isa_tms320.tcc"
>
{
public:
	OpNORM_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5637 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5641 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5644 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5648 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5651 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5659 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5662 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5666 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5669 "isa_tms320.tcc"
>
class OpNORM_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5674 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5678 "isa_tms320.tcc"
>
{
public:
	OpNORM_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5690 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5694 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5697 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5701 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5704 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5712 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5715 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5719 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5722 "isa_tms320.tcc"
>
class OpNORM_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5727 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5731 "isa_tms320.tcc"
>
{
public:
	OpNORM_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5741 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5745 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5748 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5752 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5755 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5763 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5766 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5770 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5773 "isa_tms320.tcc"
>
class OpNOT_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5778 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5782 "isa_tms320.tcc"
>
{
public:
	OpNOT_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5792 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5796 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5799 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5803 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5806 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5814 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5817 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5821 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5824 "isa_tms320.tcc"
>
class OpNOT_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5829 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5833 "isa_tms320.tcc"
>
{
public:
	OpNOT_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5843 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5847 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5850 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5854 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5857 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5865 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5868 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5872 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5875 "isa_tms320.tcc"
>
class OpNOT_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5880 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5884 "isa_tms320.tcc"
>
{
public:
	OpNOT_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5896 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5900 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5903 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5907 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5910 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5918 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5921 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5925 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5928 "isa_tms320.tcc"
>
class OpNOT_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5933 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5937 "isa_tms320.tcc"
>
{
public:
	OpNOT_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5947 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 5951 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 5954 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 5958 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 5961 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 5969 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 5972 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 5976 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 5979 "isa_tms320.tcc"
>
class OpOR_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 5984 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 5988 "isa_tms320.tcc"
>
{
public:
	OpOR_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 5998 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6002 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6005 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6009 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6012 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6020 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6023 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6027 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6030 "isa_tms320.tcc"
>
class OpOR_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6035 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6039 "isa_tms320.tcc"
>
{
public:
	OpOR_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6049 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6053 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6056 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6060 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6063 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6071 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6074 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6078 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6081 "isa_tms320.tcc"
>
class OpOR_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6086 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6090 "isa_tms320.tcc"
>
{
public:
	OpOR_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6102 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6106 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6109 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6113 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6116 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6124 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6127 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6131 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6134 "isa_tms320.tcc"
>
class OpOR_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6139 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6143 "isa_tms320.tcc"
>
{
public:
	OpOR_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6153 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6157 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6160 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6164 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6167 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6175 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6178 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6182 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6185 "isa_tms320.tcc"
>
class OpRND_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6190 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6194 "isa_tms320.tcc"
>
{
public:
	OpRND_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6204 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6208 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6211 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6215 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6218 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6226 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6229 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6233 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6236 "isa_tms320.tcc"
>
class OpRND_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6241 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6245 "isa_tms320.tcc"
>
{
public:
	OpRND_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6255 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6259 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6262 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6266 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6269 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6277 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6280 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6284 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6287 "isa_tms320.tcc"
>
class OpRND_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6292 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6296 "isa_tms320.tcc"
>
{
public:
	OpRND_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6308 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6312 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6315 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6319 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6322 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6330 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6333 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6337 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6340 "isa_tms320.tcc"
>
class OpRND_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6345 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6349 "isa_tms320.tcc"
>
{
public:
	OpRND_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6359 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6363 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6366 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6370 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6373 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6381 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6384 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6388 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6391 "isa_tms320.tcc"
>
class OpROL : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6396 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6400 "isa_tms320.tcc"
>
{
public:
	OpROL(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6409 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6413 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6416 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6420 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6423 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6431 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6434 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6438 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6441 "isa_tms320.tcc"
>
class OpROLC : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6446 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6450 "isa_tms320.tcc"
>
{
public:
	OpROLC(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6459 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6463 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6466 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6470 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6473 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6481 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6484 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6488 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6491 "isa_tms320.tcc"
>
class OpROR : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6496 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6500 "isa_tms320.tcc"
>
{
public:
	OpROR(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6509 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6513 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6516 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6520 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6523 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6531 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6534 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6538 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6541 "isa_tms320.tcc"
>
class OpRORC : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6546 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6550 "isa_tms320.tcc"
>
{
public:
	OpRORC(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6559 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6563 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6566 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6570 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6573 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6581 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6584 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6588 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6591 "isa_tms320.tcc"
>
class OpSUBB_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6596 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6600 "isa_tms320.tcc"
>
{
public:
	OpSUBB_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6610 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6614 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6617 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6621 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6624 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6632 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6635 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6639 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6642 "isa_tms320.tcc"
>
class OpSUBB_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6647 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6651 "isa_tms320.tcc"
>
{
public:
	OpSUBB_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6661 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6665 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6668 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6672 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6675 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6683 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6686 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6690 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6693 "isa_tms320.tcc"
>
class OpSUBB_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6698 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6702 "isa_tms320.tcc"
>
{
public:
	OpSUBB_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6714 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6718 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6721 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6725 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6728 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6736 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6739 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6743 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6746 "isa_tms320.tcc"
>
class OpSUBB_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6751 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6755 "isa_tms320.tcc"
>
{
public:
	OpSUBB_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6765 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6769 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6772 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6776 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6779 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6787 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6790 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6794 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6797 "isa_tms320.tcc"
>
class OpSUBC_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6802 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6806 "isa_tms320.tcc"
>
{
public:
	OpSUBC_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6816 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6820 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6823 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6827 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6830 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6838 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6841 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6845 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6848 "isa_tms320.tcc"
>
class OpSUBC_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6853 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6857 "isa_tms320.tcc"
>
{
public:
	OpSUBC_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6867 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6871 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6874 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6878 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6881 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6889 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6892 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6896 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6899 "isa_tms320.tcc"
>
class OpSUBC_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6904 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6908 "isa_tms320.tcc"
>
{
public:
	OpSUBC_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6920 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6924 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6927 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6931 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6934 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6942 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6945 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 6949 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 6952 "isa_tms320.tcc"
>
class OpSUBC_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 6957 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 6961 "isa_tms320.tcc"
>
{
public:
	OpSUBC_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 6971 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 6975 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 6978 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 6982 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 6985 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 6993 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 6996 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7000 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7003 "isa_tms320.tcc"
>
class OpSUBF_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7008 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7012 "isa_tms320.tcc"
>
{
public:
	OpSUBF_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7022 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7026 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7029 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7033 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7036 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7044 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7047 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7051 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7054 "isa_tms320.tcc"
>
class OpSUBF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7059 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7063 "isa_tms320.tcc"
>
{
public:
	OpSUBF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7073 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7077 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7080 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7084 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7087 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7095 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7098 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7102 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7105 "isa_tms320.tcc"
>
class OpSUBF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7110 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7114 "isa_tms320.tcc"
>
{
public:
	OpSUBF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7126 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7130 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7133 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7137 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7140 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7148 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7151 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7155 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7158 "isa_tms320.tcc"
>
class OpSUBF_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7163 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7167 "isa_tms320.tcc"
>
{
public:
	OpSUBF_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7177 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7181 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7184 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7188 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7191 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7199 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7202 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7206 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7209 "isa_tms320.tcc"
>
class OpSUBI_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7214 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7218 "isa_tms320.tcc"
>
{
public:
	OpSUBI_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7228 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7232 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7235 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7239 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7242 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7250 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7253 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7257 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7260 "isa_tms320.tcc"
>
class OpSUBI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7265 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7269 "isa_tms320.tcc"
>
{
public:
	OpSUBI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7279 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7283 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7286 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7290 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7293 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7301 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7304 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7308 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7311 "isa_tms320.tcc"
>
class OpSUBI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7316 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7320 "isa_tms320.tcc"
>
{
public:
	OpSUBI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7332 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7336 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7339 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7343 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7346 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7354 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7357 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7361 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7364 "isa_tms320.tcc"
>
class OpSUBI_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7369 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7373 "isa_tms320.tcc"
>
{
public:
	OpSUBI_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7383 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7387 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7390 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7394 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7397 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7405 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7408 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7412 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7415 "isa_tms320.tcc"
>
class OpSUBRB_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7420 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7424 "isa_tms320.tcc"
>
{
public:
	OpSUBRB_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7434 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7438 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7441 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7445 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7448 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7456 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7459 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7463 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7466 "isa_tms320.tcc"
>
class OpSUBRB_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7471 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7475 "isa_tms320.tcc"
>
{
public:
	OpSUBRB_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7485 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7489 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7492 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7496 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7499 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7507 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7510 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7514 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7517 "isa_tms320.tcc"
>
class OpSUBRB_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7522 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7526 "isa_tms320.tcc"
>
{
public:
	OpSUBRB_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7538 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7542 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7545 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7549 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7552 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7560 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7563 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7567 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7570 "isa_tms320.tcc"
>
class OpSUBRB_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7575 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7579 "isa_tms320.tcc"
>
{
public:
	OpSUBRB_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7589 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7593 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7596 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7600 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7603 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7611 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7614 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7618 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7621 "isa_tms320.tcc"
>
class OpSUBRF_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7626 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7630 "isa_tms320.tcc"
>
{
public:
	OpSUBRF_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7640 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7644 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7647 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7651 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7654 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7662 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7665 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7669 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7672 "isa_tms320.tcc"
>
class OpSUBRF_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7677 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7681 "isa_tms320.tcc"
>
{
public:
	OpSUBRF_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7691 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7695 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7698 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7702 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7705 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7713 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7716 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7720 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7723 "isa_tms320.tcc"
>
class OpSUBRF_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7728 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7732 "isa_tms320.tcc"
>
{
public:
	OpSUBRF_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7744 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7748 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7751 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7755 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7758 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7766 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7769 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7773 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7776 "isa_tms320.tcc"
>
class OpSUBRF_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7781 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7785 "isa_tms320.tcc"
>
{
public:
	OpSUBRF_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7795 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7799 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7802 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7806 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7809 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7817 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7820 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7824 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7827 "isa_tms320.tcc"
>
class OpSUBRI_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7832 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7836 "isa_tms320.tcc"
>
{
public:
	OpSUBRI_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7846 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7850 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7853 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7857 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7860 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7868 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7871 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7875 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7878 "isa_tms320.tcc"
>
class OpSUBRI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7883 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7887 "isa_tms320.tcc"
>
{
public:
	OpSUBRI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7897 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7901 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7904 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7908 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7911 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7919 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7922 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7926 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7929 "isa_tms320.tcc"
>
class OpSUBRI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7934 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7938 "isa_tms320.tcc"
>
{
public:
	OpSUBRI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 7950 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 7954 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 7957 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 7961 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 7964 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 7972 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 7975 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 7979 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 7982 "isa_tms320.tcc"
>
class OpSUBRI_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 7987 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 7991 "isa_tms320.tcc"
>
{
public:
	OpSUBRI_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8001 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8005 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8008 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8012 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8015 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8023 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8026 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8030 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8033 "isa_tms320.tcc"
>
class OpTSTB_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8038 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8042 "isa_tms320.tcc"
>
{
public:
	OpTSTB_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8052 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8056 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8059 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8063 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8066 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8074 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8077 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8081 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8084 "isa_tms320.tcc"
>
class OpTSTB_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8089 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8093 "isa_tms320.tcc"
>
{
public:
	OpTSTB_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8103 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8107 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8110 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8114 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8117 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8125 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8128 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8132 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8135 "isa_tms320.tcc"
>
class OpTSTB_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8140 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8144 "isa_tms320.tcc"
>
{
public:
	OpTSTB_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8156 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8160 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8163 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8167 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8170 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8178 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8181 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8185 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8188 "isa_tms320.tcc"
>
class OpTSTB_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8193 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8197 "isa_tms320.tcc"
>
{
public:
	OpTSTB_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8207 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8211 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8214 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8218 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8221 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8229 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8232 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8236 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8239 "isa_tms320.tcc"
>
class OpXOR_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8244 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8248 "isa_tms320.tcc"
>
{
public:
	OpXOR_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8258 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8262 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8265 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8269 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8272 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8280 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8283 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8287 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8290 "isa_tms320.tcc"
>
class OpXOR_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8295 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8299 "isa_tms320.tcc"
>
{
public:
	OpXOR_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8309 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8313 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8316 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8320 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8323 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8331 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8334 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8338 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8341 "isa_tms320.tcc"
>
class OpXOR_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8346 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8350 "isa_tms320.tcc"
>
{
public:
	OpXOR_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8362 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8366 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8369 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8373 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8376 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8384 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8387 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8391 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8394 "isa_tms320.tcc"
>
class OpXOR_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8399 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8403 "isa_tms320.tcc"
>
{
public:
	OpXOR_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	int32_t imm;
	virtual
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	bool
#line 8413 "isa_tms320.tcc"
	disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	CPU<CONFIG, DEBUG> &
#line 8417 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	cpu
#line 8420 "isa_tms320.tcc"
	,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	std::ostream &
#line 8424 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
	os
#line 8427 "isa_tms320.tcc"
	);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8435 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8438 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8442 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8445 "isa_tms320.tcc"
>
class OpADDC3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8450 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8454 "isa_tms320.tcc"
>
{
public:
	OpADDC3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8468 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8471 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8475 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8478 "isa_tms320.tcc"
>
class OpADDC3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8483 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8487 "isa_tms320.tcc"
>
{
public:
	OpADDC3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8502 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8505 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8509 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8512 "isa_tms320.tcc"
>
class OpADDC3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8517 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8521 "isa_tms320.tcc"
>
{
public:
	OpADDC3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8536 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8539 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8543 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8546 "isa_tms320.tcc"
>
class OpADDC3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8551 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8555 "isa_tms320.tcc"
>
{
public:
	OpADDC3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8571 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8574 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8578 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8581 "isa_tms320.tcc"
>
class OpADDF3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8586 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8590 "isa_tms320.tcc"
>
{
public:
	OpADDF3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8604 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8607 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8611 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8614 "isa_tms320.tcc"
>
class OpADDF3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8619 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8623 "isa_tms320.tcc"
>
{
public:
	OpADDF3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8638 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8641 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8645 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8648 "isa_tms320.tcc"
>
class OpADDF3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8653 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8657 "isa_tms320.tcc"
>
{
public:
	OpADDF3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8672 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8675 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8679 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8682 "isa_tms320.tcc"
>
class OpADDF3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8687 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8691 "isa_tms320.tcc"
>
{
public:
	OpADDF3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8707 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8710 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8714 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8717 "isa_tms320.tcc"
>
class OpADDI3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8722 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8726 "isa_tms320.tcc"
>
{
public:
	OpADDI3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8740 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8743 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8747 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8750 "isa_tms320.tcc"
>
class OpADDI3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8755 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8759 "isa_tms320.tcc"
>
{
public:
	OpADDI3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8774 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8777 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8781 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8784 "isa_tms320.tcc"
>
class OpADDI3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8789 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8793 "isa_tms320.tcc"
>
{
public:
	OpADDI3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8808 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8811 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8815 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8818 "isa_tms320.tcc"
>
class OpADDI3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8823 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8827 "isa_tms320.tcc"
>
{
public:
	OpADDI3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8843 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8846 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8850 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8853 "isa_tms320.tcc"
>
class OpAND3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8858 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8862 "isa_tms320.tcc"
>
{
public:
	OpAND3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8876 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8879 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8883 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8886 "isa_tms320.tcc"
>
class OpAND3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8891 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8895 "isa_tms320.tcc"
>
{
public:
	OpAND3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8910 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8913 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8917 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8920 "isa_tms320.tcc"
>
class OpAND3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8925 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8929 "isa_tms320.tcc"
>
{
public:
	OpAND3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8944 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8947 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8951 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8954 "isa_tms320.tcc"
>
class OpAND3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8959 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8963 "isa_tms320.tcc"
>
{
public:
	OpAND3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 8979 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 8982 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 8986 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 8989 "isa_tms320.tcc"
>
class OpANDN3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 8994 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 8998 "isa_tms320.tcc"
>
{
public:
	OpANDN3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9012 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9015 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9019 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9022 "isa_tms320.tcc"
>
class OpANDN3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9027 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9031 "isa_tms320.tcc"
>
{
public:
	OpANDN3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9046 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9049 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9053 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9056 "isa_tms320.tcc"
>
class OpANDN3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9061 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9065 "isa_tms320.tcc"
>
{
public:
	OpANDN3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9080 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9083 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9087 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9090 "isa_tms320.tcc"
>
class OpANDN3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9095 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9099 "isa_tms320.tcc"
>
{
public:
	OpANDN3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9115 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9118 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9122 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9125 "isa_tms320.tcc"
>
class OpASH3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9130 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9134 "isa_tms320.tcc"
>
{
public:
	OpASH3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9148 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9151 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9155 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9158 "isa_tms320.tcc"
>
class OpASH3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9163 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9167 "isa_tms320.tcc"
>
{
public:
	OpASH3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9182 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9185 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9189 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9192 "isa_tms320.tcc"
>
class OpASH3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9197 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9201 "isa_tms320.tcc"
>
{
public:
	OpASH3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9216 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9219 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9223 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9226 "isa_tms320.tcc"
>
class OpASH3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9231 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9235 "isa_tms320.tcc"
>
{
public:
	OpASH3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9251 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9254 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9258 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9261 "isa_tms320.tcc"
>
class OpCMPF3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9266 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9270 "isa_tms320.tcc"
>
{
public:
	OpCMPF3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9284 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9287 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9291 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9294 "isa_tms320.tcc"
>
class OpCMPF3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9299 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9303 "isa_tms320.tcc"
>
{
public:
	OpCMPF3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9318 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9321 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9325 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9328 "isa_tms320.tcc"
>
class OpCMPF3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9333 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9337 "isa_tms320.tcc"
>
{
public:
	OpCMPF3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9352 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9355 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9359 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9362 "isa_tms320.tcc"
>
class OpCMPF3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9367 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9371 "isa_tms320.tcc"
>
{
public:
	OpCMPF3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9387 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9390 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9394 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9397 "isa_tms320.tcc"
>
class OpCMPI3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9402 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9406 "isa_tms320.tcc"
>
{
public:
	OpCMPI3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9420 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9423 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9427 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9430 "isa_tms320.tcc"
>
class OpCMPI3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9435 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9439 "isa_tms320.tcc"
>
{
public:
	OpCMPI3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9454 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9457 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9461 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9464 "isa_tms320.tcc"
>
class OpCMPI3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9469 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9473 "isa_tms320.tcc"
>
{
public:
	OpCMPI3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9488 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9491 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9495 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9498 "isa_tms320.tcc"
>
class OpCMPI3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9503 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9507 "isa_tms320.tcc"
>
{
public:
	OpCMPI3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9523 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9526 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9530 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9533 "isa_tms320.tcc"
>
class OpLSH3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9538 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9542 "isa_tms320.tcc"
>
{
public:
	OpLSH3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9556 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9559 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9563 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9566 "isa_tms320.tcc"
>
class OpLSH3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9571 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9575 "isa_tms320.tcc"
>
{
public:
	OpLSH3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9590 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9593 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9597 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9600 "isa_tms320.tcc"
>
class OpLSH3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9605 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9609 "isa_tms320.tcc"
>
{
public:
	OpLSH3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9624 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9627 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9631 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9634 "isa_tms320.tcc"
>
class OpLSH3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9639 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9643 "isa_tms320.tcc"
>
{
public:
	OpLSH3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9659 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9662 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9666 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9669 "isa_tms320.tcc"
>
class OpMPYF3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9674 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9678 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9692 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9695 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9699 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9702 "isa_tms320.tcc"
>
class OpMPYF3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9707 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9711 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9726 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9729 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9733 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9736 "isa_tms320.tcc"
>
class OpMPYF3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9741 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9745 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9760 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9763 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9767 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9770 "isa_tms320.tcc"
>
class OpMPYF3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9775 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9779 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9795 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9798 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9802 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9805 "isa_tms320.tcc"
>
class OpMPYI3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9810 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9814 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9828 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9831 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9835 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9838 "isa_tms320.tcc"
>
class OpMPYI3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9843 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9847 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9862 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9865 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9869 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9872 "isa_tms320.tcc"
>
class OpMPYI3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9877 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9881 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9896 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9899 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9903 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9906 "isa_tms320.tcc"
>
class OpMPYI3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9911 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9915 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9931 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9934 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9938 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9941 "isa_tms320.tcc"
>
class OpOR3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9946 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9950 "isa_tms320.tcc"
>
{
public:
	OpOR3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9964 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 9967 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 9971 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 9974 "isa_tms320.tcc"
>
class OpOR3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 9979 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 9983 "isa_tms320.tcc"
>
{
public:
	OpOR3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 9998 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10001 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10005 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10008 "isa_tms320.tcc"
>
class OpOR3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10013 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10017 "isa_tms320.tcc"
>
{
public:
	OpOR3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10032 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10035 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10039 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10042 "isa_tms320.tcc"
>
class OpOR3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10047 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10051 "isa_tms320.tcc"
>
{
public:
	OpOR3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10067 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10070 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10074 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10077 "isa_tms320.tcc"
>
class OpSUBB3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10082 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10086 "isa_tms320.tcc"
>
{
public:
	OpSUBB3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10100 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10103 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10107 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10110 "isa_tms320.tcc"
>
class OpSUBB3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10115 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10119 "isa_tms320.tcc"
>
{
public:
	OpSUBB3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10134 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10137 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10141 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10144 "isa_tms320.tcc"
>
class OpSUBB3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10149 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10153 "isa_tms320.tcc"
>
{
public:
	OpSUBB3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10168 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10171 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10175 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10178 "isa_tms320.tcc"
>
class OpSUBB3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10183 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10187 "isa_tms320.tcc"
>
{
public:
	OpSUBB3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10203 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10206 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10210 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10213 "isa_tms320.tcc"
>
class OpSUBF3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10218 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10222 "isa_tms320.tcc"
>
{
public:
	OpSUBF3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10236 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10239 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10243 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10246 "isa_tms320.tcc"
>
class OpSUBF3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10251 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10255 "isa_tms320.tcc"
>
{
public:
	OpSUBF3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10270 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10273 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10277 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10280 "isa_tms320.tcc"
>
class OpSUBF3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10285 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10289 "isa_tms320.tcc"
>
{
public:
	OpSUBF3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10304 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10307 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10311 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10314 "isa_tms320.tcc"
>
class OpSUBF3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10319 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10323 "isa_tms320.tcc"
>
{
public:
	OpSUBF3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10339 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10342 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10346 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10349 "isa_tms320.tcc"
>
class OpSUBI3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10354 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10358 "isa_tms320.tcc"
>
{
public:
	OpSUBI3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10372 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10375 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10379 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10382 "isa_tms320.tcc"
>
class OpSUBI3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10387 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10391 "isa_tms320.tcc"
>
{
public:
	OpSUBI3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10406 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10409 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10413 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10416 "isa_tms320.tcc"
>
class OpSUBI3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10421 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10425 "isa_tms320.tcc"
>
{
public:
	OpSUBI3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10440 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10443 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10447 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10450 "isa_tms320.tcc"
>
class OpSUBI3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10455 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10459 "isa_tms320.tcc"
>
{
public:
	OpSUBI3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10475 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10478 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10482 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10485 "isa_tms320.tcc"
>
class OpTSTB3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10490 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10494 "isa_tms320.tcc"
>
{
public:
	OpTSTB3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10508 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10511 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10515 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10518 "isa_tms320.tcc"
>
class OpTSTB3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10523 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10527 "isa_tms320.tcc"
>
{
public:
	OpTSTB3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10542 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10545 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10549 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10552 "isa_tms320.tcc"
>
class OpTSTB3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10557 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10561 "isa_tms320.tcc"
>
{
public:
	OpTSTB3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10576 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10579 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10583 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10586 "isa_tms320.tcc"
>
class OpTSTB3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10591 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10595 "isa_tms320.tcc"
>
{
public:
	OpTSTB3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10611 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10614 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10618 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10621 "isa_tms320.tcc"
>
class OpXOR3_reg_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10626 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10630 "isa_tms320.tcc"
>
{
public:
	OpXOR3_reg_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10644 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10647 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10651 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10654 "isa_tms320.tcc"
>
class OpXOR3_indir_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10659 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10663 "isa_tms320.tcc"
>
{
public:
	OpXOR3_indir_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10678 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10681 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10685 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10688 "isa_tms320.tcc"
>
class OpXOR3_reg_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10693 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10697 "isa_tms320.tcc"
>
{
public:
	OpXOR3_reg_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t src1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10712 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10715 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10719 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10722 "isa_tms320.tcc"
>
class OpXOR3_indir_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10727 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10731 "isa_tms320.tcc"
>
{
public:
	OpXOR3_indir_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod1;
	uint32_t ar1;
	uint32_t mod2;
	uint32_t ar2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10747 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10750 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10754 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10757 "isa_tms320.tcc"
>
class OpBcond_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10762 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10766 "isa_tms320.tcc"
>
{
public:
	OpBcond_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t reg;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10779 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10782 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10786 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10789 "isa_tms320.tcc"
>
class OpBcond_disp : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10794 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10798 "isa_tms320.tcc"
>
{
public:
	OpBcond_disp(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10811 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10814 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10818 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10821 "isa_tms320.tcc"
>
class OpBcondD_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10826 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10830 "isa_tms320.tcc"
>
{
public:
	OpBcondD_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t reg;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10843 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10846 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10850 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10853 "isa_tms320.tcc"
>
class OpBcondD_disp : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10858 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10862 "isa_tms320.tcc"
>
{
public:
	OpBcondD_disp(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10875 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10878 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10882 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10885 "isa_tms320.tcc"
>
class OpBR : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10890 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10894 "isa_tms320.tcc"
>
{
public:
	OpBR(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10906 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10909 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10913 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10916 "isa_tms320.tcc"
>
class OpBRD : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10921 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10925 "isa_tms320.tcc"
>
{
public:
	OpBRD(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10937 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10940 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10944 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10947 "isa_tms320.tcc"
>
class OpCALL : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10952 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10956 "isa_tms320.tcc"
>
{
public:
	OpCALL(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 10968 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 10971 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 10975 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 10978 "isa_tms320.tcc"
>
class OpCALLcond_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 10983 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 10987 "isa_tms320.tcc"
>
{
public:
	OpCALLcond_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t reg;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11000 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11003 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11007 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11010 "isa_tms320.tcc"
>
class OpCALLcond_disp : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11015 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11019 "isa_tms320.tcc"
>
{
public:
	OpCALLcond_disp(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11032 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11035 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11039 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11042 "isa_tms320.tcc"
>
class OpDBcond_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11047 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11051 "isa_tms320.tcc"
>
{
public:
	OpDBcond_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t ar;
	uint32_t cond;
	uint32_t reg;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11065 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11068 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11072 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11075 "isa_tms320.tcc"
>
class OpDBcond_disp : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11080 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11084 "isa_tms320.tcc"
>
{
public:
	OpDBcond_disp(CodeType code, typename CONFIG::address_t addr);
	uint32_t ar;
	uint32_t cond;
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11098 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11101 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11105 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11108 "isa_tms320.tcc"
>
class OpDBcondD_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11113 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11117 "isa_tms320.tcc"
>
{
public:
	OpDBcondD_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t ar;
	uint32_t cond;
	uint32_t reg;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11131 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11134 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11138 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11141 "isa_tms320.tcc"
>
class OpDBcondD_disp : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11146 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11150 "isa_tms320.tcc"
>
{
public:
	OpDBcondD_disp(CodeType code, typename CONFIG::address_t addr);
	uint32_t ar;
	uint32_t cond;
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11164 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11167 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11171 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11174 "isa_tms320.tcc"
>
class OpIACK_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11179 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11183 "isa_tms320.tcc"
>
{
public:
	OpIACK_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t direct;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11195 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11198 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11202 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11205 "isa_tms320.tcc"
>
class OpIACK_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11210 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11214 "isa_tms320.tcc"
>
{
public:
	OpIACK_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11228 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11231 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11235 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11238 "isa_tms320.tcc"
>
class OpIDLE : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11243 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11247 "isa_tms320.tcc"
>
{
public:
	OpIDLE(CodeType code, typename CONFIG::address_t addr);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11258 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11261 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11265 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11268 "isa_tms320.tcc"
>
class OpNOP_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11273 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11277 "isa_tms320.tcc"
>
{
public:
	OpNOP_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t direct;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11289 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11292 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11296 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11299 "isa_tms320.tcc"
>
class OpNOP_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11304 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11308 "isa_tms320.tcc"
>
{
public:
	OpNOP_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11322 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11325 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11329 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11332 "isa_tms320.tcc"
>
class OpRETIcond : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11337 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11341 "isa_tms320.tcc"
>
{
public:
	OpRETIcond(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11353 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11356 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11360 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11363 "isa_tms320.tcc"
>
class OpRETScond : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11368 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11372 "isa_tms320.tcc"
>
{
public:
	OpRETScond(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11384 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11387 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11391 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11394 "isa_tms320.tcc"
>
class OpRPTB : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11399 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11403 "isa_tms320.tcc"
>
{
public:
	OpRPTB(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11415 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11418 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11422 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11425 "isa_tms320.tcc"
>
class OpRPTS_reg : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11430 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11434 "isa_tms320.tcc"
>
{
public:
	OpRPTS_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11446 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11449 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11453 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11456 "isa_tms320.tcc"
>
class OpRPTS_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11461 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11465 "isa_tms320.tcc"
>
{
public:
	OpRPTS_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t direct;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11477 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11480 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11484 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11487 "isa_tms320.tcc"
>
class OpRPTS_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11492 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11496 "isa_tms320.tcc"
>
{
public:
	OpRPTS_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11510 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11513 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11517 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11520 "isa_tms320.tcc"
>
class OpRPTS_imm : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11525 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11529 "isa_tms320.tcc"
>
{
public:
	OpRPTS_imm(CodeType code, typename CONFIG::address_t addr);
	int32_t imm;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11541 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11544 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11548 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11551 "isa_tms320.tcc"
>
class OpSWI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11556 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11560 "isa_tms320.tcc"
>
{
public:
	OpSWI(CodeType code, typename CONFIG::address_t addr);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11571 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11574 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11578 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11581 "isa_tms320.tcc"
>
class OpTRAPcond : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11586 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11590 "isa_tms320.tcc"
>
{
public:
	OpTRAPcond(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t n;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11603 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11606 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11610 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11613 "isa_tms320.tcc"
>
class OpIDLE2 : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11618 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11622 "isa_tms320.tcc"
>
{
public:
	OpIDLE2(CodeType code, typename CONFIG::address_t addr);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11633 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11636 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11640 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11643 "isa_tms320.tcc"
>
class OpLOPOWER : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11648 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11652 "isa_tms320.tcc"
>
{
public:
	OpLOPOWER(CodeType code, typename CONFIG::address_t addr);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11663 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11666 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11670 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11673 "isa_tms320.tcc"
>
class OpMAXSPEED : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11678 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11682 "isa_tms320.tcc"
>
{
public:
	OpMAXSPEED(CodeType code, typename CONFIG::address_t addr);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11693 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11696 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11700 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11703 "isa_tms320.tcc"
>
class OpLDFI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11708 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11712 "isa_tms320.tcc"
>
{
public:
	OpLDFI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11725 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11728 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11732 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11735 "isa_tms320.tcc"
>
class OpLDFI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11740 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11744 "isa_tms320.tcc"
>
{
public:
	OpLDFI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11759 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11762 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11766 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11769 "isa_tms320.tcc"
>
class OpLDII_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11774 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11778 "isa_tms320.tcc"
>
{
public:
	OpLDII_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t direct;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11791 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11794 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11798 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11801 "isa_tms320.tcc"
>
class OpLDII_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11806 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11810 "isa_tms320.tcc"
>
{
public:
	OpLDII_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11825 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11828 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11832 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11835 "isa_tms320.tcc"
>
class OpSIGI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11840 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11844 "isa_tms320.tcc"
>
{
public:
	OpSIGI(CodeType code, typename CONFIG::address_t addr);
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11855 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11858 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11862 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11865 "isa_tms320.tcc"
>
class OpSTFI_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11870 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11874 "isa_tms320.tcc"
>
{
public:
	OpSTFI_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	uint32_t direct;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11887 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11890 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11894 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11897 "isa_tms320.tcc"
>
class OpSTFI_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11902 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11906 "isa_tms320.tcc"
>
{
public:
	OpSTFI_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11921 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11924 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11928 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11931 "isa_tms320.tcc"
>
class OpSTII_dir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11936 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11940 "isa_tms320.tcc"
>
{
public:
	OpSTII_dir(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	uint32_t direct;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11953 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11956 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11960 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11963 "isa_tms320.tcc"
>
class OpSTII_indir : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 11968 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 11972 "isa_tms320.tcc"
>
{
public:
	OpSTII_indir(CodeType code, typename CONFIG::address_t addr);
	uint32_t src;
	uint32_t mod;
	uint32_t ar;
	uint32_t disp;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 11987 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 11990 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 11994 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 11997 "isa_tms320.tcc"
>
class OpFLOAT_STF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12002 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12006 "isa_tms320.tcc"
>
{
public:
	OpFLOAT_STF(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12023 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12026 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12030 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12033 "isa_tms320.tcc"
>
class OpFLOAT_STF_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12038 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12042 "isa_tms320.tcc"
>
{
public:
	OpFLOAT_STF_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12058 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12061 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12065 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12068 "isa_tms320.tcc"
>
class OpLDF_STF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12073 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12077 "isa_tms320.tcc"
>
{
public:
	OpLDF_STF(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12094 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12097 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12101 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12104 "isa_tms320.tcc"
>
class OpLDF_STF_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12109 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12113 "isa_tms320.tcc"
>
{
public:
	OpLDF_STF_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12129 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12132 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12136 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12139 "isa_tms320.tcc"
>
class OpLDI_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12144 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12148 "isa_tms320.tcc"
>
{
public:
	OpLDI_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12165 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12168 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12172 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12175 "isa_tms320.tcc"
>
class OpLDI_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12180 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12184 "isa_tms320.tcc"
>
{
public:
	OpLDI_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12200 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12203 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12207 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12210 "isa_tms320.tcc"
>
class OpLSH3_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12215 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12219 "isa_tms320.tcc"
>
{
public:
	OpLSH3_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t count;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12237 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12240 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12244 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12247 "isa_tms320.tcc"
>
class OpLSH3_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12252 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12256 "isa_tms320.tcc"
>
{
public:
	OpLSH3_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t count;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12273 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12276 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12280 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12283 "isa_tms320.tcc"
>
class OpMPYF3_STF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12288 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12292 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_STF(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12310 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12313 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12317 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12320 "isa_tms320.tcc"
>
class OpMPYF3_STF_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12325 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12329 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_STF_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12346 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12349 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12353 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12356 "isa_tms320.tcc"
>
class OpMPYI3_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12361 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12365 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12383 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12386 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12390 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12393 "isa_tms320.tcc"
>
class OpMPYI3_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12398 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12402 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12419 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12422 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12426 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12429 "isa_tms320.tcc"
>
class OpNEGF_STF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12434 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12438 "isa_tms320.tcc"
>
{
public:
	OpNEGF_STF(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12455 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12458 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12462 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12465 "isa_tms320.tcc"
>
class OpNEGF_STF_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12470 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12474 "isa_tms320.tcc"
>
{
public:
	OpNEGF_STF_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12490 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12493 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12497 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12500 "isa_tms320.tcc"
>
class OpNEGI_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12505 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12509 "isa_tms320.tcc"
>
{
public:
	OpNEGI_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12526 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12529 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12533 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12536 "isa_tms320.tcc"
>
class OpNEGI_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12541 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12545 "isa_tms320.tcc"
>
{
public:
	OpNEGI_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12561 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12564 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12568 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12571 "isa_tms320.tcc"
>
class OpNOT_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12576 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12580 "isa_tms320.tcc"
>
{
public:
	OpNOT_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12597 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12600 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12604 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12607 "isa_tms320.tcc"
>
class OpNOT_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12612 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12616 "isa_tms320.tcc"
>
{
public:
	OpNOT_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12632 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12635 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12639 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12642 "isa_tms320.tcc"
>
class OpOR3_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12647 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12651 "isa_tms320.tcc"
>
{
public:
	OpOR3_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12669 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12672 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12676 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12679 "isa_tms320.tcc"
>
class OpOR3_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12684 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12688 "isa_tms320.tcc"
>
{
public:
	OpOR3_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12705 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12708 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12712 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12715 "isa_tms320.tcc"
>
class OpSTF_STF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12720 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12724 "isa_tms320.tcc"
>
{
public:
	OpSTF_STF(CodeType code, typename CONFIG::address_t addr);
	uint32_t src2;
	uint32_t src1;
	uint32_t d1_mod;
	uint32_t d1_ar;
	uint32_t d2_mod;
	uint32_t d2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12741 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12744 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12748 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12751 "isa_tms320.tcc"
>
class OpSTF_STF_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12756 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12760 "isa_tms320.tcc"
>
{
public:
	OpSTF_STF_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t src2;
	uint32_t src1;
	uint32_t d1_mod;
	uint32_t d1_ar;
	uint32_t dst2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12776 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12779 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12783 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12786 "isa_tms320.tcc"
>
class OpSTI_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12791 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12795 "isa_tms320.tcc"
>
{
public:
	OpSTI_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t src2;
	uint32_t src1;
	uint32_t d1_mod;
	uint32_t d1_ar;
	uint32_t d2_mod;
	uint32_t d2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12812 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12815 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12819 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12822 "isa_tms320.tcc"
>
class OpSTI_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12827 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12831 "isa_tms320.tcc"
>
{
public:
	OpSTI_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t src2;
	uint32_t src1;
	uint32_t d1_mod;
	uint32_t d1_ar;
	uint32_t dst2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12847 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12850 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12854 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12857 "isa_tms320.tcc"
>
class OpSUBF3_STF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12862 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12866 "isa_tms320.tcc"
>
{
public:
	OpSUBF3_STF(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12884 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12887 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12891 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12894 "isa_tms320.tcc"
>
class OpSUBF3_STF_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12899 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12903 "isa_tms320.tcc"
>
{
public:
	OpSUBF3_STF_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12920 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12923 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12927 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12930 "isa_tms320.tcc"
>
class OpSUBI3_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12935 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12939 "isa_tms320.tcc"
>
{
public:
	OpSUBI3_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12957 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12960 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 12964 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 12967 "isa_tms320.tcc"
>
class OpSUBI3_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 12972 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 12976 "isa_tms320.tcc"
>
{
public:
	OpSUBI3_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 12993 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 12996 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13000 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13003 "isa_tms320.tcc"
>
class OpXOR3_STI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13008 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13012 "isa_tms320.tcc"
>
{
public:
	OpXOR3_STI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13030 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13033 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13037 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13040 "isa_tms320.tcc"
>
class OpXOR3_STI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13045 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13049 "isa_tms320.tcc"
>
{
public:
	OpXOR3_STI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t src1;
	uint32_t src3;
	uint32_t d2_mod;
	uint32_t d2_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13066 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13069 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13073 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13076 "isa_tms320.tcc"
>
class OpLDF_LDF : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13081 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13085 "isa_tms320.tcc"
>
{
public:
	OpLDF_LDF(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t dst2;
	uint32_t s1_mod;
	uint32_t s1_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13102 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13105 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13109 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13112 "isa_tms320.tcc"
>
class OpLDF_LDF_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13117 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13121 "isa_tms320.tcc"
>
{
public:
	OpLDF_LDF_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t dst2;
	uint32_t s1_mod;
	uint32_t s1_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13137 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13140 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13144 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13147 "isa_tms320.tcc"
>
class OpLDI_LDI : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13152 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13156 "isa_tms320.tcc"
>
{
public:
	OpLDI_LDI(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t dst2;
	uint32_t s1_mod;
	uint32_t s1_ar;
	uint32_t s2_mod;
	uint32_t s2_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13173 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13176 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13180 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13183 "isa_tms320.tcc"
>
class OpLDI_LDI_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13188 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13192 "isa_tms320.tcc"
>
{
public:
	OpLDI_LDI_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t dst1;
	uint32_t dst2;
	uint32_t s1_mod;
	uint32_t s1_ar;
	uint32_t src2;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13208 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13211 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13215 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13218 "isa_tms320.tcc"
>
class OpMPYF3_ADDF3 : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13223 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13227 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_ADDF3(CodeType code, typename CONFIG::address_t addr);
	uint32_t p;
	uint32_t d1;
	uint32_t d2;
	uint32_t src1;
	uint32_t src2;
	uint32_t s3_mod;
	uint32_t s3_ar;
	uint32_t s4_mod;
	uint32_t s4_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13247 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13250 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13254 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13257 "isa_tms320.tcc"
>
class OpMPYF3_ADDF3_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13262 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13266 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_ADDF3_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t p;
	uint32_t d1;
	uint32_t d2;
	uint32_t src1;
	uint32_t src2;
	uint32_t src3;
	uint32_t src4;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13284 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13287 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13291 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13294 "isa_tms320.tcc"
>
class OpMPYF3_SUBF3 : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13299 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13303 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_SUBF3(CodeType code, typename CONFIG::address_t addr);
	uint32_t p;
	uint32_t d1;
	uint32_t d2;
	uint32_t src1;
	uint32_t src2;
	uint32_t s3_mod;
	uint32_t s3_ar;
	uint32_t s4_mod;
	uint32_t s4_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13323 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13326 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13330 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13333 "isa_tms320.tcc"
>
class OpMPYF3_SUBF3_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13338 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13342 "isa_tms320.tcc"
>
{
public:
	OpMPYF3_SUBF3_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t p;
	uint32_t d1;
	uint32_t d2;
	uint32_t src1;
	uint32_t src2;
	uint32_t src3;
	uint32_t src4;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13360 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13363 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13367 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13370 "isa_tms320.tcc"
>
class OpMPYI3_ADDI3 : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13375 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13379 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_ADDI3(CodeType code, typename CONFIG::address_t addr);
	uint32_t p;
	uint32_t d1;
	uint32_t d2;
	uint32_t src1;
	uint32_t src2;
	uint32_t s3_mod;
	uint32_t s3_ar;
	uint32_t s4_mod;
	uint32_t s4_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13399 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13402 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13406 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13409 "isa_tms320.tcc"
>
class OpMPYI3_ADDI3_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13414 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13418 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_ADDI3_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t p;
	uint32_t d1;
	uint32_t d2;
	uint32_t src1;
	uint32_t src2;
	uint32_t src3;
	uint32_t src4;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13436 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13439 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13443 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13446 "isa_tms320.tcc"
>
class OpMPYI3_SUBI3 : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13451 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13455 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_SUBI3(CodeType code, typename CONFIG::address_t addr);
	uint32_t p;
	uint32_t d1;
	uint32_t d2;
	uint32_t src1;
	uint32_t src2;
	uint32_t s3_mod;
	uint32_t s3_ar;
	uint32_t s4_mod;
	uint32_t s4_ar;
private:
};

template <
#line 45 "isa/tms320.isa"
class
#line 13475 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13478 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13482 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13485 "isa_tms320.tcc"
>
class OpMPYI3_SUBI3_ext : public Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13490 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13494 "isa_tms320.tcc"
>
{
public:
	OpMPYI3_SUBI3_ext(CodeType code, typename CONFIG::address_t addr);
	uint32_t p;
	uint32_t d1;
	uint32_t d2;
	uint32_t src1;
	uint32_t src2;
	uint32_t src3;
	uint32_t src4;
private:
};

/*
*  Copyright (c) 2009,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*          Gilles Mouchard (gilles.mouchard@cea.fr)
*/
/* List of load/store operations:
* - LDE          load floating-point exponent
* - LDF          load floating-point value
* - LDFcond      load floating-point value conditionally
* - LDI          load integer
* - LDIcond      load integer conditionally
* - LDM          load floating-point mantissa
* - LDP          load data page pointer
* - POP          pop integer from stack
* - POPF         pop floating-point value from stack
* - PUSH         push integer on stack
* - PUSHF        push floating-point value on stack
* - STF          store floating-point value
* - STI          store integer
*/
/************************************************
* LDE (load floating-point exponent)
* op LDE(0b000[3]:0b001101[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 13565 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13568 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13572 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13575 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 13579 "isa_tms320.tcc"
OpLDE_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 13583 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13587 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 13591 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 13594 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 13598 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 13601 "isa_tms320.tcc"
)
{
#line 59 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		const char *src_reg_name = REG_NAME[src];
		if(!dst_reg_name || !src_reg_name) return false;

		os << "LDE " << src_reg_name << ", " << dst_reg_name;
		return true;
	}
#line 13613 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 13619 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13622 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13626 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13629 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13634 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13638 "isa_tms320.tcc"
> *DecodeOpLDE_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDE_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 13644 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 13648 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 13655 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13658 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13662 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13665 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 13669 "isa_tms320.tcc"
OpLDE_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 13673 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13677 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 13681 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 13684 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 13688 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 13691 "isa_tms320.tcc"
)
{
#line 70 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name) return false;

		os << "LDE @0x" << hex << direct << dec << ", " << dst_reg_name;
		return true;
	}
#line 13702 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 13708 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13711 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13715 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13718 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13723 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13727 "isa_tms320.tcc"
> *DecodeOpLDE_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDE_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 13733 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 13737 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 13744 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13747 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13751 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13754 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 13758 "isa_tms320.tcc"
OpLDE_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 13762 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13766 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 13770 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 13773 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 13777 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 13780 "isa_tms320.tcc"
)
{
#line 80 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		string disasm_src_indir;
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp)) return false;

		os << "LDE " << disasm_src_indir << ", " << dst_reg_name;
		return true;
	}
#line 13792 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 13798 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13801 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13805 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13808 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13813 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13817 "isa_tms320.tcc"
> *DecodeOpLDE_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDE_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 13823 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 13827 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 13835 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13838 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13842 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13845 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13850 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13854 "isa_tms320.tcc"
> *DecodeOpLDE_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDE_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 13860 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 13864 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDE (load floating-point exponent)
*************************************************/
/************************************************
* LDF (load floating-point value)
* op LDF(0b000[3]:0b001110[6]:g[2]:dst[5]:ext<32> src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 13877 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13880 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13884 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13887 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 13891 "isa_tms320.tcc"
OpLDF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 13895 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13899 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 13903 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 13906 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 13910 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 13913 "isa_tms320.tcc"
)
{
#line 101 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		const char *src_reg_name = REG_NAME[src];
		if(!dst_reg_name || !src_reg_name) return false;

		os << "LDF " << src_reg_name << ", " << dst_reg_name;
		return true;
	}
#line 13925 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 13931 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13934 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13938 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13941 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 13946 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13950 "isa_tms320.tcc"
> *DecodeOpLDF_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 13956 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 13960 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 13967 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 13970 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 13974 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 13977 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 13981 "isa_tms320.tcc"
OpLDF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 13985 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 13989 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 13993 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 13996 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14000 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14003 "isa_tms320.tcc"
)
{
#line 112 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name) return false;

		os << "LDF @0x" << hex << direct << dec << ", " << dst_reg_name;
		return true;
	}
#line 14014 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14020 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14023 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14027 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14030 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14035 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14039 "isa_tms320.tcc"
> *DecodeOpLDF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14045 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14049 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 14056 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14059 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14063 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14066 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14070 "isa_tms320.tcc"
OpLDF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 14074 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14078 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14082 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14085 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14089 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14092 "isa_tms320.tcc"
)
{
#line 122 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		string disasm_src_indir;
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp)) return false;

		os << "LDF " << disasm_src_indir << ", " << dst_reg_name;
		return true;
	}
#line 14104 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14110 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14113 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14117 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14120 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14125 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14129 "isa_tms320.tcc"
> *DecodeOpLDF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14135 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14139 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 14147 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14150 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14154 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14157 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14162 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14166 "isa_tms320.tcc"
> *DecodeOpLDF_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14172 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14176 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDF (load floating-point value)
*************************************************/
/************************************************
* LDFcond (load floating-point value conditionally)
* op LDFcond(0b0100[4]:cond[4]:g[2]:dst[5]:ext<32> src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 14189 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14192 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14196 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14199 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14203 "isa_tms320.tcc"
OpLDFcond_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 14207 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14211 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14215 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14218 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14222 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14225 "isa_tms320.tcc"
)
{
#line 143 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *cond_name = COND_NAME[cond];
		const char *dst_reg_name = REG_NAME[dst];
		const char *src_reg_name = REG_NAME[src];
		if(!cond_name || !dst_reg_name || !src_reg_name) return false;

		os << "LDF" << cond_name << " " << src_reg_name << ", " << dst_reg_name;
		return true;
	}
#line 14238 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14244 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14247 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14251 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14254 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14259 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14263 "isa_tms320.tcc"
> *DecodeOpLDFcond_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDFcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14269 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14273 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 14280 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14283 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14287 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14290 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14294 "isa_tms320.tcc"
OpLDFcond_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 14298 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14302 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14306 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14309 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14313 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14316 "isa_tms320.tcc"
)
{
#line 155 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *cond_name = COND_NAME[cond];
		const char *dst_reg_name = REG_NAME[dst];
		if(!cond_name || !dst_reg_name) return false;

		os << "LDF" << cond_name << " @0x" << hex << direct << dec << ", " << dst_reg_name;
		return true;
	}
#line 14328 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14334 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14337 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14341 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14344 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14349 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14353 "isa_tms320.tcc"
> *DecodeOpLDFcond_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDFcond_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14359 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14363 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 14370 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14373 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14377 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14380 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14384 "isa_tms320.tcc"
OpLDFcond_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 14388 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14392 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14396 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14399 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14403 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14406 "isa_tms320.tcc"
)
{
#line 166 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		string disasm_src_indir;
		const char *cond_name = COND_NAME[cond];
		const char *dst_reg_name = REG_NAME[dst];
		if(!cond_name || !dst_reg_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp)) return false;

		os << "LDF" << cond_name << " " << disasm_src_indir << ", " << dst_reg_name;
		return true;
	}
#line 14419 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14425 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14428 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14432 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14435 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14440 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14444 "isa_tms320.tcc"
> *DecodeOpLDFcond_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDFcond_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14450 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14454 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 14462 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14465 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14469 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14472 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14477 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14481 "isa_tms320.tcc"
> *DecodeOpLDFcond_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDFcond_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14487 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14491 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDFcond (load floating-point value conditionally)
*************************************************/
/*************************************************
* LDI (load integer)
* op LDI(0b000[3]:0b010000[6]:g[2]:dst[5]:ext<32> src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 14504 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14507 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14511 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14514 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14518 "isa_tms320.tcc"
OpLDI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 14522 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14526 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14530 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14533 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14537 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14540 "isa_tms320.tcc"
)
{
#line 188 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		const char *src_reg_name = REG_NAME[src];
		if(!dst_reg_name || !src_reg_name) return false;

		os << "LDI " << src_reg_name << ", " << dst_reg_name;
		return true;
	}
#line 14552 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14558 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14561 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14565 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14568 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14573 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14577 "isa_tms320.tcc"
> *DecodeOpLDI_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14583 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14587 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 14594 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14597 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14601 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14604 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14608 "isa_tms320.tcc"
OpLDI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 14612 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14616 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14620 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14623 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14627 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14630 "isa_tms320.tcc"
)
{
#line 199 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name) return false;

		os << "LDI @0x" << hex << direct << dec << ", " << dst_reg_name;
		return true;
	}
#line 14641 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14647 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14650 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14654 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14657 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14662 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14666 "isa_tms320.tcc"
> *DecodeOpLDI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14672 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14676 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 14683 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14686 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14690 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14693 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14697 "isa_tms320.tcc"
OpLDI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 14701 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14705 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14709 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14712 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14716 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14719 "isa_tms320.tcc"
)
{
#line 209 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		string disasm_src_indir;
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp)) return false;

		os << "LDI " << disasm_src_indir << ", " << dst_reg_name;
		return true;
	}
#line 14731 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14737 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14740 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14744 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14747 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14752 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14756 "isa_tms320.tcc"
> *DecodeOpLDI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14762 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14766 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 14773 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14776 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14780 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14783 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14787 "isa_tms320.tcc"
OpLDI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 14791 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14795 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14799 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14802 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14806 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14809 "isa_tms320.tcc"
)
{
#line 220 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name) return false;

		os << "LDI " << imm << ", " << dst_reg_name;
		return true;
	}
#line 14820 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14826 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14829 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14833 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14836 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14841 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14845 "isa_tms320.tcc"
> *DecodeOpLDI_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14851 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14855 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDI (load integer)
*************************************************/
/*************************************************
* LDIcond (load integer conditionally)
* op LDIcond(0b0101[4]:cond[4]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 14868 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14871 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14875 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14878 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14882 "isa_tms320.tcc"
OpLDIcond_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 14886 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14890 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14894 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14897 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14901 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14904 "isa_tms320.tcc"
)
{
#line 238 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *cond_name = COND_NAME[cond];
		const char *src_reg_name = REG_NAME[src];
		const char *dst_reg_name = REG_NAME[dst];
		if(!cond_name || !src_reg_name || !dst_reg_name) return false;

		os << "LDI" << cond_name << " " << src_reg_name << ", " << dst_reg_name;
		return true;
	}
#line 14917 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 14923 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14926 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14930 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14933 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 14938 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14942 "isa_tms320.tcc"
> *DecodeOpLDIcond_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDIcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 14948 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 14952 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 14959 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 14962 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 14966 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 14969 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 14973 "isa_tms320.tcc"
OpLDIcond_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 14977 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 14981 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 14985 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 14988 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 14992 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 14995 "isa_tms320.tcc"
)
{
#line 250 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *cond_name = COND_NAME[cond];
		const char *dst_reg_name = REG_NAME[dst];
		if(!cond_name || !dst_reg_name) return false;

		os << "LDI" << cond_name << " @0x" << hex << direct << dec << ", " << dst_reg_name;
		return true;
	}
#line 15007 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15013 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15016 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15020 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15023 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15028 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15032 "isa_tms320.tcc"
> *DecodeOpLDIcond_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDIcond_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15038 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15042 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 15049 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15052 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15056 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15059 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15063 "isa_tms320.tcc"
OpLDIcond_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 15067 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15071 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15075 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15078 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15082 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15085 "isa_tms320.tcc"
)
{
#line 261 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		string disasm_src_indir;
		const char *cond_name = COND_NAME[cond];
		const char *dst_reg_name = REG_NAME[dst];

		if(!cond_name || !dst_reg_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp)) return false;

		os << "LDI" << cond_name << " " << disasm_src_indir << ", " << dst_reg_name;
		return true;
	}
#line 15099 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15105 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15108 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15112 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15115 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15120 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15124 "isa_tms320.tcc"
> *DecodeOpLDIcond_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDIcond_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15130 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15134 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 15141 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15144 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15148 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15151 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15155 "isa_tms320.tcc"
OpLDIcond_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 15159 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15163 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15167 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15170 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15174 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15177 "isa_tms320.tcc"
)
{
#line 274 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *cond_name = COND_NAME[cond];
		const char *dst_reg_name = REG_NAME[dst];

		if(!cond_name || !dst_reg_name) return false;

		os << "LDI" << cond_name << " " << imm << ", " << dst_reg_name;
		return true;
	}
#line 15190 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15196 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15199 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15203 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15206 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15211 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15215 "isa_tms320.tcc"
> *DecodeOpLDIcond_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDIcond_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15221 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15225 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDIcond (load integer conditionally)
*************************************************/
/*************************************************
* LDM (load floating-point mantissa)
* op LDM(0b000[3]:0b010010[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 15238 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15241 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15245 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15248 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15252 "isa_tms320.tcc"
OpLDM_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 15256 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15260 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15264 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15267 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15271 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15274 "isa_tms320.tcc"
)
{
#line 294 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		const char *src_reg_name = REG_NAME[src];
		if(!dst_reg_name || !src_reg_name) return false;

		os << "LDM " << src_reg_name << ", " << dst_reg_name;
		return true;
	}
#line 15286 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15292 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15295 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15299 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15302 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15307 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15311 "isa_tms320.tcc"
> *DecodeOpLDM_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDM_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15317 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15321 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 15328 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15331 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15335 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15338 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15342 "isa_tms320.tcc"
OpLDM_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 15346 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15350 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15354 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15357 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15361 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15364 "isa_tms320.tcc"
)
{
#line 305 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name) return false;

		os << "LDM @0x" << hex << direct << dec << ", " << dst_reg_name;
		return true;
	}
#line 15375 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15381 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15384 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15388 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15391 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15396 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15400 "isa_tms320.tcc"
> *DecodeOpLDM_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDM_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15406 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15410 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 15417 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15420 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15424 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15427 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15431 "isa_tms320.tcc"
OpLDM_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 15435 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15439 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15443 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15446 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15450 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15453 "isa_tms320.tcc"
)
{
#line 315 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		string disasm_src_indir;
		const char *dst_reg_name = REG_NAME[dst];
		if(!dst_reg_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp)) return false;

		os << "LDM " << disasm_src_indir << ", " << dst_reg_name;
		return true;
	}
#line 15465 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15471 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15474 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15478 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15481 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15486 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15490 "isa_tms320.tcc"
> *DecodeOpLDM_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDM_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15496 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15500 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 15508 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15511 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15515 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15518 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15523 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15527 "isa_tms320.tcc"
> *DecodeOpLDM_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDM_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15533 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15537 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDM (load floating-point mantissa)
*************************************************/
/*************************************************
* LDP (load data page pointer)
* op LDP(0b000[3]:0b010000[6]:0b11[2]:0b10000[5]:0b00000000[8]:src[8])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 15550 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15553 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15557 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15560 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15564 "isa_tms320.tcc"
OpLDP<
#line 45 "isa/tms320.isa"
CONFIG
#line 15568 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15572 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15576 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15579 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15583 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15586 "isa_tms320.tcc"
)
{
#line 336 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		os << "LDP @0x" << hex << (src << 16) << dec;
		return true;
	}
#line 15594 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15600 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15603 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15607 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15610 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15615 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15619 "isa_tms320.tcc"
> *DecodeOpLDP(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDP<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15625 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15629 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDP (load data page pointer)
*************************************************/
/*************************************************
* POP (pop integer from stack)
* op POP(0b000[3]:0b011100[6]:0b01[2]:dst[5]:0[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 15642 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15645 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15649 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15652 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15656 "isa_tms320.tcc"
OpPOP<
#line 45 "isa/tms320.isa"
CONFIG
#line 15660 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15664 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15668 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15671 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15675 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15678 "isa_tms320.tcc"
)
{
#line 352 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];

		if(!dst_reg_name) return false;

		os << "POP " << dst_reg_name;
		return true;
	}
#line 15690 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15696 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15699 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15703 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15706 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15711 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15715 "isa_tms320.tcc"
> *DecodeOpPOP(CodeType code, typename CONFIG::address_t addr)
{
	return new OpPOP<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15721 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15725 "isa_tms320.tcc"
	>(code, addr);
}

/* end of POP (pop integer from stack)
*************************************************/
/*************************************************
* POPF (pop floating-point value from stack)
* op POPF(0b000[3]:0b011101[6]:0b01[2]:dst[5]:0[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 15738 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15741 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15745 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15748 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15752 "isa_tms320.tcc"
OpPOPF<
#line 45 "isa/tms320.isa"
CONFIG
#line 15756 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15760 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15764 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15767 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15771 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15774 "isa_tms320.tcc"
)
{
#line 371 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *dst_reg_name = REG_NAME[dst];

		if(!dst_reg_name) return false;

		os << "POPF " << dst_reg_name;
		return true;
	}
#line 15786 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15792 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15795 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15799 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15802 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15807 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15811 "isa_tms320.tcc"
> *DecodeOpPOPF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpPOPF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15817 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15821 "isa_tms320.tcc"
	>(code, addr);
}

/* end of POPF (pop floating-point value from stack)
*************************************************/
/*************************************************
* PUSH (push integer on stack)
* op PUSH(0b000[3]:0b011110[6]:0b01[2]:src[5]:0[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 15834 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15837 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15841 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15844 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15848 "isa_tms320.tcc"
OpPUSH<
#line 45 "isa/tms320.isa"
CONFIG
#line 15852 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15856 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15860 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15863 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15867 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15870 "isa_tms320.tcc"
)
{
#line 390 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *src_reg_name = REG_NAME[src];

		if(!src_reg_name) return false;

		os << "PUSH " << src_reg_name;
		return true;
	}
#line 15882 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15888 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15891 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15895 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15898 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15903 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15907 "isa_tms320.tcc"
> *DecodeOpPUSH(CodeType code, typename CONFIG::address_t addr)
{
	return new OpPUSH<
#line 45 "isa/tms320.isa"
	CONFIG
#line 15913 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 15917 "isa_tms320.tcc"
	>(code, addr);
}

/* end of POPF (pop floating-point value from stack)
*************************************************/
/*************************************************
* PUSHF (push floating-point value on stack)
* op PUSHF(0b000[3]:0b011111[6]:0b01[2]:src[5]:0[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 15930 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15933 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15937 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15940 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 15944 "isa_tms320.tcc"
OpPUSHF<
#line 45 "isa/tms320.isa"
CONFIG
#line 15948 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 15952 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 15956 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 15959 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 15963 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 15966 "isa_tms320.tcc"
)
{
#line 409 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *src_reg_name = REG_NAME[src];

		if(!src_reg_name) return false;

		os << "PUSHF " << src_reg_name;
		return true;
	}
#line 15978 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 15984 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 15987 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 15991 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 15994 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 15999 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16003 "isa_tms320.tcc"
> *DecodeOpPUSHF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpPUSHF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16009 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16013 "isa_tms320.tcc"
	>(code, addr);
}

/* end of PUSHF (push floating-point value on stack)
*************************************************/
/*************************************************
* STF (store floating-point value)
* op STF(0b000[3]:0b101000[6]:g[2]:src[5]:dst[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 16026 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16029 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16033 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16036 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16040 "isa_tms320.tcc"
OpSTF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 16044 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16048 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16052 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16055 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16059 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16062 "isa_tms320.tcc"
)
{
#line 428 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *src_reg_name = REG_NAME[src];
		if(!src_reg_name) return false;

		os << "STF " << src_reg_name << ", @0x" << direct;
		return true;
	}
#line 16073 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16079 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16082 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16086 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16089 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16094 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16098 "isa_tms320.tcc"
> *DecodeOpSTF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16104 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16108 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 16115 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16118 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16122 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16125 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16129 "isa_tms320.tcc"
OpSTF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 16133 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16137 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16141 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16144 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16148 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16151 "isa_tms320.tcc"
)
{
#line 438 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		string disasm_dst_indir;
		const char *src_reg_name = REG_NAME[src];
		if(!src_reg_name || !cpu.DisasmIndir(disasm_dst_indir, mod, ar, disp)) return false;

		os << "STF " << src_reg_name << ", " << disasm_dst_indir;
		return true;
	}
#line 16163 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16169 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16172 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16176 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16179 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16184 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16188 "isa_tms320.tcc"
> *DecodeOpSTF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16194 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16198 "isa_tms320.tcc"
	>(code, addr);
}

/* end of STF (store floating-point value)
*************************************************/
/*************************************************
* STI (store integer)
* op STI(0b000[3]:0b101010[6]:g[2]:src[5]:dst[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 16211 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16214 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16218 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16221 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16225 "isa_tms320.tcc"
OpSTI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 16229 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16233 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16237 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16240 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16244 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16247 "isa_tms320.tcc"
)
{
#line 458 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		const char *src_reg_name = REG_NAME[src];
		if(!src_reg_name) return false;

		os << "STI " << src_reg_name << ", @0x" << direct;
		return true;
	}
#line 16258 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16264 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16267 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16271 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16274 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16279 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16283 "isa_tms320.tcc"
> *DecodeOpSTI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16289 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16293 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 16300 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16303 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16307 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16310 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16314 "isa_tms320.tcc"
OpSTI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 16318 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16322 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16326 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16329 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16333 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16336 "isa_tms320.tcc"
)
{
#line 468 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/load_store.isa"
	{
		string disasm_dst_indir;
		const char *src_reg_name = REG_NAME[src];
		if(!src_reg_name || !cpu.DisasmIndir(disasm_dst_indir, mod, ar, disp)) return false;

		os << "STI " << src_reg_name << ", " << disasm_dst_indir;
		return true;
	}
#line 16348 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16354 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16357 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16361 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16364 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16369 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16373 "isa_tms320.tcc"
> *DecodeOpSTI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16379 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16383 "isa_tms320.tcc"
	>(code, addr);
}

/* end of STI (store integer)
*************************************************/
/*
*  Copyright (c) 2009,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*          Gilles Mouchard (gilles.mouchard@cea.fr)
*/
/* List of 2 operands operations:
* - ABSF         absolute value of a floating-point number
* - ABSI         absolute value of an integer
* - ADDC         add integers with carry
* - ADDF         add floating-point values
* - ADDI         add integers
* - AND          bitwise-logical AND
* - ANDN         bitwise-logical AND with complement
* - ASH          arithmetic shift
* - CMPF         compare floating-point values
* - CMPI         compare integers
* - FIX          convert floating-point value to integer
* - FLOAT        convert integer to floating-point value
* - LSH          logical shift
* - MPYF         multiply floating-point values
* - MPYI         multiply integers
* - NEGB         negate integer with borrow
* - NEGF         negate floating-point value
* - NEGI         negate integer
* - NORM         normalize floating-point value
* - NOT          bitwise-logical complement
* - OR           bitwise-logical OR
* - RND          round floating-point value
* - ROL          rotate left
* - ROLC         rotate left through carry
* - ROR          rotate right
* - RORC         rotate right through carry
* - SUBB         subtract integers with borrow
* - SUBC         subtract integers conditionally
* - SUBF         subtract floating-point values
* - SUBI         subtract integer
* - SUBRB        subtract reverse integer with borrow
* - SUBRF        subtract reverse floating-point value
* - SUBRI        subtract reverse integer
* - TSTB         test bit fields
* - XOR          bitwise-exclusive OR
*/
/**********************************************************
* ABSF (absolute value of a floating-point number)
* op ABSF(0b000[3]:0b000000[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 16467 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16470 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16474 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16477 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16481 "isa_tms320.tcc"
OpABSF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 16485 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16489 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16493 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16496 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16500 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16503 "isa_tms320.tcc"
)
{
#line 84 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "ABSF " << src_name << ", " << dst_name;
		return true;
	}
#line 16517 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16523 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16526 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16530 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16533 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16538 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16542 "isa_tms320.tcc"
> *DecodeOpABSF_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpABSF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16548 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16552 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 16559 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16562 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16566 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16569 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16573 "isa_tms320.tcc"
OpABSF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 16577 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16581 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16585 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16588 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16592 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16595 "isa_tms320.tcc"
)
{
#line 95 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "ABSF @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 16609 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16615 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16618 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16622 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16625 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16630 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16634 "isa_tms320.tcc"
> *DecodeOpABSF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpABSF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16640 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16644 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 16651 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16654 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16658 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16661 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16665 "isa_tms320.tcc"
OpABSF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 16669 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16673 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16677 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16680 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16684 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16687 "isa_tms320.tcc"
)
{
#line 106 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "ABSF " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 16701 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16707 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16710 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16714 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16717 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16722 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16726 "isa_tms320.tcc"
> *DecodeOpABSF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpABSF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16732 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16736 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 16743 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16746 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16750 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16753 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16757 "isa_tms320.tcc"
OpABSF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 16761 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16765 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16769 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16772 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16776 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16779 "isa_tms320.tcc"
)
{
#line 117 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ABSF " << imm << ", " << dst_name;
		return true;
	}
#line 16792 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16798 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16801 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16805 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16808 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16813 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16817 "isa_tms320.tcc"
> *DecodeOpABSF_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpABSF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16823 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16827 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ABSF (absolute value of a floating-point number)
**********************************************************/
/**********************************************************
* ABSI (absolute value of an integer)
* op ABSI(0b000[3]:0b000001[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 16840 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16843 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16847 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16850 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16854 "isa_tms320.tcc"
OpABSI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 16858 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16862 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16866 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16869 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16873 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16876 "isa_tms320.tcc"
)
{
#line 140 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "ABSI " << src_name << ", " << dst_name;
		return true;
	}
#line 16890 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16896 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16899 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16903 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16906 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 16911 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16915 "isa_tms320.tcc"
> *DecodeOpABSI_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpABSI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 16921 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 16925 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 16932 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16935 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16939 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16942 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 16946 "isa_tms320.tcc"
OpABSI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 16950 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 16954 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 16958 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 16961 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 16965 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 16968 "isa_tms320.tcc"
)
{
#line 151 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "ABSI @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 16982 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 16988 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 16991 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 16995 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 16998 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17003 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17007 "isa_tms320.tcc"
> *DecodeOpABSI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpABSI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17013 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17017 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 17024 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17027 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17031 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17034 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17038 "isa_tms320.tcc"
OpABSI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 17042 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17046 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17050 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17053 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17057 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17060 "isa_tms320.tcc"
)
{
#line 162 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "ABSI " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 17074 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17080 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17083 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17087 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17090 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17095 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17099 "isa_tms320.tcc"
> *DecodeOpABSI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpABSI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17105 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17109 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 17116 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17119 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17123 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17126 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17130 "isa_tms320.tcc"
OpABSI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 17134 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17138 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17142 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17145 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17149 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17152 "isa_tms320.tcc"
)
{
#line 173 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ABSI " << imm << ", " << dst_name;
		return true;
	}
#line 17165 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17171 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17174 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17178 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17181 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17186 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17190 "isa_tms320.tcc"
> *DecodeOpABSI_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpABSI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17196 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17200 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ABSI (absolute value of an integer)
**********************************************************/
/**********************************************************
* ADDC (add integers with carry)
* op ADDC(0b000[3]:0b000010[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 17213 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17216 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17220 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17223 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17227 "isa_tms320.tcc"
OpADDC_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 17231 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17235 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17239 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17242 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17246 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17249 "isa_tms320.tcc"
)
{
#line 196 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "ADDC " << src_name << ", " << dst_name;
		return true;
	}
#line 17263 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17269 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17272 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17276 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17279 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17284 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17288 "isa_tms320.tcc"
> *DecodeOpADDC_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDC_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17294 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17298 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 17305 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17308 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17312 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17315 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17319 "isa_tms320.tcc"
OpADDC_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 17323 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17327 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17331 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17334 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17338 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17341 "isa_tms320.tcc"
)
{
#line 207 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "ADDC @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 17355 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17361 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17364 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17368 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17371 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17376 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17380 "isa_tms320.tcc"
> *DecodeOpADDC_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDC_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17386 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17390 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 17397 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17400 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17404 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17407 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17411 "isa_tms320.tcc"
OpADDC_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 17415 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17419 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17423 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17426 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17430 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17433 "isa_tms320.tcc"
)
{
#line 218 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "ADDC " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 17447 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17453 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17456 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17460 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17463 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17468 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17472 "isa_tms320.tcc"
> *DecodeOpADDC_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDC_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17478 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17482 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 17489 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17492 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17496 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17499 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17503 "isa_tms320.tcc"
OpADDC_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 17507 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17511 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17515 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17518 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17522 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17525 "isa_tms320.tcc"
)
{
#line 229 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ADDC " << imm << ", " << dst_name;
		return true;
	}
#line 17538 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17544 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17547 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17551 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17554 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17559 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17563 "isa_tms320.tcc"
> *DecodeOpADDC_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDC_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17569 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17573 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ADDC (add integers with carry)
**********************************************************/
/**********************************************************
* ADDF (add floating-point values)
* op ADDF(0b000[3]:0b000011[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 17586 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17589 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17593 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17596 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17600 "isa_tms320.tcc"
OpADDF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 17604 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17608 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17612 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17615 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17619 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17622 "isa_tms320.tcc"
)
{
#line 252 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "ADDF " << src_name << ", " << dst_name;
		return true;
	}
#line 17636 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17642 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17645 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17649 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17652 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17657 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17661 "isa_tms320.tcc"
> *DecodeOpADDF_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17667 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17671 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 17678 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17681 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17685 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17688 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17692 "isa_tms320.tcc"
OpADDF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 17696 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17700 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17704 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17707 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17711 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17714 "isa_tms320.tcc"
)
{
#line 263 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "ADDF @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 17728 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17734 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17737 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17741 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17744 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17749 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17753 "isa_tms320.tcc"
> *DecodeOpADDF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17759 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17763 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 17770 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17773 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17777 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17780 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17784 "isa_tms320.tcc"
OpADDF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 17788 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17792 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17796 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17799 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17803 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17806 "isa_tms320.tcc"
)
{
#line 274 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "ADDF " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 17820 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17826 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17829 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17833 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17836 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17841 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17845 "isa_tms320.tcc"
> *DecodeOpADDF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17851 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17855 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 17862 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17865 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17869 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17872 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17876 "isa_tms320.tcc"
OpADDF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 17880 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17884 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17888 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17891 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17895 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17898 "isa_tms320.tcc"
)
{
#line 285 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ADDF " << imm << ", " << dst_name;
		return true;
	}
#line 17911 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 17917 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17920 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17924 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17927 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 17932 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17936 "isa_tms320.tcc"
> *DecodeOpADDF_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 17942 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 17946 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ADDF (add floating-point values)
**********************************************************/
/**********************************************************
* ADDI (add integers)
* op ADDI(0b000[3]:0b000100[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 17959 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 17962 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 17966 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 17969 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 17973 "isa_tms320.tcc"
OpADDI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 17977 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 17981 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 17985 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 17988 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 17992 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 17995 "isa_tms320.tcc"
)
{
#line 309 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "ADDI " << src_name << ", " << dst_name;
		return true;
	}
#line 18009 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18015 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18018 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18022 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18025 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18030 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18034 "isa_tms320.tcc"
> *DecodeOpADDI_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18040 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18044 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18051 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18054 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18058 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18061 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18065 "isa_tms320.tcc"
OpADDI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 18069 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18073 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18077 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18080 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18084 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18087 "isa_tms320.tcc"
)
{
#line 320 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "ADDI @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 18101 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18107 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18110 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18114 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18117 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18122 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18126 "isa_tms320.tcc"
> *DecodeOpADDI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18132 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18136 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18143 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18146 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18150 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18153 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18157 "isa_tms320.tcc"
OpADDI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 18161 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18165 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18169 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18172 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18176 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18179 "isa_tms320.tcc"
)
{
#line 331 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "ADDI " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 18193 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18199 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18202 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18206 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18209 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18214 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18218 "isa_tms320.tcc"
> *DecodeOpADDI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18224 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18228 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18235 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18238 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18242 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18245 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18249 "isa_tms320.tcc"
OpADDI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 18253 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18257 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18261 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18264 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18268 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18271 "isa_tms320.tcc"
)
{
#line 342 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ADDI " << imm << ", " << dst_name;
		return true;
	}
#line 18284 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18290 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18293 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18297 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18300 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18305 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18309 "isa_tms320.tcc"
> *DecodeOpADDI_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18315 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18319 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ADDI (add integers)
**********************************************************/
/**********************************************************
* AND (bitwise-logical AND)
* op AND(0b000[3]:0b000101[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 18332 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18335 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18339 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18342 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18346 "isa_tms320.tcc"
OpAND_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 18350 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18354 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18358 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18361 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18365 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18368 "isa_tms320.tcc"
)
{
#line 365 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "AND " << src_name << ", " << dst_name;
		return true;
	}
#line 18382 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18388 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18391 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18395 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18398 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18403 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18407 "isa_tms320.tcc"
> *DecodeOpAND_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAND_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18413 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18417 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18424 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18427 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18431 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18434 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18438 "isa_tms320.tcc"
OpAND_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 18442 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18446 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18450 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18453 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18457 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18460 "isa_tms320.tcc"
)
{
#line 376 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "AND @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 18474 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18480 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18483 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18487 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18490 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18495 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18499 "isa_tms320.tcc"
> *DecodeOpAND_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAND_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18505 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18509 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18516 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18519 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18523 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18526 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18530 "isa_tms320.tcc"
OpAND_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 18534 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18538 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18542 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18545 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18549 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18552 "isa_tms320.tcc"
)
{
#line 387 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "AND " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 18566 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18572 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18575 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18579 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18582 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18587 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18591 "isa_tms320.tcc"
> *DecodeOpAND_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAND_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18597 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18601 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18608 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18611 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18615 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18618 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18622 "isa_tms320.tcc"
OpAND_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 18626 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18630 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18634 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18637 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18641 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18644 "isa_tms320.tcc"
)
{
#line 398 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "AND " << imm << ", " << dst_name;
		return true;
	}
#line 18657 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18663 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18666 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18670 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18673 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18678 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18682 "isa_tms320.tcc"
> *DecodeOpAND_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAND_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18688 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18692 "isa_tms320.tcc"
	>(code, addr);
}

/* end of AND (bitwise-logical AND)
**********************************************************/
/**********************************************************
* ANDN (bitwise-logical AND with complement)
* op ANDN(0b000[3]:0b000110[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 18705 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18708 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18712 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18715 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18719 "isa_tms320.tcc"
OpANDN_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 18723 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18727 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18731 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18734 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18738 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18741 "isa_tms320.tcc"
)
{
#line 421 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "ANDN " << src_name << ", " << dst_name;
		return true;
	}
#line 18755 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18761 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18764 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18768 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18771 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18776 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18780 "isa_tms320.tcc"
> *DecodeOpANDN_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpANDN_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18786 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18790 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18797 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18800 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18804 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18807 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18811 "isa_tms320.tcc"
OpANDN_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 18815 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18819 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18823 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18826 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18830 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18833 "isa_tms320.tcc"
)
{
#line 432 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "ANDN @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 18847 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18853 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18856 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18860 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18863 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18868 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18872 "isa_tms320.tcc"
> *DecodeOpANDN_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpANDN_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18878 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18882 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18889 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18892 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18896 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18899 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18903 "isa_tms320.tcc"
OpANDN_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 18907 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18911 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 18915 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 18918 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 18922 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 18925 "isa_tms320.tcc"
)
{
#line 443 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "ANDN " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 18939 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 18945 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18948 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18952 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18955 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 18960 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 18964 "isa_tms320.tcc"
> *DecodeOpANDN_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpANDN_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 18970 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 18974 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 18981 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 18984 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 18988 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 18991 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 18995 "isa_tms320.tcc"
OpANDN_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 18999 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19003 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19007 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19010 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19014 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19017 "isa_tms320.tcc"
)
{
#line 454 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ANDN " << imm << ", " << dst_name;
		return true;
	}
#line 19030 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19036 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19039 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19043 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19046 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19051 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19055 "isa_tms320.tcc"
> *DecodeOpANDN_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpANDN_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19061 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19065 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ANDN (bitwise-logical AND with complement)
**********************************************************/
/**********************************************************
* ASH (arithmetic shift)
* op ASH(0b000[3]:0b000111[6]:g[2]:dst[5]:count[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 19078 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19081 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19085 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19088 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19092 "isa_tms320.tcc"
OpASH_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 19096 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19100 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19104 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19107 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19111 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19114 "isa_tms320.tcc"
)
{
#line 477 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "ASH " << src_name << ", " << dst_name;
		return true;
	}
#line 19128 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19134 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19137 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19141 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19144 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19149 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19153 "isa_tms320.tcc"
> *DecodeOpASH_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpASH_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19159 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19163 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 19170 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19173 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19177 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19180 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19184 "isa_tms320.tcc"
OpASH_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 19188 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19192 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19196 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19199 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19203 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19206 "isa_tms320.tcc"
)
{
#line 488 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "ASH @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 19220 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19226 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19229 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19233 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19236 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19241 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19245 "isa_tms320.tcc"
> *DecodeOpASH_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpASH_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19251 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19255 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 19262 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19265 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19269 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19272 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19276 "isa_tms320.tcc"
OpASH_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 19280 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19284 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19288 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19291 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19295 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19298 "isa_tms320.tcc"
)
{
#line 499 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "ASH " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 19312 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19318 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19321 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19325 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19328 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19333 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19337 "isa_tms320.tcc"
> *DecodeOpASH_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpASH_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19343 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19347 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 19354 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19357 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19361 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19364 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19368 "isa_tms320.tcc"
OpASH_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 19372 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19376 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19380 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19383 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19387 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19390 "isa_tms320.tcc"
)
{
#line 510 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ASH " << imm << ", " << dst_name;
		return true;
	}
#line 19403 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19409 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19412 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19416 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19419 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19424 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19428 "isa_tms320.tcc"
> *DecodeOpASH_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpASH_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19434 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19438 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ASH (arithmetic shift)
**********************************************************/
/**********************************************************
* CMPF (compare floating-point values)
* op CMPF(0b000[3]:0b001000[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 19451 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19454 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19458 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19461 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19465 "isa_tms320.tcc"
OpCMPF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 19469 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19473 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19477 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19480 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19484 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19487 "isa_tms320.tcc"
)
{
#line 533 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "CMPF " << src_name << ", " << dst_name;
		return true;
	}
#line 19501 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19507 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19510 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19514 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19517 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19522 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19526 "isa_tms320.tcc"
> *DecodeOpCMPF_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19532 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19536 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 19543 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19546 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19550 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19553 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19557 "isa_tms320.tcc"
OpCMPF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 19561 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19565 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19569 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19572 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19576 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19579 "isa_tms320.tcc"
)
{
#line 544 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "CMPF @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 19593 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19599 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19602 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19606 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19609 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19614 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19618 "isa_tms320.tcc"
> *DecodeOpCMPF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19624 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19628 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 19635 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19638 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19642 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19645 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19649 "isa_tms320.tcc"
OpCMPF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 19653 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19657 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19661 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19664 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19668 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19671 "isa_tms320.tcc"
)
{
#line 555 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "CMPF " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 19685 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19691 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19694 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19698 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19701 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19706 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19710 "isa_tms320.tcc"
> *DecodeOpCMPF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19716 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19720 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 19727 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19730 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19734 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19737 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19741 "isa_tms320.tcc"
OpCMPF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 19745 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19749 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19753 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19756 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19760 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19763 "isa_tms320.tcc"
)
{
#line 566 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "CMPF " << imm << ", " << dst_name;
		return true;
	}
#line 19776 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19782 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19785 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19789 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19792 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19797 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19801 "isa_tms320.tcc"
> *DecodeOpCMPF_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19807 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19811 "isa_tms320.tcc"
	>(code, addr);
}

/* end of CMPF (compare floating-point values)
**********************************************************/
/**********************************************************
* CMPI (compare integers)
* op CMPI(0b000[3]:0b001001[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 19824 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19827 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19831 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19834 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19838 "isa_tms320.tcc"
OpCMPI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 19842 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19846 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19850 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19853 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19857 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19860 "isa_tms320.tcc"
)
{
#line 589 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "CMPI " << src_name << ", " << dst_name;
		return true;
	}
#line 19874 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19880 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19883 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19887 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19890 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19895 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19899 "isa_tms320.tcc"
> *DecodeOpCMPI_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19905 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 19909 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 19916 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19919 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19923 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19926 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 19930 "isa_tms320.tcc"
OpCMPI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 19934 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19938 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 19942 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 19945 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 19949 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 19952 "isa_tms320.tcc"
)
{
#line 600 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "CMPI @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 19966 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 19972 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 19975 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 19979 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 19982 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 19987 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 19991 "isa_tms320.tcc"
> *DecodeOpCMPI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 19997 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20001 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 20008 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20011 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20015 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20018 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20022 "isa_tms320.tcc"
OpCMPI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 20026 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20030 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20034 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20037 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20041 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20044 "isa_tms320.tcc"
)
{
#line 611 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "CMPI " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 20058 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20064 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20067 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20071 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20074 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20079 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20083 "isa_tms320.tcc"
> *DecodeOpCMPI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20089 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20093 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 20100 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20103 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20107 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20110 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20114 "isa_tms320.tcc"
OpCMPI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 20118 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20122 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20126 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20129 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20133 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20136 "isa_tms320.tcc"
)
{
#line 622 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "CMPI " << imm << ", " << dst_name;
		return true;
	}
#line 20149 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20155 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20158 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20162 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20165 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20170 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20174 "isa_tms320.tcc"
> *DecodeOpCMPI_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20180 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20184 "isa_tms320.tcc"
	>(code, addr);
}

/* end of CMPI (compare integers)
**********************************************************/
/**********************************************************
* FIX (convert floating-point value to integer)
* op FIX(0b000[3]:0b001010[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 20197 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20200 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20204 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20207 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20211 "isa_tms320.tcc"
OpFIX_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 20215 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20219 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20223 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20226 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20230 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20233 "isa_tms320.tcc"
)
{
#line 645 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "FIX " << src_name << ", " << dst_name;
		return true;
	}
#line 20247 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20253 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20256 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20260 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20263 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20268 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20272 "isa_tms320.tcc"
> *DecodeOpFIX_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFIX_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20278 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20282 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 20289 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20292 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20296 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20299 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20303 "isa_tms320.tcc"
OpFIX_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 20307 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20311 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20315 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20318 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20322 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20325 "isa_tms320.tcc"
)
{
#line 656 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "FIX @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 20339 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20345 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20348 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20352 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20355 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20360 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20364 "isa_tms320.tcc"
> *DecodeOpFIX_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFIX_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20370 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20374 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 20381 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20384 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20388 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20391 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20395 "isa_tms320.tcc"
OpFIX_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 20399 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20403 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20407 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20410 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20414 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20417 "isa_tms320.tcc"
)
{
#line 667 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "FIX " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 20431 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20437 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20440 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20444 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20447 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20452 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20456 "isa_tms320.tcc"
> *DecodeOpFIX_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFIX_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20462 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20466 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 20473 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20476 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20480 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20483 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20487 "isa_tms320.tcc"
OpFIX_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 20491 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20495 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20499 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20502 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20506 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20509 "isa_tms320.tcc"
)
{
#line 678 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "FIX " << imm << ", " << dst_name;
		return true;
	}
#line 20522 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20528 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20531 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20535 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20538 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20543 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20547 "isa_tms320.tcc"
> *DecodeOpFIX_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFIX_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20553 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20557 "isa_tms320.tcc"
	>(code, addr);
}

/* end of FIX (convert floating-point value to integer)
**********************************************************/
/**********************************************************
* FLOAT (convert integer to floating-point value)
* op FLOAT(0b000[3]:0b001011[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 20570 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20573 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20577 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20580 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20584 "isa_tms320.tcc"
OpFLOAT_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 20588 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20592 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20596 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20599 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20603 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20606 "isa_tms320.tcc"
)
{
#line 701 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "FLOAT " << src_name << ", " << dst_name;
		return true;
	}
#line 20620 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20626 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20629 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20633 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20636 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20641 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20645 "isa_tms320.tcc"
> *DecodeOpFLOAT_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFLOAT_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20651 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20655 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 20662 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20665 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20669 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20672 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20676 "isa_tms320.tcc"
OpFLOAT_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 20680 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20684 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20688 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20691 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20695 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20698 "isa_tms320.tcc"
)
{
#line 712 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "FLOAT @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 20712 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20718 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20721 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20725 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20728 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20733 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20737 "isa_tms320.tcc"
> *DecodeOpFLOAT_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFLOAT_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20743 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20747 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 20754 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20757 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20761 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20764 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20768 "isa_tms320.tcc"
OpFLOAT_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 20772 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20776 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20780 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20783 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20787 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20790 "isa_tms320.tcc"
)
{
#line 723 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "FLOAT " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 20804 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20810 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20813 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20817 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20820 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20825 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20829 "isa_tms320.tcc"
> *DecodeOpFLOAT_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFLOAT_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20835 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20839 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 20846 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20849 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20853 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20856 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20860 "isa_tms320.tcc"
OpFLOAT_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 20864 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20868 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20872 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20875 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20879 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20882 "isa_tms320.tcc"
)
{
#line 734 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "FLOAT " << imm << ", " << dst_name;
		return true;
	}
#line 20895 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20901 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20904 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20908 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20911 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 20916 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20920 "isa_tms320.tcc"
> *DecodeOpFLOAT_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFLOAT_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 20926 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 20930 "isa_tms320.tcc"
	>(code, addr);
}

/* end of FLOAT (convert integer to floating-point value)
**********************************************************/
/**********************************************************
* LSH (logical shift)
* op LSH(0b000[3]:0b010011[6]:g[2]:dst[5]:count[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 20943 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 20946 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 20950 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 20953 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 20957 "isa_tms320.tcc"
OpLSH_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 20961 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 20965 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 20969 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 20972 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 20976 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 20979 "isa_tms320.tcc"
)
{
#line 757 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "LSH " << src_name << ", " << dst_name;
		return true;
	}
#line 20993 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 20999 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21002 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21006 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21009 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21014 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21018 "isa_tms320.tcc"
> *DecodeOpLSH_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21024 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21028 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21035 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21038 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21042 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21045 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21049 "isa_tms320.tcc"
OpLSH_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 21053 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21057 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21061 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21064 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21068 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21071 "isa_tms320.tcc"
)
{
#line 768 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "LSH @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 21085 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21091 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21094 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21098 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21101 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21106 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21110 "isa_tms320.tcc"
> *DecodeOpLSH_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21116 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21120 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21127 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21130 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21134 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21137 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21141 "isa_tms320.tcc"
OpLSH_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 21145 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21149 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21153 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21156 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21160 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21163 "isa_tms320.tcc"
)
{
#line 779 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "LSH " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 21177 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21183 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21186 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21190 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21193 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21198 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21202 "isa_tms320.tcc"
> *DecodeOpLSH_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21208 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21212 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21219 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21222 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21226 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21229 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21233 "isa_tms320.tcc"
OpLSH_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 21237 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21241 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21245 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21248 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21252 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21255 "isa_tms320.tcc"
)
{
#line 790 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "LSH " << imm << ", " << dst_name;
		return true;
	}
#line 21268 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21274 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21277 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21281 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21284 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21289 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21293 "isa_tms320.tcc"
> *DecodeOpLSH_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21299 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21303 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LSH (logical shift)
**********************************************************/
/**********************************************************
* MPYF (multiply floating-point values)
* op MPYF(0b000[3]:0b010100[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 21316 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21319 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21323 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21326 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21330 "isa_tms320.tcc"
OpMPYF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 21334 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21338 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21342 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21345 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21349 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21352 "isa_tms320.tcc"
)
{
#line 813 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "MPYF " << src_name << ", " << dst_name;
		return true;
	}
#line 21366 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21372 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21375 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21379 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21382 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21387 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21391 "isa_tms320.tcc"
> *DecodeOpMPYF_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21397 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21401 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21408 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21411 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21415 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21418 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21422 "isa_tms320.tcc"
OpMPYF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 21426 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21430 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21434 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21437 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21441 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21444 "isa_tms320.tcc"
)
{
#line 824 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "MPYF @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 21458 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21464 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21467 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21471 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21474 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21479 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21483 "isa_tms320.tcc"
> *DecodeOpMPYF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21489 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21493 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21500 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21503 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21507 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21510 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21514 "isa_tms320.tcc"
OpMPYF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 21518 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21522 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21526 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21529 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21533 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21536 "isa_tms320.tcc"
)
{
#line 835 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "MPYF " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 21550 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21556 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21559 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21563 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21566 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21571 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21575 "isa_tms320.tcc"
> *DecodeOpMPYF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21581 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21585 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21592 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21595 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21599 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21602 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21606 "isa_tms320.tcc"
OpMPYF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 21610 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21614 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21618 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21621 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21625 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21628 "isa_tms320.tcc"
)
{
#line 846 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "MPYF " << imm << ", " << dst_name;
		return true;
	}
#line 21641 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21647 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21650 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21654 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21657 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21662 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21666 "isa_tms320.tcc"
> *DecodeOpMPYF_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21672 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21676 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYF (multiply floating-point values)
**********************************************************/
/**********************************************************
* MPYI (multiply integers)
* op MPYI(0b000[3]:0b010101[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 21689 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21692 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21696 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21699 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21703 "isa_tms320.tcc"
OpMPYI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 21707 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21711 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21715 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21718 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21722 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21725 "isa_tms320.tcc"
)
{
#line 869 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "MPYI " << src_name << ", " << dst_name;
		return true;
	}
#line 21739 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21745 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21748 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21752 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21755 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21760 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21764 "isa_tms320.tcc"
> *DecodeOpMPYI_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21770 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21774 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21781 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21784 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21788 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21791 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21795 "isa_tms320.tcc"
OpMPYI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 21799 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21803 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21807 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21810 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21814 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21817 "isa_tms320.tcc"
)
{
#line 880 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "MPYI @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 21831 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21837 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21840 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21844 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21847 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21852 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21856 "isa_tms320.tcc"
> *DecodeOpMPYI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21862 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21866 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21873 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21876 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21880 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21883 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21887 "isa_tms320.tcc"
OpMPYI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 21891 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21895 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21899 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21902 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21906 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 21909 "isa_tms320.tcc"
)
{
#line 891 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "MPYI " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 21923 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 21929 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21932 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21936 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21939 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 21944 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21948 "isa_tms320.tcc"
> *DecodeOpMPYI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 21954 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 21958 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 21965 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 21968 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 21972 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 21975 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 21979 "isa_tms320.tcc"
OpMPYI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 21983 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 21987 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 21991 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 21994 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 21998 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22001 "isa_tms320.tcc"
)
{
#line 902 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "MPYI " << imm << ", " << dst_name;
		return true;
	}
#line 22014 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22020 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22023 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22027 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22030 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22035 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22039 "isa_tms320.tcc"
> *DecodeOpMPYI_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22045 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22049 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYI (multiply integers)
**********************************************************/
/**********************************************************
* NEGB (negate integer with borrow)
* op NEGB(0b000[3]:0b010110[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 22062 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22065 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22069 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22072 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22076 "isa_tms320.tcc"
OpNEGB_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 22080 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22084 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22088 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22091 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22095 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22098 "isa_tms320.tcc"
)
{
#line 925 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "NEGB " << src_name << ", " << dst_name;
		return true;
	}
#line 22112 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22118 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22121 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22125 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22128 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22133 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22137 "isa_tms320.tcc"
> *DecodeOpNEGB_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGB_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22143 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22147 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 22154 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22157 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22161 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22164 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22168 "isa_tms320.tcc"
OpNEGB_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 22172 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22176 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22180 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22183 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22187 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22190 "isa_tms320.tcc"
)
{
#line 936 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "NEGB @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 22204 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22210 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22213 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22217 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22220 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22225 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22229 "isa_tms320.tcc"
> *DecodeOpNEGB_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGB_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22235 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22239 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 22246 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22249 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22253 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22256 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22260 "isa_tms320.tcc"
OpNEGB_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 22264 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22268 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22272 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22275 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22279 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22282 "isa_tms320.tcc"
)
{
#line 947 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "NEGB " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 22296 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22302 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22305 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22309 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22312 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22317 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22321 "isa_tms320.tcc"
> *DecodeOpNEGB_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGB_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22327 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22331 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 22338 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22341 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22345 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22348 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22352 "isa_tms320.tcc"
OpNEGB_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 22356 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22360 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22364 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22367 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22371 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22374 "isa_tms320.tcc"
)
{
#line 958 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "NEGB " << imm << ", " << dst_name;
		return true;
	}
#line 22387 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22393 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22396 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22400 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22403 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22408 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22412 "isa_tms320.tcc"
> *DecodeOpNEGB_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGB_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22418 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22422 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NEGB (negate integer with borrow)
**********************************************************/
/**********************************************************
* NEGF (negate floating-point value)
* op NEGF(0b000[3]:0b010111[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 22435 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22438 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22442 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22445 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22449 "isa_tms320.tcc"
OpNEGF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 22453 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22457 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22461 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22464 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22468 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22471 "isa_tms320.tcc"
)
{
#line 981 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "NEGF " << src_name << ", " << dst_name;
		return true;
	}
#line 22485 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22491 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22494 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22498 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22501 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22506 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22510 "isa_tms320.tcc"
> *DecodeOpNEGF_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22516 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22520 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 22527 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22530 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22534 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22537 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22541 "isa_tms320.tcc"
OpNEGF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 22545 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22549 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22553 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22556 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22560 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22563 "isa_tms320.tcc"
)
{
#line 992 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "NEGF @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 22577 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22583 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22586 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22590 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22593 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22598 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22602 "isa_tms320.tcc"
> *DecodeOpNEGF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22608 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22612 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 22619 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22622 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22626 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22629 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22633 "isa_tms320.tcc"
OpNEGF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 22637 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22641 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22645 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22648 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22652 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22655 "isa_tms320.tcc"
)
{
#line 1003 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "NEGF " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 22669 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22675 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22678 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22682 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22685 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22690 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22694 "isa_tms320.tcc"
> *DecodeOpNEGF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22700 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22704 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 22711 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22714 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22718 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22721 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22725 "isa_tms320.tcc"
OpNEGF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 22729 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22733 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22737 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22740 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22744 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22747 "isa_tms320.tcc"
)
{
#line 1014 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "NEGF " << imm << ", " << dst_name;
		return true;
	}
#line 22760 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22766 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22769 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22773 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22776 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22781 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22785 "isa_tms320.tcc"
> *DecodeOpNEGF_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22791 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22795 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NEGF (negate floating-point value)
**********************************************************/
/**********************************************************
* NEGI (negate integer)
* op NEGI(0b000[3]:0b011000[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 22808 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22811 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22815 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22818 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22822 "isa_tms320.tcc"
OpNEGI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 22826 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22830 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22834 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22837 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22841 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22844 "isa_tms320.tcc"
)
{
#line 1037 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "NEGI " << src_name << ", " << dst_name;
		return true;
	}
#line 22858 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22864 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22867 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22871 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22874 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22879 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22883 "isa_tms320.tcc"
> *DecodeOpNEGI_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22889 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22893 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 22900 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22903 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22907 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22910 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 22914 "isa_tms320.tcc"
OpNEGI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 22918 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22922 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 22926 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 22929 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 22933 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 22936 "isa_tms320.tcc"
)
{
#line 1048 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "NEGI @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 22950 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 22956 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22959 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22963 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 22966 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 22971 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 22975 "isa_tms320.tcc"
> *DecodeOpNEGI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 22981 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 22985 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 22992 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 22995 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 22999 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23002 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23006 "isa_tms320.tcc"
OpNEGI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 23010 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23014 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23018 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23021 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23025 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23028 "isa_tms320.tcc"
)
{
#line 1059 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "NEGI " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 23042 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23048 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23051 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23055 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23058 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23063 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23067 "isa_tms320.tcc"
> *DecodeOpNEGI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23073 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23077 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 23084 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23087 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23091 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23094 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23098 "isa_tms320.tcc"
OpNEGI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 23102 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23106 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23110 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23113 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23117 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23120 "isa_tms320.tcc"
)
{
#line 1070 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "NEGI " << imm << ", " << dst_name;
		return true;
	}
#line 23133 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23139 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23142 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23146 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23149 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23154 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23158 "isa_tms320.tcc"
> *DecodeOpNEGI_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23164 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23168 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NEGI (negate integer)
**********************************************************/
/**********************************************************
* NORM (normalize floating-point value)
* op NORM(0b000[3]:0b011010[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 23181 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23184 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23188 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23191 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23195 "isa_tms320.tcc"
OpNORM_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 23199 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23203 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23207 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23210 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23214 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23217 "isa_tms320.tcc"
)
{
#line 1093 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "NORM " << src_name << ", " << dst_name;
		return true;
	}
#line 23231 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23237 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23240 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23244 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23247 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23252 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23256 "isa_tms320.tcc"
> *DecodeOpNORM_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNORM_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23262 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23266 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 23273 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23276 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23280 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23283 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23287 "isa_tms320.tcc"
OpNORM_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 23291 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23295 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23299 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23302 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23306 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23309 "isa_tms320.tcc"
)
{
#line 1104 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "NORM @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 23323 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23329 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23332 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23336 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23339 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23344 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23348 "isa_tms320.tcc"
> *DecodeOpNORM_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNORM_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23354 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23358 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 23365 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23368 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23372 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23375 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23379 "isa_tms320.tcc"
OpNORM_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 23383 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23387 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23391 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23394 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23398 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23401 "isa_tms320.tcc"
)
{
#line 1115 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "NORM " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 23415 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23421 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23424 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23428 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23431 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23436 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23440 "isa_tms320.tcc"
> *DecodeOpNORM_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNORM_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23446 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23450 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 23457 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23460 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23464 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23467 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23471 "isa_tms320.tcc"
OpNORM_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 23475 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23479 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23483 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23486 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23490 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23493 "isa_tms320.tcc"
)
{
#line 1126 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "NORM " << imm << ", " << dst_name;
		return true;
	}
#line 23506 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23512 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23515 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23519 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23522 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23527 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23531 "isa_tms320.tcc"
> *DecodeOpNORM_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNORM_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23537 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23541 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NORM (normalize floating-point value)
**********************************************************/
/**********************************************************
* NOT (bitwise-logical complement)
* op NOT(0b000[3]:0b011011[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 23554 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23557 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23561 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23564 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23568 "isa_tms320.tcc"
OpNOT_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 23572 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23576 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23580 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23583 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23587 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23590 "isa_tms320.tcc"
)
{
#line 1149 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "NOT " << src_name << ", " << dst_name;
		return true;
	}
#line 23604 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23610 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23613 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23617 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23620 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23625 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23629 "isa_tms320.tcc"
> *DecodeOpNOT_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNOT_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23635 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23639 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 23646 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23649 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23653 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23656 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23660 "isa_tms320.tcc"
OpNOT_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 23664 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23668 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23672 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23675 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23679 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23682 "isa_tms320.tcc"
)
{
#line 1160 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "NOT @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 23696 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23702 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23705 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23709 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23712 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23717 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23721 "isa_tms320.tcc"
> *DecodeOpNOT_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNOT_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23727 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23731 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 23738 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23741 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23745 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23748 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23752 "isa_tms320.tcc"
OpNOT_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 23756 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23760 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23764 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23767 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23771 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23774 "isa_tms320.tcc"
)
{
#line 1171 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "NOT " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 23788 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23794 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23797 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23801 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23804 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23809 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23813 "isa_tms320.tcc"
> *DecodeOpNOT_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNOT_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23819 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23823 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 23830 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23833 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23837 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23840 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23844 "isa_tms320.tcc"
OpNOT_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 23848 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23852 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23856 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23859 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23863 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23866 "isa_tms320.tcc"
)
{
#line 1182 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "NOT " << imm << ", " << dst_name;
		return true;
	}
#line 23879 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23885 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23888 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23892 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23895 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23900 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23904 "isa_tms320.tcc"
> *DecodeOpNOT_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNOT_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 23910 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 23914 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NOT (bitwise-logical complement)
**********************************************************/
/**********************************************************
* OR (bitwise-logical OR)
* op OR(0b000[3]:0b100000[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 23927 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23930 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23934 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23937 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 23941 "isa_tms320.tcc"
OpOR_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 23945 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 23949 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 23953 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 23956 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 23960 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 23963 "isa_tms320.tcc"
)
{
#line 1205 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "OR " << src_name << ", " << dst_name;
		return true;
	}
#line 23977 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 23983 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 23986 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 23990 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 23993 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 23998 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24002 "isa_tms320.tcc"
> *DecodeOpOR_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24008 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24012 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 24019 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24022 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24026 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24029 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24033 "isa_tms320.tcc"
OpOR_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 24037 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24041 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24045 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24048 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24052 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24055 "isa_tms320.tcc"
)
{
#line 1216 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "OR @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 24069 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24075 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24078 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24082 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24085 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24090 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24094 "isa_tms320.tcc"
> *DecodeOpOR_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24100 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24104 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 24111 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24114 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24118 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24121 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24125 "isa_tms320.tcc"
OpOR_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 24129 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24133 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24137 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24140 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24144 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24147 "isa_tms320.tcc"
)
{
#line 1227 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "OR " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 24161 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24167 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24170 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24174 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24177 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24182 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24186 "isa_tms320.tcc"
> *DecodeOpOR_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24192 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24196 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 24203 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24206 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24210 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24213 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24217 "isa_tms320.tcc"
OpOR_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 24221 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24225 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24229 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24232 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24236 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24239 "isa_tms320.tcc"
)
{
#line 1238 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "OR " << imm << ", " << dst_name;
		return true;
	}
#line 24252 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24258 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24261 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24265 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24268 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24273 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24277 "isa_tms320.tcc"
> *DecodeOpOR_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24283 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24287 "isa_tms320.tcc"
	>(code, addr);
}

/* end of OR (bitwise-logical OR)
**********************************************************/
/**********************************************************
* RND (round floating-point value)
* op RND(0b000[3]:0b100010[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 24300 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24303 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24307 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24310 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24314 "isa_tms320.tcc"
OpRND_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 24318 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24322 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24326 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24329 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24333 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24336 "isa_tms320.tcc"
)
{
#line 1261 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "RND " << src_name << ", " << dst_name;
		return true;
	}
#line 24350 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24356 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24359 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24363 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24366 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24371 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24375 "isa_tms320.tcc"
> *DecodeOpRND_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRND_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24381 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24385 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 24392 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24395 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24399 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24402 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24406 "isa_tms320.tcc"
OpRND_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 24410 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24414 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24418 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24421 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24425 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24428 "isa_tms320.tcc"
)
{
#line 1272 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "RND @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 24442 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24448 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24451 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24455 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24458 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24463 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24467 "isa_tms320.tcc"
> *DecodeOpRND_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRND_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24473 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24477 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 24484 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24487 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24491 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24494 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24498 "isa_tms320.tcc"
OpRND_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 24502 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24506 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24510 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24513 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24517 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24520 "isa_tms320.tcc"
)
{
#line 1283 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "RND " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 24534 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24540 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24543 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24547 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24550 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24555 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24559 "isa_tms320.tcc"
> *DecodeOpRND_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRND_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24565 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24569 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 24576 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24579 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24583 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24586 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24590 "isa_tms320.tcc"
OpRND_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 24594 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24598 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24602 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24605 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24609 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24612 "isa_tms320.tcc"
)
{
#line 1294 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "RND " << imm << ", " << dst_name;
		return true;
	}
#line 24625 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24631 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24634 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24638 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24641 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24646 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24650 "isa_tms320.tcc"
> *DecodeOpRND_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRND_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24656 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24660 "isa_tms320.tcc"
	>(code, addr);
}

/* end of RND (round floating-point value)
**********************************************************/
/**********************************************************
* ROL (rotate left)
* op ROL(0b000[3]:0b100011[6]:0b11[2]:dst[5]:0b0000000000000001[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 24673 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24676 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24680 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24683 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24687 "isa_tms320.tcc"
OpROL<
#line 45 "isa/tms320.isa"
CONFIG
#line 24691 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24695 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24699 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24702 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24706 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24709 "isa_tms320.tcc"
)
{
#line 1314 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ROL " << dst_name;
		return true;
	}
#line 24722 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24728 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24731 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24735 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24738 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24743 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24747 "isa_tms320.tcc"
> *DecodeOpROL(CodeType code, typename CONFIG::address_t addr)
{
	return new OpROL<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24753 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24757 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ROL (rotate left)
**********************************************************/
/**********************************************************
* ROLC (rotate left through carry)
* op ROLC(0b000[3]:0b100100[6]:0b11[2]:dst[5]:0b0000000000000001[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 24770 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24773 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24777 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24780 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24784 "isa_tms320.tcc"
OpROLC<
#line 45 "isa/tms320.isa"
CONFIG
#line 24788 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24792 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24796 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24799 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24803 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24806 "isa_tms320.tcc"
)
{
#line 1334 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ROLC " << dst_name;
		return true;
	}
#line 24819 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24825 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24828 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24832 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24835 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24840 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24844 "isa_tms320.tcc"
> *DecodeOpROLC(CodeType code, typename CONFIG::address_t addr)
{
	return new OpROLC<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24850 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24854 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ROLC (rotate left through carry)
**********************************************************/
/**********************************************************
* ROR (rotate right)
* op ROR(0b000[3]:0b100101[6]:0b11[2]:dst[5]:0b1111111111111111[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 24867 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24870 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24874 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24877 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24881 "isa_tms320.tcc"
OpROR<
#line 45 "isa/tms320.isa"
CONFIG
#line 24885 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24889 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24893 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24896 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24900 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 24903 "isa_tms320.tcc"
)
{
#line 1354 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "ROR " << dst_name;
		return true;
	}
#line 24916 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 24922 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24925 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24929 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24932 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 24937 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24941 "isa_tms320.tcc"
> *DecodeOpROR(CodeType code, typename CONFIG::address_t addr)
{
	return new OpROR<
#line 45 "isa/tms320.isa"
	CONFIG
#line 24947 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 24951 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ROR (rotate right)
**********************************************************/
/**********************************************************
* RORC (rotate right through carry)
* op RORC(0b000[3]:0b100110[6]:0b11[2]:dst[5]:0b1111111111111111[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 24964 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 24967 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 24971 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 24974 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 24978 "isa_tms320.tcc"
OpRORC<
#line 45 "isa/tms320.isa"
CONFIG
#line 24982 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 24986 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 24990 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 24993 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 24997 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25000 "isa_tms320.tcc"
)
{
#line 1374 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "RORC " << dst_name;
		return true;
	}
#line 25013 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25019 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25022 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25026 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25029 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25034 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25038 "isa_tms320.tcc"
> *DecodeOpRORC(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRORC<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25044 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25048 "isa_tms320.tcc"
	>(code, addr);
}

/* end of RORC (rotate right through carry)
**********************************************************/
/**********************************************************
* SUBB (subtract integers with borrow)
* op SUBB(0b000[3]:0b101101[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 25061 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25064 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25068 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25071 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25075 "isa_tms320.tcc"
OpSUBB_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 25079 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25083 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25087 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25090 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25094 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25097 "isa_tms320.tcc"
)
{
#line 1397 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "SUBB " << src_name << ", " << dst_name;
		return true;
	}
#line 25111 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25117 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25120 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25124 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25127 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25132 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25136 "isa_tms320.tcc"
> *DecodeOpSUBB_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBB_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25142 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25146 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 25153 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25156 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25160 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25163 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25167 "isa_tms320.tcc"
OpSUBB_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 25171 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25175 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25179 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25182 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25186 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25189 "isa_tms320.tcc"
)
{
#line 1408 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "SUBB @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 25203 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25209 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25212 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25216 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25219 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25224 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25228 "isa_tms320.tcc"
> *DecodeOpSUBB_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBB_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25234 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25238 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 25245 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25248 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25252 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25255 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25259 "isa_tms320.tcc"
OpSUBB_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 25263 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25267 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25271 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25274 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25278 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25281 "isa_tms320.tcc"
)
{
#line 1419 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "SUBB " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 25295 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25301 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25304 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25308 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25311 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25316 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25320 "isa_tms320.tcc"
> *DecodeOpSUBB_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBB_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25326 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25330 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 25337 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25340 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25344 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25347 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25351 "isa_tms320.tcc"
OpSUBB_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 25355 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25359 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25363 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25366 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25370 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25373 "isa_tms320.tcc"
)
{
#line 1430 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "SUBB " << imm << ", " << dst_name;
		return true;
	}
#line 25386 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25392 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25395 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25399 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25402 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25407 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25411 "isa_tms320.tcc"
> *DecodeOpSUBB_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBB_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25417 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25421 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBB (subtract integers with borrow)
**********************************************************/
/**********************************************************
* SUBC (subtract integers conditionally)
* op SUBC(0b000[3]:0b101110[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 25434 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25437 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25441 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25444 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25448 "isa_tms320.tcc"
OpSUBC_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 25452 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25456 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25460 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25463 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25467 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25470 "isa_tms320.tcc"
)
{
#line 1453 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "SUBC " << src_name << ", " << dst_name;
		return true;
	}
#line 25484 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25490 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25493 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25497 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25500 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25505 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25509 "isa_tms320.tcc"
> *DecodeOpSUBC_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBC_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25515 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25519 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 25526 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25529 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25533 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25536 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25540 "isa_tms320.tcc"
OpSUBC_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 25544 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25548 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25552 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25555 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25559 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25562 "isa_tms320.tcc"
)
{
#line 1464 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "SUBC @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 25576 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25582 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25585 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25589 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25592 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25597 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25601 "isa_tms320.tcc"
> *DecodeOpSUBC_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBC_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25607 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25611 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 25618 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25621 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25625 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25628 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25632 "isa_tms320.tcc"
OpSUBC_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 25636 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25640 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25644 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25647 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25651 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25654 "isa_tms320.tcc"
)
{
#line 1475 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "SUBC " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 25668 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25674 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25677 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25681 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25684 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25689 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25693 "isa_tms320.tcc"
> *DecodeOpSUBC_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBC_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25699 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25703 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 25710 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25713 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25717 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25720 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25724 "isa_tms320.tcc"
OpSUBC_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 25728 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25732 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25736 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25739 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25743 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25746 "isa_tms320.tcc"
)
{
#line 1486 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "SUBC " << imm << ", " << dst_name;
		return true;
	}
#line 25759 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25765 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25768 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25772 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25775 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25780 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25784 "isa_tms320.tcc"
> *DecodeOpSUBC_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBC_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25790 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25794 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBC (subtract integers conditionally)
**********************************************************/
/**********************************************************
* SUBF (subtract floating-point values)
* op SUBF(0b000[3]:0b101111[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 25807 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25810 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25814 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25817 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25821 "isa_tms320.tcc"
OpSUBF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 25825 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25829 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25833 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25836 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25840 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25843 "isa_tms320.tcc"
)
{
#line 1509 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "SUBF " << src_name << ", " << dst_name;
		return true;
	}
#line 25857 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25863 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25866 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25870 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25873 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25878 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25882 "isa_tms320.tcc"
> *DecodeOpSUBF_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25888 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25892 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 25899 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25902 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25906 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25909 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 25913 "isa_tms320.tcc"
OpSUBF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 25917 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25921 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 25925 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 25928 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 25932 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 25935 "isa_tms320.tcc"
)
{
#line 1520 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "SUBF @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 25949 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 25955 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25958 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25962 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 25965 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 25970 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 25974 "isa_tms320.tcc"
> *DecodeOpSUBF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 25980 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 25984 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 25991 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 25994 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 25998 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26001 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26005 "isa_tms320.tcc"
OpSUBF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 26009 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26013 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26017 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26020 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26024 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26027 "isa_tms320.tcc"
)
{
#line 1531 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "SUBF " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 26041 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26047 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26050 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26054 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26057 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26062 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26066 "isa_tms320.tcc"
> *DecodeOpSUBF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26072 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26076 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 26083 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26086 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26090 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26093 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26097 "isa_tms320.tcc"
OpSUBF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 26101 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26105 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26109 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26112 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26116 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26119 "isa_tms320.tcc"
)
{
#line 1542 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "SUBF " << imm << ", " << dst_name;
		return true;
	}
#line 26132 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26138 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26141 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26145 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26148 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26153 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26157 "isa_tms320.tcc"
> *DecodeOpSUBF_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26163 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26167 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBF (subtract floating-point values)
**********************************************************/
/**********************************************************
* SUBI (subtract integer)
* op SUBI(0b000[3]:0b110000[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 26180 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26183 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26187 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26190 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26194 "isa_tms320.tcc"
OpSUBI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 26198 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26202 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26206 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26209 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26213 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26216 "isa_tms320.tcc"
)
{
#line 1565 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "SUBI " << src_name << ", " << dst_name;
		return true;
	}
#line 26230 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26236 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26239 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26243 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26246 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26251 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26255 "isa_tms320.tcc"
> *DecodeOpSUBI_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26261 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26265 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 26272 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26275 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26279 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26282 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26286 "isa_tms320.tcc"
OpSUBI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 26290 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26294 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26298 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26301 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26305 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26308 "isa_tms320.tcc"
)
{
#line 1576 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "SUBI @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 26322 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26328 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26331 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26335 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26338 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26343 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26347 "isa_tms320.tcc"
> *DecodeOpSUBI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26353 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26357 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 26364 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26367 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26371 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26374 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26378 "isa_tms320.tcc"
OpSUBI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 26382 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26386 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26390 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26393 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26397 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26400 "isa_tms320.tcc"
)
{
#line 1587 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "SUBI " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 26414 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26420 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26423 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26427 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26430 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26435 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26439 "isa_tms320.tcc"
> *DecodeOpSUBI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26445 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26449 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 26456 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26459 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26463 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26466 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26470 "isa_tms320.tcc"
OpSUBI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 26474 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26478 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26482 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26485 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26489 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26492 "isa_tms320.tcc"
)
{
#line 1598 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "SUBI " << imm << ", " << dst_name;
		return true;
	}
#line 26505 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26511 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26514 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26518 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26521 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26526 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26530 "isa_tms320.tcc"
> *DecodeOpSUBI_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26536 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26540 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBI (subtract integer)
**********************************************************/
/**********************************************************
* SUBRB (subtract reverse integer with borrow)
* op SUBRB(0b000[3]:0b110001[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 26553 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26556 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26560 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26563 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26567 "isa_tms320.tcc"
OpSUBRB_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 26571 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26575 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26579 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26582 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26586 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26589 "isa_tms320.tcc"
)
{
#line 1621 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "SUBRB " << src_name << ", " << dst_name;
		return true;
	}
#line 26603 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26609 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26612 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26616 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26619 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26624 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26628 "isa_tms320.tcc"
> *DecodeOpSUBRB_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRB_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26634 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26638 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 26645 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26648 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26652 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26655 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26659 "isa_tms320.tcc"
OpSUBRB_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 26663 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26667 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26671 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26674 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26678 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26681 "isa_tms320.tcc"
)
{
#line 1632 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "SUBRB @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 26695 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26701 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26704 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26708 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26711 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26716 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26720 "isa_tms320.tcc"
> *DecodeOpSUBRB_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRB_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26726 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26730 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 26737 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26740 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26744 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26747 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26751 "isa_tms320.tcc"
OpSUBRB_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 26755 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26759 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26763 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26766 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26770 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26773 "isa_tms320.tcc"
)
{
#line 1643 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "SUBRB " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 26787 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26793 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26796 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26800 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26803 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26808 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26812 "isa_tms320.tcc"
> *DecodeOpSUBRB_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRB_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26818 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26822 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 26829 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26832 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26836 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26839 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26843 "isa_tms320.tcc"
OpSUBRB_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 26847 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26851 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26855 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26858 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26862 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26865 "isa_tms320.tcc"
)
{
#line 1654 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "SUBRB " << imm << ", " << dst_name;
		return true;
	}
#line 26878 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26884 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26887 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26891 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26894 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26899 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26903 "isa_tms320.tcc"
> *DecodeOpSUBRB_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRB_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 26909 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 26913 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBRB (subtract reverse integer with borrow)
**********************************************************/
/**********************************************************
* SUBRF (subtract reverse floating-point value)
* op SUBRF(0b000[3]:0b110010[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 26926 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26929 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26933 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26936 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 26940 "isa_tms320.tcc"
OpSUBRF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 26944 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 26948 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 26952 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 26955 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 26959 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 26962 "isa_tms320.tcc"
)
{
#line 1677 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "SUBRF " << src_name << ", " << dst_name;
		return true;
	}
#line 26976 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 26982 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 26985 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 26989 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 26992 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 26997 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27001 "isa_tms320.tcc"
> *DecodeOpSUBRF_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27007 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27011 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27018 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27021 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27025 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27028 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27032 "isa_tms320.tcc"
OpSUBRF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 27036 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27040 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27044 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27047 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27051 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27054 "isa_tms320.tcc"
)
{
#line 1688 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "SUBRF @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 27068 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27074 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27077 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27081 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27084 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27089 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27093 "isa_tms320.tcc"
> *DecodeOpSUBRF_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27099 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27103 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27110 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27113 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27117 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27120 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27124 "isa_tms320.tcc"
OpSUBRF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 27128 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27132 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27136 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27139 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27143 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27146 "isa_tms320.tcc"
)
{
#line 1699 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "SUBRF " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 27160 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27166 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27169 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27173 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27176 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27181 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27185 "isa_tms320.tcc"
> *DecodeOpSUBRF_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27191 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27195 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27202 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27205 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27209 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27212 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27216 "isa_tms320.tcc"
OpSUBRF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 27220 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27224 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27228 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27231 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27235 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27238 "isa_tms320.tcc"
)
{
#line 1710 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "SUBRF " << imm << ", " << dst_name;
		return true;
	}
#line 27251 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27257 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27260 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27264 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27267 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27272 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27276 "isa_tms320.tcc"
> *DecodeOpSUBRF_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27282 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27286 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBRF (subtract reverse floating-point value)
**********************************************************/
/**********************************************************
* SUBRI (subtract reverse integer)
* op SUBRI(0b000[3]:0b110011[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 27299 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27302 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27306 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27309 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27313 "isa_tms320.tcc"
OpSUBRI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 27317 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27321 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27325 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27328 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27332 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27335 "isa_tms320.tcc"
)
{
#line 1733 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "SUBRI " << src_name << ", " << dst_name;
		return true;
	}
#line 27349 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27355 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27358 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27362 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27365 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27370 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27374 "isa_tms320.tcc"
> *DecodeOpSUBRI_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27380 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27384 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27391 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27394 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27398 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27401 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27405 "isa_tms320.tcc"
OpSUBRI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 27409 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27413 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27417 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27420 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27424 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27427 "isa_tms320.tcc"
)
{
#line 1744 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "SUBRI @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 27441 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27447 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27450 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27454 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27457 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27462 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27466 "isa_tms320.tcc"
> *DecodeOpSUBRI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27472 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27476 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27483 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27486 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27490 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27493 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27497 "isa_tms320.tcc"
OpSUBRI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 27501 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27505 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27509 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27512 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27516 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27519 "isa_tms320.tcc"
)
{
#line 1755 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "SUBRI " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 27533 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27539 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27542 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27546 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27549 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27554 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27558 "isa_tms320.tcc"
> *DecodeOpSUBRI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27564 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27568 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27575 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27578 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27582 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27585 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27589 "isa_tms320.tcc"
OpSUBRI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 27593 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27597 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27601 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27604 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27608 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27611 "isa_tms320.tcc"
)
{
#line 1766 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "SUBRI " << imm << ", " << dst_name;
		return true;
	}
#line 27624 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27630 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27633 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27637 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27640 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27645 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27649 "isa_tms320.tcc"
> *DecodeOpSUBRI_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBRI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27655 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27659 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBRI (subtract reverse integer)
**********************************************************/
/**********************************************************
* TSTB (test bit fields)
* op TSTB(0b000[3]:0b110100[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 27672 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27675 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27679 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27682 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27686 "isa_tms320.tcc"
OpTSTB_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 27690 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27694 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27698 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27701 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27705 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27708 "isa_tms320.tcc"
)
{
#line 1789 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "TSTB " << src_name << ", " << dst_name;
		return true;
	}
#line 27722 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27728 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27731 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27735 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27738 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27743 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27747 "isa_tms320.tcc"
> *DecodeOpTSTB_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTSTB_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27753 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27757 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27764 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27767 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27771 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27774 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27778 "isa_tms320.tcc"
OpTSTB_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 27782 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27786 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27790 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27793 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27797 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27800 "isa_tms320.tcc"
)
{
#line 1800 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "TSTB @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 27814 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27820 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27823 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27827 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27830 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27835 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27839 "isa_tms320.tcc"
> *DecodeOpTSTB_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTSTB_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27845 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27849 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27856 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27859 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27863 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27866 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27870 "isa_tms320.tcc"
OpTSTB_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 27874 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27878 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27882 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27885 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27889 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27892 "isa_tms320.tcc"
)
{
#line 1811 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "TSTB " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 27906 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 27912 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27915 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27919 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27922 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 27927 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27931 "isa_tms320.tcc"
> *DecodeOpTSTB_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTSTB_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 27937 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 27941 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 27948 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 27951 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 27955 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 27958 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 27962 "isa_tms320.tcc"
OpTSTB_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 27966 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 27970 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 27974 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 27977 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 27981 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 27984 "isa_tms320.tcc"
)
{
#line 1822 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "TSTB " << imm << ", " << dst_name;
		return true;
	}
#line 27997 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 28003 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28006 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28010 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28013 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28018 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28022 "isa_tms320.tcc"
> *DecodeOpTSTB_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTSTB_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28028 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28032 "isa_tms320.tcc"
	>(code, addr);
}

/* end of TSTB (test bit fields)
**********************************************************/
/**********************************************************
* XOR (bitwise-exclusive OR)
* op XOR(0b000[3]:0b110101[6]:g[2]:dst[5]:src[16])
*/
template <
#line 45 "isa/tms320.isa"
class
#line 28045 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28048 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28052 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28055 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 28059 "isa_tms320.tcc"
OpXOR_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 28063 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28067 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 28071 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 28074 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 28078 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 28081 "isa_tms320.tcc"
)
{
#line 1845 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];
		const char *src_name = REG_NAME[src];

		if (!dst_name && !src_name)
		return false;

		os << "XOR " << src_name << ", " << dst_name;
		return true;
	}
#line 28095 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 28101 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28104 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28108 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28111 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28116 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28120 "isa_tms320.tcc"
> *DecodeOpXOR_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28126 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28130 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 28137 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28140 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28144 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28147 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 28151 "isa_tms320.tcc"
OpXOR_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 28155 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28159 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 28163 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 28166 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 28170 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 28173 "isa_tms320.tcc"
)
{
#line 1856 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (dst_name != NULL)
		return false;

		os << "XOR @0x" << hex << direct << dec << ", " << dst_name;

		return true;
	}
#line 28187 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 28193 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28196 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28200 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28203 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28208 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28212 "isa_tms320.tcc"
> *DecodeOpXOR_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28218 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28222 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 28229 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28232 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28236 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28239 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 28243 "isa_tms320.tcc"
OpXOR_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 28247 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28251 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 28255 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 28258 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 28262 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 28265 "isa_tms320.tcc"
)
{
#line 1867 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		string disasm_src_indir;
		const char *dst_name = REG_NAME[dst];

		if (!dst_name || !cpu.DisasmIndir(disasm_src_indir, mod, ar, disp))
		return false;

		os << "XOR " << " " << disasm_src_indir << ", " << dst_name;
		return true;
	}
#line 28279 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 28285 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28288 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28292 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28295 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28300 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28304 "isa_tms320.tcc"
> *DecodeOpXOR_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28310 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28314 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 28321 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28324 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28328 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28331 "isa_tms320.tcc"
>
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
bool
#line 28335 "isa_tms320.tcc"
OpXOR_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 28339 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28343 "isa_tms320.tcc"
>::disasm(
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
CPU<CONFIG, DEBUG> &
#line 28347 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
cpu
#line 28350 "isa_tms320.tcc"
,
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
std::ostream &
#line 28354 "isa_tms320.tcc"
#line 40 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/actions_dec.isa"
os
#line 28357 "isa_tms320.tcc"
)
{
#line 1878 "/Users/gracia/Developer/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/tms320/isa/2op.isa"
	{
		const char *dst_name = REG_NAME[dst];

		if (!dst_name)
		return false;

		os << "XOR " << imm << ", " << dst_name;
		return true;
	}
#line 28370 "isa_tms320.tcc"
}

template <
#line 45 "isa/tms320.isa"
class
#line 28376 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28379 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28383 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28386 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28391 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28395 "isa_tms320.tcc"
> *DecodeOpXOR_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28401 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28405 "isa_tms320.tcc"
	>(code, addr);
}

/* end of XOR (bitwise-exclusive OR)
**********************************************************/
/*
*  Copyright (c) 2009,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*          Gilles Mouchard (gilles.mouchard@cea.fr)
*/
/* List of 3 operands operations:
* - ADDC3        add with carry
* - ADDF3        add floating-point values
* - ADDI3        add integers
* - AND3         bitwise-logical AND
* - ANDN3        bitwise-logical AND with complement
* - ASH3         arithmetic shift
* - CMPF3        compare floating-point values
* - CMPI3        compare integers
* - LSH3         logical shift
* - MPYF3        multiply floating-point values
* - MPYI3        multiply integers
* - OR3          bitwise-logical OR
* - SUBB3        subtract integers with borrow
* - SUBF3        subtract floating-point values
* - SUBI3        subtract integers
* - TSTB3        test bit fields
* - XOR3         bitwise-exclusive OR
*/
/**********************************************************
* ADDC3 (add with carry)
* op ADDC3(0b001[3]:0b000000[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 28472 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28475 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28479 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28482 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28487 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28491 "isa_tms320.tcc"
> *DecodeOpADDC3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDC3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28497 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28501 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28509 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28512 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28516 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28519 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28524 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28528 "isa_tms320.tcc"
> *DecodeOpADDC3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDC3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28534 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28538 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28546 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28549 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28553 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28556 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28561 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28565 "isa_tms320.tcc"
> *DecodeOpADDC3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDC3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28571 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28575 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28583 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28586 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28590 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28593 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28598 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28602 "isa_tms320.tcc"
> *DecodeOpADDC3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDC3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28608 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28612 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ADDC3 (add with carry)
**********************************************************/
/**********************************************************
* ADDF3 (add floating-point values)
* op ADDF3(0b001[3]:0b000001[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 28626 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28629 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28633 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28636 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28641 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28645 "isa_tms320.tcc"
> *DecodeOpADDF3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDF3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28651 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28655 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28663 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28666 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28670 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28673 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28678 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28682 "isa_tms320.tcc"
> *DecodeOpADDF3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDF3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28688 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28692 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28700 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28703 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28707 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28710 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28715 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28719 "isa_tms320.tcc"
> *DecodeOpADDF3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDF3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28725 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28729 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28737 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28740 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28744 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28747 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28752 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28756 "isa_tms320.tcc"
> *DecodeOpADDF3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDF3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28762 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28766 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ADDF3 (add floating-point values)
**********************************************************/
/**********************************************************
* ADDI3 (add integers)
* op ADDI3(0b001[3]:0b000010[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 28780 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28783 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28787 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28790 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28795 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28799 "isa_tms320.tcc"
> *DecodeOpADDI3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDI3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28805 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28809 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28817 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28820 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28824 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28827 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28832 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28836 "isa_tms320.tcc"
> *DecodeOpADDI3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDI3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28842 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28846 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28854 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28857 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28861 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28864 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28869 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28873 "isa_tms320.tcc"
> *DecodeOpADDI3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDI3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28879 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28883 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28891 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28894 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28898 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28901 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28906 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28910 "isa_tms320.tcc"
> *DecodeOpADDI3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpADDI3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28916 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28920 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ADDI3 (add integers)
**********************************************************/
/**********************************************************
* AND3 (bitwise-logical AND)
* op AND3(0b001[3]:0b000011[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 28934 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28937 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28941 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28944 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28949 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28953 "isa_tms320.tcc"
> *DecodeOpAND3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAND3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28959 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 28963 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 28971 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 28974 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 28978 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 28981 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 28986 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 28990 "isa_tms320.tcc"
> *DecodeOpAND3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAND3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 28996 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29000 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29008 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29011 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29015 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29018 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29023 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29027 "isa_tms320.tcc"
> *DecodeOpAND3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAND3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29033 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29037 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29045 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29048 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29052 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29055 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29060 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29064 "isa_tms320.tcc"
> *DecodeOpAND3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAND3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29070 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29074 "isa_tms320.tcc"
	>(code, addr);
}

/* end of AND3 (bitwise-logical AND)
**********************************************************/
/**********************************************************
* ANDN3 (bitwise-logical AND with complement)
* op ANDN3(0b001[3]:0b000100[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 29088 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29091 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29095 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29098 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29103 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29107 "isa_tms320.tcc"
> *DecodeOpANDN3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpANDN3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29113 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29117 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29125 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29128 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29132 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29135 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29140 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29144 "isa_tms320.tcc"
> *DecodeOpANDN3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpANDN3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29150 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29154 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29162 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29165 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29169 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29172 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29177 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29181 "isa_tms320.tcc"
> *DecodeOpANDN3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpANDN3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29187 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29191 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29199 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29202 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29206 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29209 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29214 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29218 "isa_tms320.tcc"
> *DecodeOpANDN3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpANDN3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29224 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29228 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ANDN3 (bitwise-logical AND with complement)
**********************************************************/
/**********************************************************
* ASH3 (arithmetic shift)
* op ASH3(0b001[3]:0b000101[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 29242 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29245 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29249 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29252 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29257 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29261 "isa_tms320.tcc"
> *DecodeOpASH3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpASH3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29267 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29271 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29279 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29282 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29286 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29289 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29294 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29298 "isa_tms320.tcc"
> *DecodeOpASH3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpASH3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29304 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29308 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29316 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29319 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29323 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29326 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29331 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29335 "isa_tms320.tcc"
> *DecodeOpASH3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpASH3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29341 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29345 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29353 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29356 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29360 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29363 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29368 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29372 "isa_tms320.tcc"
> *DecodeOpASH3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpASH3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29378 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29382 "isa_tms320.tcc"
	>(code, addr);
}

/* end of ASH3 (arithmetic shift)
**********************************************************/
/**********************************************************
* CMPF3 (compare floating-point values)
* op CMPF3(0b001[3]:0b000110[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 29396 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29399 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29403 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29406 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29411 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29415 "isa_tms320.tcc"
> *DecodeOpCMPF3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPF3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29421 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29425 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29433 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29436 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29440 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29443 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29448 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29452 "isa_tms320.tcc"
> *DecodeOpCMPF3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPF3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29458 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29462 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29470 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29473 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29477 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29480 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29485 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29489 "isa_tms320.tcc"
> *DecodeOpCMPF3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPF3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29495 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29499 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29507 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29510 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29514 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29517 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29522 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29526 "isa_tms320.tcc"
> *DecodeOpCMPF3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPF3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29532 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29536 "isa_tms320.tcc"
	>(code, addr);
}

/* end of CMPF3 (compare floating-point values)
**********************************************************/
/**********************************************************
* CMPI3 (compare integers)
* op CMPI3(0b001[3]:0b000111[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 29550 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29553 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29557 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29560 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29565 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29569 "isa_tms320.tcc"
> *DecodeOpCMPI3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPI3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29575 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29579 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29587 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29590 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29594 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29597 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29602 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29606 "isa_tms320.tcc"
> *DecodeOpCMPI3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPI3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29612 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29616 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29624 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29627 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29631 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29634 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29639 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29643 "isa_tms320.tcc"
> *DecodeOpCMPI3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPI3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29649 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29653 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29661 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29664 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29668 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29671 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29676 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29680 "isa_tms320.tcc"
> *DecodeOpCMPI3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCMPI3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29686 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29690 "isa_tms320.tcc"
	>(code, addr);
}

/* end of CMPI3 (compare integers)
**********************************************************/
/**********************************************************
* LSH3 (logical shift)
* op LSH3(0b001[3]:0b001000[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 29704 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29707 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29711 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29714 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29719 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29723 "isa_tms320.tcc"
> *DecodeOpLSH3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29729 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29733 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29741 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29744 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29748 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29751 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29756 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29760 "isa_tms320.tcc"
> *DecodeOpLSH3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29766 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29770 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29778 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29781 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29785 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29788 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29793 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29797 "isa_tms320.tcc"
> *DecodeOpLSH3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29803 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29807 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29815 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29818 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29822 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29825 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29830 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29834 "isa_tms320.tcc"
> *DecodeOpLSH3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29840 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29844 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LSH3 (logical shift)
**********************************************************/
/**********************************************************
* MPYF3 (multiply floating-point values)
* op MPYF3(0b001[3]:0b001001[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 29858 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29861 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29865 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29868 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29873 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29877 "isa_tms320.tcc"
> *DecodeOpMPYF3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29883 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29887 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29895 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29898 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29902 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29905 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29910 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29914 "isa_tms320.tcc"
> *DecodeOpMPYF3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29920 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29924 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29932 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29935 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29939 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29942 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29947 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29951 "isa_tms320.tcc"
> *DecodeOpMPYF3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29957 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29961 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 29969 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 29972 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 29976 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 29979 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 29984 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 29988 "isa_tms320.tcc"
> *DecodeOpMPYF3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 29994 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 29998 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYF3 (multiply floating-point values)
**********************************************************/
/**********************************************************
* MPYI3 (multiply integers)
* op MPYI3(0b001[3]:0b001010[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 30012 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30015 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30019 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30022 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30027 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30031 "isa_tms320.tcc"
> *DecodeOpMPYI3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30037 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30041 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30049 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30052 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30056 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30059 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30064 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30068 "isa_tms320.tcc"
> *DecodeOpMPYI3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30074 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30078 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30086 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30089 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30093 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30096 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30101 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30105 "isa_tms320.tcc"
> *DecodeOpMPYI3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30111 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30115 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30123 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30126 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30130 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30133 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30138 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30142 "isa_tms320.tcc"
> *DecodeOpMPYI3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30148 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30152 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYI3 (multiply integers)
**********************************************************/
/**********************************************************
* OR3 (bitwise-logical OR)
* op OR3(0b001[3]:0b001011[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 30166 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30169 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30173 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30176 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30181 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30185 "isa_tms320.tcc"
> *DecodeOpOR3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30191 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30195 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30203 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30206 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30210 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30213 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30218 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30222 "isa_tms320.tcc"
> *DecodeOpOR3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30228 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30232 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30240 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30243 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30247 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30250 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30255 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30259 "isa_tms320.tcc"
> *DecodeOpOR3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30265 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30269 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30277 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30280 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30284 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30287 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30292 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30296 "isa_tms320.tcc"
> *DecodeOpOR3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30302 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30306 "isa_tms320.tcc"
	>(code, addr);
}

/* end of OR3 (bitwise-logical OR)
**********************************************************/
/**********************************************************
* SUBB3 (subtract integers with borrow)
* op SUBB3(0b001[3]:0b001100[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 30320 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30323 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30327 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30330 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30335 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30339 "isa_tms320.tcc"
> *DecodeOpSUBB3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBB3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30345 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30349 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30357 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30360 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30364 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30367 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30372 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30376 "isa_tms320.tcc"
> *DecodeOpSUBB3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBB3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30382 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30386 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30394 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30397 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30401 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30404 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30409 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30413 "isa_tms320.tcc"
> *DecodeOpSUBB3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBB3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30419 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30423 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30431 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30434 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30438 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30441 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30446 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30450 "isa_tms320.tcc"
> *DecodeOpSUBB3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBB3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30456 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30460 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBB3 (subtract integers with borrow)
**********************************************************/
/**********************************************************
* SUBF3 (subtract floating-point values)
* op SUBF3(0b001[3]:0b001101[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 30474 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30477 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30481 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30484 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30489 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30493 "isa_tms320.tcc"
> *DecodeOpSUBF3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30499 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30503 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30511 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30514 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30518 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30521 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30526 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30530 "isa_tms320.tcc"
> *DecodeOpSUBF3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30536 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30540 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30548 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30551 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30555 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30558 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30563 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30567 "isa_tms320.tcc"
> *DecodeOpSUBF3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30573 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30577 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30585 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30588 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30592 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30595 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30600 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30604 "isa_tms320.tcc"
> *DecodeOpSUBF3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30610 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30614 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBF3 (subtract floating-point values)
**********************************************************/
/**********************************************************
* SUBI3 (subtract integers)
* op SUBI3(0b001[3]:0b001110[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 30628 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30631 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30635 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30638 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30643 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30647 "isa_tms320.tcc"
> *DecodeOpSUBI3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30653 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30657 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30665 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30668 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30672 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30675 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30680 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30684 "isa_tms320.tcc"
> *DecodeOpSUBI3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30690 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30694 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30702 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30705 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30709 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30712 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30717 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30721 "isa_tms320.tcc"
> *DecodeOpSUBI3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30727 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30731 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30739 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30742 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30746 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30749 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30754 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30758 "isa_tms320.tcc"
> *DecodeOpSUBI3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30764 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30768 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBI3 (subtract integers)
**********************************************************/
/**********************************************************
* TSTB3 (test bit fields)
* op TSTB3(0b001[3]:0b001111[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 30782 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30785 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30789 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30792 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30797 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30801 "isa_tms320.tcc"
> *DecodeOpTSTB3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTSTB3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30807 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30811 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30819 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30822 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30826 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30829 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30834 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30838 "isa_tms320.tcc"
> *DecodeOpTSTB3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTSTB3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30844 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30848 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30856 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30859 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30863 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30866 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30871 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30875 "isa_tms320.tcc"
> *DecodeOpTSTB3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTSTB3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30881 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30885 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30893 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30896 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30900 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30903 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30908 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30912 "isa_tms320.tcc"
> *DecodeOpTSTB3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTSTB3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30918 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30922 "isa_tms320.tcc"
	>(code, addr);
}

/* end of TSTB3 (test bit fields)
**********************************************************/
/**********************************************************
* XOR3 (bitwise-exclusive OR)
* op XOR3(0b001[3]:0b010000[6]:t[2]:dst[5]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 30936 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30939 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30943 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30946 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30951 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30955 "isa_tms320.tcc"
> *DecodeOpXOR3_reg_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30961 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 30965 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 30973 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 30976 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 30980 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 30983 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 30988 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 30992 "isa_tms320.tcc"
> *DecodeOpXOR3_indir_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 30998 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31002 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31010 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31013 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31017 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31020 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31025 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31029 "isa_tms320.tcc"
> *DecodeOpXOR3_reg_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31035 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31039 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31047 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31050 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31054 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31057 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31062 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31066 "isa_tms320.tcc"
> *DecodeOpXOR3_indir_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31072 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31076 "isa_tms320.tcc"
	>(code, addr);
}

/* end of XOR3 (bitwise-exclusive OR)
**********************************************************/
/*
*  Copyright (c) 2009,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*          Gilles Mouchard (gilles.mouchard@cea.fr)
*/
/* List of program-control operations:
* - Bcond        branch conditionally (standard)
* - BcondD       branch conditionally (delayed)
* - BR           branch unconditionally (standard)
* - BRD          branch unconditionally (delayed)
* - CALL         call subroutine
* - CALLcond     call subroutine conditionally
* - DBcond       decrement and branch conditionally (standard)
* - DBcondD      decrement and branch conditionally (delayed)
* - IACK         interrupt acknowledge
* - IDLE         idle until interrupt
* - NOP          no operation
* - RETIcond     return from interrupt conditionally
* - RETScond     return form subroutine conditionally
* - RPTB         repeat block of instructions
* - RPTS         repeat single instruction
* - SWI          software interrupt
* - TRAPcond     trap conditionally
*/
/**********************************************************
* Bcond (branch conditionally (standard))
* op Bcond(0b011010[6]:b[1]:0b000[3]:0b0[1]:cond[5]:reg_or_disp[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31143 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31146 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31150 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31153 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31158 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31162 "isa_tms320.tcc"
> *DecodeOpBcond_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31168 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31172 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31180 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31183 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31187 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31190 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31195 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31199 "isa_tms320.tcc"
> *DecodeOpBcond_disp(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBcond_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31205 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31209 "isa_tms320.tcc"
	>(code, addr);
}

/* end of Bcond (branch conditionally (standard))
**********************************************************/
/**********************************************************
* BcondD (branch conditionally (delayed))
* op BcondD(0b011010[6]:b[1]:0b000[3]:0b1[1]:cond[5]:reg_or_disp[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31223 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31226 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31230 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31233 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31238 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31242 "isa_tms320.tcc"
> *DecodeOpBcondD_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBcondD_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31248 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31252 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31260 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31263 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31267 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31270 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31275 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31279 "isa_tms320.tcc"
> *DecodeOpBcondD_disp(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBcondD_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31285 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31289 "isa_tms320.tcc"
	>(code, addr);
}

/* end of BcondD (branch conditionally (delayed))
**********************************************************/
/**********************************************************
* BR (branch unconditionally (standard))
* op BR(0b0110000[7]:0b0[1]:src[24])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31303 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31306 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31310 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31313 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31318 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31322 "isa_tms320.tcc"
> *DecodeOpBR(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBR<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31328 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31332 "isa_tms320.tcc"
	>(code, addr);
}

/* end of BR (branch unconditionally (standard))
**********************************************************/
/**********************************************************
* BRD (branch unconditionally (delayed))
* op BRD(0b0110000[7]:0b1[1]:src[24])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31346 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31349 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31353 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31356 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31361 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31365 "isa_tms320.tcc"
> *DecodeOpBRD(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBRD<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31371 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31375 "isa_tms320.tcc"
	>(code, addr);
}

/* end of BRD (branch unconditionally (delayed))
**********************************************************/
/**********************************************************
* CALL (call subroutine)
* op CALL(0b0110001[7]:0b0[1]:src[24])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31389 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31392 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31396 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31399 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31404 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31408 "isa_tms320.tcc"
> *DecodeOpCALL(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCALL<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31414 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31418 "isa_tms320.tcc"
	>(code, addr);
}

/* end of CALL (call subroutine)
**********************************************************/
/**********************************************************
* CALLcond (call subroutine conditionally)
* op CALLcond(0b011100[6]:b[1]:0b0000[4]:cond[5]:reg_or_disp[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31432 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31435 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31439 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31442 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31447 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31451 "isa_tms320.tcc"
> *DecodeOpCALLcond_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCALLcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31457 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31461 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31469 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31472 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31476 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31479 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31484 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31488 "isa_tms320.tcc"
> *DecodeOpCALLcond_disp(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCALLcond_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31494 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31498 "isa_tms320.tcc"
	>(code, addr);
}

/* end of CALLcond (call subroutine conditionally)
**********************************************************/
/**********************************************************
* DBcond (decrement and branch conditionally (standard))
* op DBcond(0b011011[6]:b[1]:ar[3]:0b0[1]:cond[5]:reg_or_disp[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31512 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31515 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31519 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31522 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31527 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31531 "isa_tms320.tcc"
> *DecodeOpDBcond_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpDBcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31537 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31541 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31549 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31552 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31556 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31559 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31564 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31568 "isa_tms320.tcc"
> *DecodeOpDBcond_disp(CodeType code, typename CONFIG::address_t addr)
{
	return new OpDBcond_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31574 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31578 "isa_tms320.tcc"
	>(code, addr);
}

/* end of DBcond (decrement and branch conditionally (standard))
**********************************************************/
/**********************************************************
* DBcondD (decrement and branch conditionally (delayed))
* op DBcondD(0b011011[6]:b[1]:ar[3]:0b1[1]:cond[5]:reg_or_disp[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31592 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31595 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31599 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31602 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31607 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31611 "isa_tms320.tcc"
> *DecodeOpDBcondD_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpDBcondD_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31617 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31621 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31629 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31632 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31636 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31639 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31644 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31648 "isa_tms320.tcc"
> *DecodeOpDBcondD_disp(CodeType code, typename CONFIG::address_t addr)
{
	return new OpDBcondD_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31654 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31658 "isa_tms320.tcc"
	>(code, addr);
}

/* end of DBcondD (decrement and branch conditionally (delayed))
**********************************************************/
/**********************************************************
* IACK (interrupt acknowledge)
* op IACK(0b000[3]:0b110110[6]:g[2]:0b00000[5]:src[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31672 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31675 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31679 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31682 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31687 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31691 "isa_tms320.tcc"
> *DecodeOpIACK_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpIACK_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31697 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31701 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31709 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31712 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31716 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31719 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31724 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31728 "isa_tms320.tcc"
> *DecodeOpIACK_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpIACK_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31734 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31738 "isa_tms320.tcc"
	>(code, addr);
}

/* end of IACK (interrupt acknowledge)
**********************************************************/
/**********************************************************
* IDLE (idle until interrupt)
* op IDLE(0b000[3]:0b001100[6]:0[23])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31752 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31755 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31759 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31762 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31767 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31771 "isa_tms320.tcc"
> *DecodeOpIDLE(CodeType code, typename CONFIG::address_t addr)
{
	return new OpIDLE<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31777 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31781 "isa_tms320.tcc"
	>(code, addr);
}

/* end of IDLE (idle until interrupt)
**********************************************************/
/**********************************************************
* NOP (no operation)
* op NOP(0b000[3]:0b011001[6]:g[2]:0b00000[5]:src[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31795 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31798 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31802 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31805 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31810 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31814 "isa_tms320.tcc"
> *DecodeOpNOP_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNOP_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31820 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31824 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 31832 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31835 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31839 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31842 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31847 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31851 "isa_tms320.tcc"
> *DecodeOpNOP_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNOP_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31857 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31861 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NOP (no operation)
**********************************************************/
/**********************************************************
* RETIcond (return from interrupt conditionally)
* op RETIcond(0b01111[5]:0b0000[4]:0b00[2]:cond[5]:0[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31875 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31878 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31882 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31885 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31890 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31894 "isa_tms320.tcc"
> *DecodeOpRETIcond(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRETIcond<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31900 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31904 "isa_tms320.tcc"
	>(code, addr);
}

/* end of RETIcond (return from interrupt conditionally)
**********************************************************/
/**********************************************************
* RETScond (return form subroutine conditionally)
* op RETScond(0b01111[5]:0b0001[4]:0b00[2]:cond[5]:0[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31918 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31921 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31925 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31928 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31933 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31937 "isa_tms320.tcc"
> *DecodeOpRETScond(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRETScond<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31943 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31947 "isa_tms320.tcc"
	>(code, addr);
}

/* end of RETScond (return form subroutine conditionally)
**********************************************************/
/**********************************************************
* RPTB (repeat block of instructions)
* op RPTB(0b01100100[8]:src[24])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 31961 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 31964 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 31968 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 31971 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 31976 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 31980 "isa_tms320.tcc"
> *DecodeOpRPTB(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRPTB<
#line 45 "isa/tms320.isa"
	CONFIG
#line 31986 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 31990 "isa_tms320.tcc"
	>(code, addr);
}

/* end of RPTB (repeat block of instructions)
**********************************************************/
/**********************************************************
* RPTS (repeat single instruction)
* op RPTS(0b000[3]:0b100111[6]:g[2]:0b11011[5]:src[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32004 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32007 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32011 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32014 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32019 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32023 "isa_tms320.tcc"
> *DecodeOpRPTS_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRPTS_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32029 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32033 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32041 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32044 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32048 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32051 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32056 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32060 "isa_tms320.tcc"
> *DecodeOpRPTS_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRPTS_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32066 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32070 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32078 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32081 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32085 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32088 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32093 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32097 "isa_tms320.tcc"
> *DecodeOpRPTS_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRPTS_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32103 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32107 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32115 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32118 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32122 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32125 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32130 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32134 "isa_tms320.tcc"
> *DecodeOpRPTS_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRPTS_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32140 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32144 "isa_tms320.tcc"
	>(code, addr);
}

/* end of RPTS (repeat single instruction)
**********************************************************/
/**********************************************************
* SWI (software interrupt)
* op SWI(0b0110011[7]:0b0000[4]:0[21])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32158 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32161 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32165 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32168 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32173 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32177 "isa_tms320.tcc"
> *DecodeOpSWI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSWI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32183 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32187 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SWI (software interrupt)
**********************************************************/
/**********************************************************
* TRAPcond (trap conditionally)
* op TRAPcond(0b0111010[7]:0b0000[4]:cond[5]:0b01[11]:n[5])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32201 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32204 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32208 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32211 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32216 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32220 "isa_tms320.tcc"
> *DecodeOpTRAPcond(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTRAPcond<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32226 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32230 "isa_tms320.tcc"
	>(code, addr);
}

/* end of TRAPcond (trap conditionally)
**********************************************************/
/*
*  Copyright (c) 2009,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*          Gilles Mouchard (gilles.mouchard@cea.fr)
*/
/* List of low-power control operations:
* - IDLE2        low-power idle
* - LOPOWER      divide clock by 16
* - MAXSPEED     restore clock to regular speed
*/
/**********************************************************
* IDLE2 (low-power idle)
* op IDLE2(0b000[3]:0b001100[6]:0b001[23])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32283 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32286 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32290 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32293 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32298 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32302 "isa_tms320.tcc"
> *DecodeOpIDLE2(CodeType code, typename CONFIG::address_t addr)
{
	return new OpIDLE2<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32308 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32312 "isa_tms320.tcc"
	>(code, addr);
}

/* end of IDLE2 (low-power idle)
**********************************************************/
/**********************************************************
* LOPOWER (divide clock by 16)
* op LOPOWER(0b000[3]:0b100001[6]:0b001[23])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32326 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32329 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32333 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32336 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32341 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32345 "isa_tms320.tcc"
> *DecodeOpLOPOWER(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLOPOWER<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32351 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32355 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LOPOWER (divide clock by 16)
**********************************************************/
/**********************************************************
* MAXSPEED (restore clock to regular speed)
* op MAXSPEED(0b000[3]:0b100001[6]:0[23])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32369 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32372 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32376 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32379 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32384 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32388 "isa_tms320.tcc"
> *DecodeOpMAXSPEED(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMAXSPEED<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32394 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32398 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MAXSPEED (restore clock to regular speed)
**********************************************************/
/*
*  Copyright (c) 2009,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*          Gilles Mouchard (gilles.mouchard@cea.fr)
*/
/* List of interlocked-operations:
* - LDFI         load floating-point value, interlocked
* - LDII         load integer, interlocked
* - SIGI         signal, interlocked
* - STFI         store floating-point value, interlocked
* - STII         store integer, interflocked
*/
/**********************************************************
* LDFI (load floating-point value, interlocked)
* op LDFI(0b000[3]:0b001111[6]:g[2]:dst[5]:src[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32453 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32456 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32460 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32463 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32468 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32472 "isa_tms320.tcc"
> *DecodeOpLDFI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDFI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32478 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32482 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32490 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32493 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32497 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32500 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32505 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32509 "isa_tms320.tcc"
> *DecodeOpLDFI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDFI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32515 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32519 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDFI (load floating-point value, interlocked)
**********************************************************/
/**********************************************************
* LDII (load integer, interlocked)
* op LDII(0b000[3]:0b010001[6]:g[2]:dst[5]:src[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32533 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32536 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32540 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32543 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32548 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32552 "isa_tms320.tcc"
> *DecodeOpLDII_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDII_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32558 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32562 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32570 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32573 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32577 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32580 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32585 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32589 "isa_tms320.tcc"
> *DecodeOpLDII_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDII_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32595 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32599 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDII (load integer, interlocked)
**********************************************************/
/**********************************************************
* SIGI (signal, interlocked)
* op SIGI(0b000[3]:0b101100[6]:0b00[2]:0[21])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32613 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32616 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32620 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32623 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32628 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32632 "isa_tms320.tcc"
> *DecodeOpSIGI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSIGI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32638 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32642 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SIGI (signal, interlocked)
**********************************************************/
/**********************************************************
* STFI (store floating-point value, interlocked)
* op STFI(0b000[3]:0b101001[6]:g[2]:src[5]:dst[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32656 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32659 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32663 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32666 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32671 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32675 "isa_tms320.tcc"
> *DecodeOpSTFI_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTFI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32681 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32685 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32693 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32696 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32700 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32703 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32708 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32712 "isa_tms320.tcc"
> *DecodeOpSTFI_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTFI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32718 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32722 "isa_tms320.tcc"
	>(code, addr);
}

/* end of STFI (store floating-point value, interlocked)
**********************************************************/
/**********************************************************
* STII (store integer, interflocked)
* op STII(0b000[3]:0b101011[6]:g[2]:src[5]:dst[16])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32736 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32739 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32743 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32746 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32751 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32755 "isa_tms320.tcc"
> *DecodeOpSTII_dir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTII_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32761 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32765 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32773 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32776 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32780 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32783 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32788 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32792 "isa_tms320.tcc"
> *DecodeOpSTII_indir(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTII_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32798 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32802 "isa_tms320.tcc"
	>(code, addr);
}

/* end of STII (store integer, interflocked)
**********************************************************/
/*
*  Copyright (c) 2009,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*          Gilles Mouchard (gilles.mouchard@cea.fr)
*/
/* List of parallel operations:
* - FLOAT || STF		convert integer to floating-point value and store floating-point value
* - LDF || STF			load floating-point value and store floating-point value
* - LDI || STI			load integer and store integer
* - LSH3 || STI		logical shift and store integer
* - MPYF3 || STF       multiply floating-point values and store floating-point value
* - MPYI3 || STI		multiply integer and store integer
* - NEGF || STF		negate floating-point value and store floating-point value
* - NEGI || STI		negate integer and store integer
* - NOT || STI			complement value and store integer
* - OR3 || STI			bitwise-logical OR value and store integer
* - STF || STF			store floating-point values
* - STI || STI			sotre integers
* - SUBF3 || STF		subtract floating-point value and store floating-point value
* - SUBI3 || STI		subtract integer and store integer
* - XOR3 || STI		bitwise-exclusive OR values and store integer
* - LDF || LDF			load floating-point value
* - LDI || LDI			load integer
* - MPYF3 || ADDF3		multiply and add floating-point value
* - MPYF3 || SUBF3		multiply and subtract floating-point value
* - MPYI3 || ADDI3		multiply and add integer
* - MPYI3 || SUBI3		multiply and subtract integer
*/
/**********************************************************
* FLOAT || STF (convert integer to floating-point value and store floating-point value)
* op FLOAT_STF(0b11[2]:0b01011[5]:dst1[3]:0b000[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32873 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32876 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32880 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32883 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32888 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32892 "isa_tms320.tcc"
> *DecodeOpFLOAT_STF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFLOAT_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32898 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32902 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32910 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32913 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32917 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32920 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32925 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32929 "isa_tms320.tcc"
> *DecodeOpFLOAT_STF_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpFLOAT_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32935 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32939 "isa_tms320.tcc"
	>(code, addr);
}

/* end of FLOAT || STF (convert integer to floating-point value and store floating-point value)
**********************************************************/
/**********************************************************
* LDF || STF (load floating-point value and store floating-point value)
* op LDF_STF(0b11[2]:0b01100[5]:dst1[3]:0b000[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 32953 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32956 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32960 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 32963 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 32968 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 32972 "isa_tms320.tcc"
> *DecodeOpLDF_STF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDF_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 32978 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 32982 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 32990 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 32993 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 32997 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33000 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33005 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33009 "isa_tms320.tcc"
> *DecodeOpLDF_STF_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDF_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33015 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33019 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDF || STF (load floating-point value and store floating-point value)
**********************************************************/
/**********************************************************
* LDI || STI (load integer and store integer)
* op LDI_STI(0b11[2]:0b01101[5]:dst1[3]:0b000[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33033 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33036 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33040 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33043 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33048 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33052 "isa_tms320.tcc"
> *DecodeOpLDI_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDI_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33058 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33062 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33070 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33073 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33077 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33080 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33085 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33089 "isa_tms320.tcc"
> *DecodeOpLDI_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDI_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33095 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33099 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDI || STI (load integer and store integer)
**********************************************************/
/**********************************************************
* LSH3 || STI (logical shift and store integer)
* op LSH3_STI(0b11[2]:0b01110[5]:dst1[3]:count[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33113 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33116 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33120 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33123 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33128 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33132 "isa_tms320.tcc"
> *DecodeOpLSH3_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33138 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33142 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33150 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33153 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33157 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33160 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33165 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33169 "isa_tms320.tcc"
> *DecodeOpLSH3_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLSH3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33175 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33179 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LSH3 || STI (logical shift and store integer)
**********************************************************/
/**********************************************************
* MPYF3 || STF (multiply floating-point values and store floating-point value)
* op MPYF3_STF(0b11[2]:0b01111[5]:dst1[3]:src1[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33193 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33196 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33200 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33203 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33208 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33212 "isa_tms320.tcc"
> *DecodeOpMPYF3_STF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33218 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33222 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33230 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33233 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33237 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33240 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33245 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33249 "isa_tms320.tcc"
> *DecodeOpMPYF3_STF_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33255 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33259 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYF3 || STF (multiply floating-point values and store floating-point value)
**********************************************************/
/**********************************************************
* MPYI3 || STI (multiply integer and store integer)
* op MPYI3_STI(0b11[2]:0b10000[5]:dst1[3]:src1[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33273 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33276 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33280 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33283 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33288 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33292 "isa_tms320.tcc"
> *DecodeOpMPYI3_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33298 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33302 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33310 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33313 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33317 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33320 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33325 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33329 "isa_tms320.tcc"
> *DecodeOpMPYI3_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33335 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33339 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYI3 || STI (multiply integer and store integer)
**********************************************************/
/**********************************************************
* NEGF || STF (negate floating-point value and store floating-point value)
* op NEGF_STF(0b11[2]:0b10001[5]:dst1[3]:0b000[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33353 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33356 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33360 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33363 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33368 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33372 "isa_tms320.tcc"
> *DecodeOpNEGF_STF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGF_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33378 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33382 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33390 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33393 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33397 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33400 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33405 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33409 "isa_tms320.tcc"
> *DecodeOpNEGF_STF_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGF_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33415 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33419 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NEGF || STF (negate floating-point value and store floating-point value)
**********************************************************/
/**********************************************************
* NEGI || STI (negate integer and store integer)
* op NEGI_STI(0b11[2]:0b10010[5]:dst1[3]:0b000[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33433 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33436 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33440 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33443 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33448 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33452 "isa_tms320.tcc"
> *DecodeOpNEGI_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGI_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33458 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33462 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33470 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33473 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33477 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33480 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33485 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33489 "isa_tms320.tcc"
> *DecodeOpNEGI_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNEGI_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33495 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33499 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NEGI || STI (negate integer and store integer)
**********************************************************/
/**********************************************************
* NOT || STI (complement value and store integer)
* op NOT_STI(0b11[2]:0b10011[5]:dst1[3]:0b000[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33513 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33516 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33520 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33523 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33528 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33532 "isa_tms320.tcc"
> *DecodeOpNOT_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNOT_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33538 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33542 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33550 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33553 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33557 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33560 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33565 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33569 "isa_tms320.tcc"
> *DecodeOpNOT_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpNOT_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33575 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33579 "isa_tms320.tcc"
	>(code, addr);
}

/* end of NOT || STI (complement value and store integer)
**********************************************************/
/**********************************************************
* OR3 || STI (bitwise-logical OR value and store integer)
* op OR3_STI(0b11[2]:0b10100[5]:dst1[3]:src1[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33593 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33596 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33600 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33603 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33608 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33612 "isa_tms320.tcc"
> *DecodeOpOR3_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33618 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33622 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33630 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33633 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33637 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33640 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33645 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33649 "isa_tms320.tcc"
> *DecodeOpOR3_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOR3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33655 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33659 "isa_tms320.tcc"
	>(code, addr);
}

/* end of OR3 || STI (bitwise-logical OR value and store integer)
**********************************************************/
/**********************************************************
* STF || STF (store floating-point values)
* op STF_STF(0b11[2]:0b00000[5]:src2[3]:0b000[3]:src1[3]:dst1[8]:dst2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33673 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33676 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33680 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33683 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33688 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33692 "isa_tms320.tcc"
> *DecodeOpSTF_STF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTF_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33698 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33702 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33710 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33713 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33717 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33720 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33725 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33729 "isa_tms320.tcc"
> *DecodeOpSTF_STF_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTF_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33735 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33739 "isa_tms320.tcc"
	>(code, addr);
}

/* end of STF || STF (store floating-point values)
**********************************************************/
/**********************************************************
* STI || STI (sotre integers)
* op STI_STI(0b11[2]:0b00001[5]:src2[3]:0b000[3]:src1[3]:dst1[8]:dst2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33753 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33756 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33760 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33763 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33768 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33772 "isa_tms320.tcc"
> *DecodeOpSTI_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTI_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33778 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33782 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33790 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33793 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33797 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33800 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33805 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33809 "isa_tms320.tcc"
> *DecodeOpSTI_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSTI_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33815 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33819 "isa_tms320.tcc"
	>(code, addr);
}

/* end of STI || STI (sotre integers)
**********************************************************/
/**********************************************************
* SUBF3 || STF (subtract floating-point value and store floating-point value)
* op SUBF3_STF(0b11[2]:0b10101[5]:dst1[3]:src1[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33833 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33836 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33840 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33843 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33848 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33852 "isa_tms320.tcc"
> *DecodeOpSUBF3_STF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF3_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33858 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33862 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33870 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33873 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33877 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33880 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33885 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33889 "isa_tms320.tcc"
> *DecodeOpSUBF3_STF_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBF3_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33895 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33899 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBF3 || STF (subtract floating-point value and store floating-point value)
**********************************************************/
/**********************************************************
* SUBI3 || STI (subtract integer and store integer)
* op SUBI3_STI(0b11[2]:0b10110[5]:dst1[3]:src1[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33913 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33916 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33920 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33923 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33928 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33932 "isa_tms320.tcc"
> *DecodeOpSUBI3_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33938 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33942 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 33950 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33953 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 33957 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 33960 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 33965 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 33969 "isa_tms320.tcc"
> *DecodeOpSUBI3_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSUBI3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 33975 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 33979 "isa_tms320.tcc"
	>(code, addr);
}

/* end of SUBI3 || STI (subtract integer and store integer)
**********************************************************/
/**********************************************************
* XOR3 || STI (bitwise-exclusive OR values and store integer)
* op XOR3_STI(0b11[2]:0b10111[5]:dst1[3]:src1[3]:src3[3]:dst2[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 33993 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 33996 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34000 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34003 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34008 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34012 "isa_tms320.tcc"
> *DecodeOpXOR3_STI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34018 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34022 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 34030 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34033 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34037 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34040 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34045 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34049 "isa_tms320.tcc"
> *DecodeOpXOR3_STI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpXOR3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34055 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34059 "isa_tms320.tcc"
	>(code, addr);
}

/* end of XOR3 || STI (bitwise-exclusive OR values and store integer)
**********************************************************/
/**********************************************************
* LDF || LDF (load floating-point value)
* op LDF_LDF(0b11[2]:0b00010[5]:dst1[3]:dst2[3]:0b000[3]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 34073 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34076 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34080 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34083 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34088 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34092 "isa_tms320.tcc"
> *DecodeOpLDF_LDF(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDF_LDF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34098 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34102 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 34110 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34113 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34117 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34120 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34125 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34129 "isa_tms320.tcc"
> *DecodeOpLDF_LDF_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDF_LDF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34135 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34139 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDF || LDF (load floating-point value)
**********************************************************/
/**********************************************************
* LDI || LDI (load integer)
* op LDI_LDI(0b11[2]:0b00011[5]:dst1[3]:dst2[3]:0b000[3]:src1[8]:src2[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 34153 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34156 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34160 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34163 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34168 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34172 "isa_tms320.tcc"
> *DecodeOpLDI_LDI(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDI_LDI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34178 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34182 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 34190 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34193 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34197 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34200 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34205 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34209 "isa_tms320.tcc"
> *DecodeOpLDI_LDI_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLDI_LDI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34215 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34219 "isa_tms320.tcc"
	>(code, addr);
}

/* end of LDI || LDI (load integer)
**********************************************************/
/**********************************************************
* MPYF3 || ADDF3 (multiply and add floating-point value)
* op MPYF3_ADDF3(0b10[2]:0b0000[4]:p[2]:d1[1]:d2[1]:src1[3]:src2[3]:src3[8]:src4[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 34233 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34236 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34240 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34243 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34248 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34252 "isa_tms320.tcc"
> *DecodeOpMPYF3_ADDF3(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_ADDF3<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34258 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34262 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 34270 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34273 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34277 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34280 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34285 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34289 "isa_tms320.tcc"
> *DecodeOpMPYF3_ADDF3_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_ADDF3_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34295 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34299 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYF3 || ADDF3 (multiply and add floating-point value)
**********************************************************/
/**********************************************************
* MPYF3 || SUBF3 (multiply and subtract floating-point value)
* op MPYF3_SUBF3(0b10[2]:0b0001[4]:p[2]:d1[1]:d2[1]:src1[3]:src2[3]:src3[8]:src4[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 34313 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34316 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34320 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34323 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34328 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34332 "isa_tms320.tcc"
> *DecodeOpMPYF3_SUBF3(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_SUBF3<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34338 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34342 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 34350 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34353 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34357 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34360 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34365 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34369 "isa_tms320.tcc"
> *DecodeOpMPYF3_SUBF3_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYF3_SUBF3_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34375 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34379 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYF3 || SUBF3 (multiply and subtract floating-point value)
**********************************************************/
/**********************************************************
* MPYI3 || ADDI3 (multiply and add integer)
* op MPYI3_ADDI3(0b10[2]:0b0010[4]:p[2]:d1[1]:d2[1]:src1[3]:src2[3]:src3[8]:src4[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 34393 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34396 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34400 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34403 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34408 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34412 "isa_tms320.tcc"
> *DecodeOpMPYI3_ADDI3(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_ADDI3<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34418 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34422 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 34430 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34433 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34437 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34440 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34445 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34449 "isa_tms320.tcc"
> *DecodeOpMPYI3_ADDI3_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_ADDI3_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34455 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34459 "isa_tms320.tcc"
	>(code, addr);
}

/* end of MPYI3 || ADDI3 (multiply and add integer)
**********************************************************/
/**********************************************************
* MPYI3 || SUBI3 (multiply and subtract integer)
* op MPYI3_SUBI3(0b10[2]:0b0011[4]:p[2]:d1[1]:d2[1]:src1[3]:src2[3]:src3[8]:src4[8])
*/

template <
#line 45 "isa/tms320.isa"
class
#line 34473 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34476 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34480 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34483 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34488 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34492 "isa_tms320.tcc"
> *DecodeOpMPYI3_SUBI3(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_SUBI3<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34498 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34502 "isa_tms320.tcc"
	>(code, addr);
}


template <
#line 45 "isa/tms320.isa"
class
#line 34510 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34513 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34517 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34520 "isa_tms320.tcc"
>
static Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34525 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34529 "isa_tms320.tcc"
> *DecodeOpMPYI3_SUBI3_ext(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMPYI3_SUBI3_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 34535 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 34539 "isa_tms320.tcc"
	>(code, addr);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34546 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34549 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34553 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34556 "isa_tms320.tcc"
>
OpLDE_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 34561 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34565 "isa_tms320.tcc"
>::OpLDE_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34569 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34573 "isa_tms320.tcc"
>(code, addr, "LDE_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34583 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34586 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34590 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34593 "isa_tms320.tcc"
>
OpLDE_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 34598 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34602 "isa_tms320.tcc"
>::OpLDE_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34606 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34610 "isa_tms320.tcc"
>(code, addr, "LDE_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34620 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34623 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34627 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34630 "isa_tms320.tcc"
>
OpLDE_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 34635 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34639 "isa_tms320.tcc"
>::OpLDE_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34643 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34647 "isa_tms320.tcc"
>(code, addr, "LDE_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34659 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34662 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34666 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34669 "isa_tms320.tcc"
>
OpLDE_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 34674 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34678 "isa_tms320.tcc"
>::OpLDE_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34682 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34686 "isa_tms320.tcc"
>(code, addr, "LDE_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34696 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34699 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34703 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34706 "isa_tms320.tcc"
>
OpLDF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 34711 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34715 "isa_tms320.tcc"
>::OpLDF_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34719 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34723 "isa_tms320.tcc"
>(code, addr, "LDF_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34733 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34736 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34740 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34743 "isa_tms320.tcc"
>
OpLDF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 34748 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34752 "isa_tms320.tcc"
>::OpLDF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34756 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34760 "isa_tms320.tcc"
>(code, addr, "LDF_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34770 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34773 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34777 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34780 "isa_tms320.tcc"
>
OpLDF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 34785 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34789 "isa_tms320.tcc"
>::OpLDF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34793 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34797 "isa_tms320.tcc"
>(code, addr, "LDF_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34809 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34812 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34816 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34819 "isa_tms320.tcc"
>
OpLDF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 34824 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34828 "isa_tms320.tcc"
>::OpLDF_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34832 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34836 "isa_tms320.tcc"
>(code, addr, "LDF_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34846 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34849 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34853 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34856 "isa_tms320.tcc"
>
OpLDFcond_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 34861 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34865 "isa_tms320.tcc"
>::OpLDFcond_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34869 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34873 "isa_tms320.tcc"
>(code, addr, "LDFcond_reg")
{
	cond = ((code >> 23) & 0x1f);
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34884 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34887 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34891 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34894 "isa_tms320.tcc"
>
OpLDFcond_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 34899 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34903 "isa_tms320.tcc"
>::OpLDFcond_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34907 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34911 "isa_tms320.tcc"
>(code, addr, "LDFcond_dir")
{
	cond = ((code >> 23) & 0x1f);
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34922 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34925 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34929 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34932 "isa_tms320.tcc"
>
OpLDFcond_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 34937 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34941 "isa_tms320.tcc"
>::OpLDFcond_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34945 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34949 "isa_tms320.tcc"
>(code, addr, "LDFcond_indir")
{
	cond = ((code >> 23) & 0x1f);
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 34962 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 34965 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 34969 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 34972 "isa_tms320.tcc"
>
OpLDFcond_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 34977 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34981 "isa_tms320.tcc"
>::OpLDFcond_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 34985 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 34989 "isa_tms320.tcc"
>(code, addr, "LDFcond_imm")
{
	cond = ((code >> 23) & 0x1f);
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35000 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35003 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35007 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35010 "isa_tms320.tcc"
>
OpLDI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 35015 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35019 "isa_tms320.tcc"
>::OpLDI_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35023 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35027 "isa_tms320.tcc"
>(code, addr, "LDI_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35037 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35040 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35044 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35047 "isa_tms320.tcc"
>
OpLDI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35052 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35056 "isa_tms320.tcc"
>::OpLDI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35060 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35064 "isa_tms320.tcc"
>(code, addr, "LDI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35074 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35077 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35081 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35084 "isa_tms320.tcc"
>
OpLDI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35089 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35093 "isa_tms320.tcc"
>::OpLDI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35097 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35101 "isa_tms320.tcc"
>(code, addr, "LDI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35113 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35116 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35120 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35123 "isa_tms320.tcc"
>
OpLDI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 35128 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35132 "isa_tms320.tcc"
>::OpLDI_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35136 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35140 "isa_tms320.tcc"
>(code, addr, "LDI_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35150 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35153 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35157 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35160 "isa_tms320.tcc"
>
OpLDIcond_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 35165 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35169 "isa_tms320.tcc"
>::OpLDIcond_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35173 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35177 "isa_tms320.tcc"
>(code, addr, "LDIcond_reg")
{
	cond = ((code >> 23) & 0x1f);
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35188 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35191 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35195 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35198 "isa_tms320.tcc"
>
OpLDIcond_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35203 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35207 "isa_tms320.tcc"
>::OpLDIcond_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35211 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35215 "isa_tms320.tcc"
>(code, addr, "LDIcond_dir")
{
	cond = ((code >> 23) & 0x1f);
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35226 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35229 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35233 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35236 "isa_tms320.tcc"
>
OpLDIcond_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35241 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35245 "isa_tms320.tcc"
>::OpLDIcond_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35249 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35253 "isa_tms320.tcc"
>(code, addr, "LDIcond_indir")
{
	cond = ((code >> 23) & 0x1f);
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35266 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35269 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35273 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35276 "isa_tms320.tcc"
>
OpLDIcond_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 35281 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35285 "isa_tms320.tcc"
>::OpLDIcond_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35289 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35293 "isa_tms320.tcc"
>(code, addr, "LDIcond_imm")
{
	cond = ((code >> 23) & 0x1f);
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35304 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35307 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35311 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35314 "isa_tms320.tcc"
>
OpLDM_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 35319 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35323 "isa_tms320.tcc"
>::OpLDM_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35327 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35331 "isa_tms320.tcc"
>(code, addr, "LDM_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35341 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35344 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35348 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35351 "isa_tms320.tcc"
>
OpLDM_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35356 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35360 "isa_tms320.tcc"
>::OpLDM_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35364 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35368 "isa_tms320.tcc"
>(code, addr, "LDM_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35378 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35381 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35385 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35388 "isa_tms320.tcc"
>
OpLDM_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35393 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35397 "isa_tms320.tcc"
>::OpLDM_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35401 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35405 "isa_tms320.tcc"
>(code, addr, "LDM_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35417 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35420 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35424 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35427 "isa_tms320.tcc"
>
OpLDM_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 35432 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35436 "isa_tms320.tcc"
>::OpLDM_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35440 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35444 "isa_tms320.tcc"
>(code, addr, "LDM_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = ((code >> 0) & 0xfff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35454 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35457 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35461 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35464 "isa_tms320.tcc"
>
OpLDP<
#line 45 "isa/tms320.isa"
CONFIG
#line 35469 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35473 "isa_tms320.tcc"
>::OpLDP(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35477 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35481 "isa_tms320.tcc"
>(code, addr, "LDP")
{
	src = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35490 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35493 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35497 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35500 "isa_tms320.tcc"
>
OpPOP<
#line 45 "isa/tms320.isa"
CONFIG
#line 35505 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35509 "isa_tms320.tcc"
>::OpPOP(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35513 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35517 "isa_tms320.tcc"
>(code, addr, "POP")
{
	dst = ((code >> 16) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35526 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35529 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35533 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35536 "isa_tms320.tcc"
>
OpPOPF<
#line 45 "isa/tms320.isa"
CONFIG
#line 35541 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35545 "isa_tms320.tcc"
>::OpPOPF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35549 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35553 "isa_tms320.tcc"
>(code, addr, "POPF")
{
	dst = ((code >> 16) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35562 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35565 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35569 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35572 "isa_tms320.tcc"
>
OpPUSH<
#line 45 "isa/tms320.isa"
CONFIG
#line 35577 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35581 "isa_tms320.tcc"
>::OpPUSH(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35585 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35589 "isa_tms320.tcc"
>(code, addr, "PUSH")
{
	src = ((code >> 16) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35598 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35601 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35605 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35608 "isa_tms320.tcc"
>
OpPUSHF<
#line 45 "isa/tms320.isa"
CONFIG
#line 35613 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35617 "isa_tms320.tcc"
>::OpPUSHF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35621 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35625 "isa_tms320.tcc"
>(code, addr, "PUSHF")
{
	src = ((code >> 16) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35634 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35637 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35641 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35644 "isa_tms320.tcc"
>
OpSTF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35649 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35653 "isa_tms320.tcc"
>::OpSTF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35657 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35661 "isa_tms320.tcc"
>(code, addr, "STF_dir")
{
	src = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35671 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35674 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35678 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35681 "isa_tms320.tcc"
>
OpSTF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35686 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35690 "isa_tms320.tcc"
>::OpSTF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35694 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35698 "isa_tms320.tcc"
>(code, addr, "STF_indir")
{
	src = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35710 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35713 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35717 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35720 "isa_tms320.tcc"
>
OpSTI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35725 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35729 "isa_tms320.tcc"
>::OpSTI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35733 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35737 "isa_tms320.tcc"
>(code, addr, "STI_dir")
{
	src = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35747 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35750 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35754 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35757 "isa_tms320.tcc"
>
OpSTI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35762 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35766 "isa_tms320.tcc"
>::OpSTI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35770 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35774 "isa_tms320.tcc"
>(code, addr, "STI_indir")
{
	src = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35786 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35789 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35793 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35796 "isa_tms320.tcc"
>
OpABSF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 35801 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35805 "isa_tms320.tcc"
>::OpABSF_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35809 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35813 "isa_tms320.tcc"
>(code, addr, "ABSF_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35823 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35826 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35830 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35833 "isa_tms320.tcc"
>
OpABSF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35838 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35842 "isa_tms320.tcc"
>::OpABSF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35846 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35850 "isa_tms320.tcc"
>(code, addr, "ABSF_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35860 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35863 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35867 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35870 "isa_tms320.tcc"
>
OpABSF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35875 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35879 "isa_tms320.tcc"
>::OpABSF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35883 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35887 "isa_tms320.tcc"
>(code, addr, "ABSF_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35899 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35902 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35906 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35909 "isa_tms320.tcc"
>
OpABSF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 35914 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35918 "isa_tms320.tcc"
>::OpABSF_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35922 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35926 "isa_tms320.tcc"
>(code, addr, "ABSF_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35936 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35939 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35943 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35946 "isa_tms320.tcc"
>
OpABSI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 35951 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35955 "isa_tms320.tcc"
>::OpABSI_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35959 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35963 "isa_tms320.tcc"
>(code, addr, "ABSI_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 35973 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 35976 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 35980 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 35983 "isa_tms320.tcc"
>
OpABSI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 35988 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 35992 "isa_tms320.tcc"
>::OpABSI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 35996 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36000 "isa_tms320.tcc"
>(code, addr, "ABSI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36010 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36013 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36017 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36020 "isa_tms320.tcc"
>
OpABSI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36025 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36029 "isa_tms320.tcc"
>::OpABSI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36033 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36037 "isa_tms320.tcc"
>(code, addr, "ABSI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36049 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36052 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36056 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36059 "isa_tms320.tcc"
>
OpABSI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 36064 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36068 "isa_tms320.tcc"
>::OpABSI_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36072 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36076 "isa_tms320.tcc"
>(code, addr, "ABSI_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36086 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36089 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36093 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36096 "isa_tms320.tcc"
>
OpADDC_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 36101 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36105 "isa_tms320.tcc"
>::OpADDC_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36109 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36113 "isa_tms320.tcc"
>(code, addr, "ADDC_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36123 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36126 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36130 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36133 "isa_tms320.tcc"
>
OpADDC_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36138 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36142 "isa_tms320.tcc"
>::OpADDC_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36146 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36150 "isa_tms320.tcc"
>(code, addr, "ADDC_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36160 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36163 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36167 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36170 "isa_tms320.tcc"
>
OpADDC_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36175 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36179 "isa_tms320.tcc"
>::OpADDC_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36183 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36187 "isa_tms320.tcc"
>(code, addr, "ADDC_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36199 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36202 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36206 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36209 "isa_tms320.tcc"
>
OpADDC_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 36214 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36218 "isa_tms320.tcc"
>::OpADDC_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36222 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36226 "isa_tms320.tcc"
>(code, addr, "ADDC_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36236 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36239 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36243 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36246 "isa_tms320.tcc"
>
OpADDF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 36251 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36255 "isa_tms320.tcc"
>::OpADDF_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36259 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36263 "isa_tms320.tcc"
>(code, addr, "ADDF_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36273 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36276 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36280 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36283 "isa_tms320.tcc"
>
OpADDF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36288 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36292 "isa_tms320.tcc"
>::OpADDF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36296 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36300 "isa_tms320.tcc"
>(code, addr, "ADDF_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36310 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36313 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36317 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36320 "isa_tms320.tcc"
>
OpADDF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36325 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36329 "isa_tms320.tcc"
>::OpADDF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36333 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36337 "isa_tms320.tcc"
>(code, addr, "ADDF_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36349 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36352 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36356 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36359 "isa_tms320.tcc"
>
OpADDF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 36364 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36368 "isa_tms320.tcc"
>::OpADDF_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36372 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36376 "isa_tms320.tcc"
>(code, addr, "ADDF_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36386 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36389 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36393 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36396 "isa_tms320.tcc"
>
OpADDI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 36401 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36405 "isa_tms320.tcc"
>::OpADDI_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36409 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36413 "isa_tms320.tcc"
>(code, addr, "ADDI_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36423 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36426 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36430 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36433 "isa_tms320.tcc"
>
OpADDI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36438 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36442 "isa_tms320.tcc"
>::OpADDI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36446 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36450 "isa_tms320.tcc"
>(code, addr, "ADDI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36460 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36463 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36467 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36470 "isa_tms320.tcc"
>
OpADDI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36475 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36479 "isa_tms320.tcc"
>::OpADDI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36483 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36487 "isa_tms320.tcc"
>(code, addr, "ADDI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36499 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36502 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36506 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36509 "isa_tms320.tcc"
>
OpADDI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 36514 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36518 "isa_tms320.tcc"
>::OpADDI_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36522 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36526 "isa_tms320.tcc"
>(code, addr, "ADDI_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36536 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36539 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36543 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36546 "isa_tms320.tcc"
>
OpAND_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 36551 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36555 "isa_tms320.tcc"
>::OpAND_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36559 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36563 "isa_tms320.tcc"
>(code, addr, "AND_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36573 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36576 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36580 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36583 "isa_tms320.tcc"
>
OpAND_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36588 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36592 "isa_tms320.tcc"
>::OpAND_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36596 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36600 "isa_tms320.tcc"
>(code, addr, "AND_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36610 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36613 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36617 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36620 "isa_tms320.tcc"
>
OpAND_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36625 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36629 "isa_tms320.tcc"
>::OpAND_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36633 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36637 "isa_tms320.tcc"
>(code, addr, "AND_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36649 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36652 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36656 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36659 "isa_tms320.tcc"
>
OpAND_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 36664 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36668 "isa_tms320.tcc"
>::OpAND_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36672 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36676 "isa_tms320.tcc"
>(code, addr, "AND_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36686 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36689 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36693 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36696 "isa_tms320.tcc"
>
OpANDN_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 36701 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36705 "isa_tms320.tcc"
>::OpANDN_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36709 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36713 "isa_tms320.tcc"
>(code, addr, "ANDN_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36723 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36726 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36730 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36733 "isa_tms320.tcc"
>
OpANDN_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36738 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36742 "isa_tms320.tcc"
>::OpANDN_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36746 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36750 "isa_tms320.tcc"
>(code, addr, "ANDN_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36760 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36763 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36767 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36770 "isa_tms320.tcc"
>
OpANDN_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36775 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36779 "isa_tms320.tcc"
>::OpANDN_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36783 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36787 "isa_tms320.tcc"
>(code, addr, "ANDN_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36799 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36802 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36806 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36809 "isa_tms320.tcc"
>
OpANDN_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 36814 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36818 "isa_tms320.tcc"
>::OpANDN_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36822 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36826 "isa_tms320.tcc"
>(code, addr, "ANDN_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36836 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36839 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36843 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36846 "isa_tms320.tcc"
>
OpASH_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 36851 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36855 "isa_tms320.tcc"
>::OpASH_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36859 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36863 "isa_tms320.tcc"
>(code, addr, "ASH_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36873 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36876 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36880 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36883 "isa_tms320.tcc"
>
OpASH_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36888 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36892 "isa_tms320.tcc"
>::OpASH_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36896 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36900 "isa_tms320.tcc"
>(code, addr, "ASH_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36910 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36913 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36917 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36920 "isa_tms320.tcc"
>
OpASH_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 36925 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36929 "isa_tms320.tcc"
>::OpASH_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36933 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36937 "isa_tms320.tcc"
>(code, addr, "ASH_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36949 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36952 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36956 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36959 "isa_tms320.tcc"
>
OpASH_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 36964 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36968 "isa_tms320.tcc"
>::OpASH_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 36972 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 36976 "isa_tms320.tcc"
>(code, addr, "ASH_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 36986 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 36989 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 36993 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 36996 "isa_tms320.tcc"
>
OpCMPF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 37001 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37005 "isa_tms320.tcc"
>::OpCMPF_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37009 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37013 "isa_tms320.tcc"
>(code, addr, "CMPF_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37023 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37026 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37030 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37033 "isa_tms320.tcc"
>
OpCMPF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37038 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37042 "isa_tms320.tcc"
>::OpCMPF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37046 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37050 "isa_tms320.tcc"
>(code, addr, "CMPF_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37060 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37063 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37067 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37070 "isa_tms320.tcc"
>
OpCMPF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37075 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37079 "isa_tms320.tcc"
>::OpCMPF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37083 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37087 "isa_tms320.tcc"
>(code, addr, "CMPF_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37099 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37102 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37106 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37109 "isa_tms320.tcc"
>
OpCMPF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 37114 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37118 "isa_tms320.tcc"
>::OpCMPF_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37122 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37126 "isa_tms320.tcc"
>(code, addr, "CMPF_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37136 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37139 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37143 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37146 "isa_tms320.tcc"
>
OpCMPI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 37151 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37155 "isa_tms320.tcc"
>::OpCMPI_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37159 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37163 "isa_tms320.tcc"
>(code, addr, "CMPI_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37173 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37176 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37180 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37183 "isa_tms320.tcc"
>
OpCMPI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37188 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37192 "isa_tms320.tcc"
>::OpCMPI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37196 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37200 "isa_tms320.tcc"
>(code, addr, "CMPI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37210 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37213 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37217 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37220 "isa_tms320.tcc"
>
OpCMPI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37225 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37229 "isa_tms320.tcc"
>::OpCMPI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37233 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37237 "isa_tms320.tcc"
>(code, addr, "CMPI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37249 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37252 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37256 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37259 "isa_tms320.tcc"
>
OpCMPI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 37264 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37268 "isa_tms320.tcc"
>::OpCMPI_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37272 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37276 "isa_tms320.tcc"
>(code, addr, "CMPI_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37286 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37289 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37293 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37296 "isa_tms320.tcc"
>
OpFIX_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 37301 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37305 "isa_tms320.tcc"
>::OpFIX_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37309 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37313 "isa_tms320.tcc"
>(code, addr, "FIX_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37323 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37326 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37330 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37333 "isa_tms320.tcc"
>
OpFIX_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37338 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37342 "isa_tms320.tcc"
>::OpFIX_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37346 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37350 "isa_tms320.tcc"
>(code, addr, "FIX_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37360 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37363 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37367 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37370 "isa_tms320.tcc"
>
OpFIX_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37375 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37379 "isa_tms320.tcc"
>::OpFIX_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37383 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37387 "isa_tms320.tcc"
>(code, addr, "FIX_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37399 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37402 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37406 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37409 "isa_tms320.tcc"
>
OpFIX_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 37414 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37418 "isa_tms320.tcc"
>::OpFIX_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37422 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37426 "isa_tms320.tcc"
>(code, addr, "FIX_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37436 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37439 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37443 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37446 "isa_tms320.tcc"
>
OpFLOAT_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 37451 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37455 "isa_tms320.tcc"
>::OpFLOAT_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37459 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37463 "isa_tms320.tcc"
>(code, addr, "FLOAT_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37473 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37476 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37480 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37483 "isa_tms320.tcc"
>
OpFLOAT_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37488 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37492 "isa_tms320.tcc"
>::OpFLOAT_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37496 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37500 "isa_tms320.tcc"
>(code, addr, "FLOAT_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37510 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37513 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37517 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37520 "isa_tms320.tcc"
>
OpFLOAT_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37525 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37529 "isa_tms320.tcc"
>::OpFLOAT_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37533 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37537 "isa_tms320.tcc"
>(code, addr, "FLOAT_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37549 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37552 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37556 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37559 "isa_tms320.tcc"
>
OpFLOAT_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 37564 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37568 "isa_tms320.tcc"
>::OpFLOAT_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37572 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37576 "isa_tms320.tcc"
>(code, addr, "FLOAT_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37586 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37589 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37593 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37596 "isa_tms320.tcc"
>
OpLSH_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 37601 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37605 "isa_tms320.tcc"
>::OpLSH_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37609 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37613 "isa_tms320.tcc"
>(code, addr, "LSH_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37623 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37626 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37630 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37633 "isa_tms320.tcc"
>
OpLSH_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37638 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37642 "isa_tms320.tcc"
>::OpLSH_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37646 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37650 "isa_tms320.tcc"
>(code, addr, "LSH_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37660 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37663 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37667 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37670 "isa_tms320.tcc"
>
OpLSH_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37675 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37679 "isa_tms320.tcc"
>::OpLSH_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37683 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37687 "isa_tms320.tcc"
>(code, addr, "LSH_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37699 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37702 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37706 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37709 "isa_tms320.tcc"
>
OpLSH_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 37714 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37718 "isa_tms320.tcc"
>::OpLSH_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37722 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37726 "isa_tms320.tcc"
>(code, addr, "LSH_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37736 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37739 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37743 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37746 "isa_tms320.tcc"
>
OpMPYF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 37751 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37755 "isa_tms320.tcc"
>::OpMPYF_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37759 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37763 "isa_tms320.tcc"
>(code, addr, "MPYF_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37773 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37776 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37780 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37783 "isa_tms320.tcc"
>
OpMPYF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37788 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37792 "isa_tms320.tcc"
>::OpMPYF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37796 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37800 "isa_tms320.tcc"
>(code, addr, "MPYF_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37810 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37813 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37817 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37820 "isa_tms320.tcc"
>
OpMPYF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37825 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37829 "isa_tms320.tcc"
>::OpMPYF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37833 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37837 "isa_tms320.tcc"
>(code, addr, "MPYF_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37849 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37852 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37856 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37859 "isa_tms320.tcc"
>
OpMPYF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 37864 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37868 "isa_tms320.tcc"
>::OpMPYF_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37872 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37876 "isa_tms320.tcc"
>(code, addr, "MPYF_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37886 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37889 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37893 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37896 "isa_tms320.tcc"
>
OpMPYI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 37901 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37905 "isa_tms320.tcc"
>::OpMPYI_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37909 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37913 "isa_tms320.tcc"
>(code, addr, "MPYI_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37923 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37926 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37930 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37933 "isa_tms320.tcc"
>
OpMPYI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37938 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37942 "isa_tms320.tcc"
>::OpMPYI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37946 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37950 "isa_tms320.tcc"
>(code, addr, "MPYI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37960 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 37963 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 37967 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 37970 "isa_tms320.tcc"
>
OpMPYI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 37975 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37979 "isa_tms320.tcc"
>::OpMPYI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 37983 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 37987 "isa_tms320.tcc"
>(code, addr, "MPYI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 37999 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38002 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38006 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38009 "isa_tms320.tcc"
>
OpMPYI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 38014 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38018 "isa_tms320.tcc"
>::OpMPYI_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38022 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38026 "isa_tms320.tcc"
>(code, addr, "MPYI_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38036 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38039 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38043 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38046 "isa_tms320.tcc"
>
OpNEGB_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 38051 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38055 "isa_tms320.tcc"
>::OpNEGB_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38059 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38063 "isa_tms320.tcc"
>(code, addr, "NEGB_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38073 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38076 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38080 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38083 "isa_tms320.tcc"
>
OpNEGB_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38088 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38092 "isa_tms320.tcc"
>::OpNEGB_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38096 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38100 "isa_tms320.tcc"
>(code, addr, "NEGB_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38110 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38113 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38117 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38120 "isa_tms320.tcc"
>
OpNEGB_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38125 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38129 "isa_tms320.tcc"
>::OpNEGB_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38133 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38137 "isa_tms320.tcc"
>(code, addr, "NEGB_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38149 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38152 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38156 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38159 "isa_tms320.tcc"
>
OpNEGB_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 38164 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38168 "isa_tms320.tcc"
>::OpNEGB_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38172 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38176 "isa_tms320.tcc"
>(code, addr, "NEGB_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38186 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38189 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38193 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38196 "isa_tms320.tcc"
>
OpNEGF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 38201 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38205 "isa_tms320.tcc"
>::OpNEGF_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38209 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38213 "isa_tms320.tcc"
>(code, addr, "NEGF_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38223 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38226 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38230 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38233 "isa_tms320.tcc"
>
OpNEGF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38238 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38242 "isa_tms320.tcc"
>::OpNEGF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38246 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38250 "isa_tms320.tcc"
>(code, addr, "NEGF_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38260 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38263 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38267 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38270 "isa_tms320.tcc"
>
OpNEGF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38275 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38279 "isa_tms320.tcc"
>::OpNEGF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38283 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38287 "isa_tms320.tcc"
>(code, addr, "NEGF_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38299 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38302 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38306 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38309 "isa_tms320.tcc"
>
OpNEGF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 38314 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38318 "isa_tms320.tcc"
>::OpNEGF_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38322 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38326 "isa_tms320.tcc"
>(code, addr, "NEGF_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38336 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38339 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38343 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38346 "isa_tms320.tcc"
>
OpNEGI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 38351 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38355 "isa_tms320.tcc"
>::OpNEGI_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38359 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38363 "isa_tms320.tcc"
>(code, addr, "NEGI_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38373 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38376 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38380 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38383 "isa_tms320.tcc"
>
OpNEGI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38388 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38392 "isa_tms320.tcc"
>::OpNEGI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38396 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38400 "isa_tms320.tcc"
>(code, addr, "NEGI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38410 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38413 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38417 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38420 "isa_tms320.tcc"
>
OpNEGI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38425 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38429 "isa_tms320.tcc"
>::OpNEGI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38433 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38437 "isa_tms320.tcc"
>(code, addr, "NEGI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38449 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38452 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38456 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38459 "isa_tms320.tcc"
>
OpNEGI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 38464 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38468 "isa_tms320.tcc"
>::OpNEGI_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38472 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38476 "isa_tms320.tcc"
>(code, addr, "NEGI_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38486 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38489 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38493 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38496 "isa_tms320.tcc"
>
OpNORM_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 38501 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38505 "isa_tms320.tcc"
>::OpNORM_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38509 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38513 "isa_tms320.tcc"
>(code, addr, "NORM_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38523 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38526 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38530 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38533 "isa_tms320.tcc"
>
OpNORM_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38538 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38542 "isa_tms320.tcc"
>::OpNORM_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38546 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38550 "isa_tms320.tcc"
>(code, addr, "NORM_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38560 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38563 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38567 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38570 "isa_tms320.tcc"
>
OpNORM_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38575 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38579 "isa_tms320.tcc"
>::OpNORM_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38583 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38587 "isa_tms320.tcc"
>(code, addr, "NORM_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38599 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38602 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38606 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38609 "isa_tms320.tcc"
>
OpNORM_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 38614 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38618 "isa_tms320.tcc"
>::OpNORM_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38622 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38626 "isa_tms320.tcc"
>(code, addr, "NORM_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38636 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38639 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38643 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38646 "isa_tms320.tcc"
>
OpNOT_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 38651 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38655 "isa_tms320.tcc"
>::OpNOT_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38659 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38663 "isa_tms320.tcc"
>(code, addr, "NOT_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38673 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38676 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38680 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38683 "isa_tms320.tcc"
>
OpNOT_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38688 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38692 "isa_tms320.tcc"
>::OpNOT_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38696 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38700 "isa_tms320.tcc"
>(code, addr, "NOT_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38710 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38713 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38717 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38720 "isa_tms320.tcc"
>
OpNOT_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38725 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38729 "isa_tms320.tcc"
>::OpNOT_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38733 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38737 "isa_tms320.tcc"
>(code, addr, "NOT_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38749 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38752 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38756 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38759 "isa_tms320.tcc"
>
OpNOT_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 38764 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38768 "isa_tms320.tcc"
>::OpNOT_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38772 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38776 "isa_tms320.tcc"
>(code, addr, "NOT_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38786 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38789 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38793 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38796 "isa_tms320.tcc"
>
OpOR_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 38801 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38805 "isa_tms320.tcc"
>::OpOR_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38809 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38813 "isa_tms320.tcc"
>(code, addr, "OR_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38823 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38826 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38830 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38833 "isa_tms320.tcc"
>
OpOR_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38838 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38842 "isa_tms320.tcc"
>::OpOR_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38846 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38850 "isa_tms320.tcc"
>(code, addr, "OR_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38860 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38863 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38867 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38870 "isa_tms320.tcc"
>
OpOR_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38875 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38879 "isa_tms320.tcc"
>::OpOR_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38883 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38887 "isa_tms320.tcc"
>(code, addr, "OR_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38899 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38902 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38906 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38909 "isa_tms320.tcc"
>
OpOR_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 38914 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38918 "isa_tms320.tcc"
>::OpOR_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38922 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38926 "isa_tms320.tcc"
>(code, addr, "OR_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38936 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38939 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38943 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38946 "isa_tms320.tcc"
>
OpRND_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 38951 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38955 "isa_tms320.tcc"
>::OpRND_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38959 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38963 "isa_tms320.tcc"
>(code, addr, "RND_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 38973 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 38976 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 38980 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 38983 "isa_tms320.tcc"
>
OpRND_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 38988 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 38992 "isa_tms320.tcc"
>::OpRND_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 38996 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39000 "isa_tms320.tcc"
>(code, addr, "RND_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39010 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39013 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39017 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39020 "isa_tms320.tcc"
>
OpRND_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39025 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39029 "isa_tms320.tcc"
>::OpRND_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39033 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39037 "isa_tms320.tcc"
>(code, addr, "RND_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39049 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39052 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39056 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39059 "isa_tms320.tcc"
>
OpRND_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 39064 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39068 "isa_tms320.tcc"
>::OpRND_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39072 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39076 "isa_tms320.tcc"
>(code, addr, "RND_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39086 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39089 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39093 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39096 "isa_tms320.tcc"
>
OpROL<
#line 45 "isa/tms320.isa"
CONFIG
#line 39101 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39105 "isa_tms320.tcc"
>::OpROL(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39109 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39113 "isa_tms320.tcc"
>(code, addr, "ROL")
{
	dst = ((code >> 16) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39122 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39125 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39129 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39132 "isa_tms320.tcc"
>
OpROLC<
#line 45 "isa/tms320.isa"
CONFIG
#line 39137 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39141 "isa_tms320.tcc"
>::OpROLC(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39145 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39149 "isa_tms320.tcc"
>(code, addr, "ROLC")
{
	dst = ((code >> 16) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39158 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39161 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39165 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39168 "isa_tms320.tcc"
>
OpROR<
#line 45 "isa/tms320.isa"
CONFIG
#line 39173 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39177 "isa_tms320.tcc"
>::OpROR(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39181 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39185 "isa_tms320.tcc"
>(code, addr, "ROR")
{
	dst = ((code >> 16) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39194 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39197 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39201 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39204 "isa_tms320.tcc"
>
OpRORC<
#line 45 "isa/tms320.isa"
CONFIG
#line 39209 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39213 "isa_tms320.tcc"
>::OpRORC(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39217 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39221 "isa_tms320.tcc"
>(code, addr, "RORC")
{
	dst = ((code >> 16) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39230 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39233 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39237 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39240 "isa_tms320.tcc"
>
OpSUBB_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 39245 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39249 "isa_tms320.tcc"
>::OpSUBB_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39253 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39257 "isa_tms320.tcc"
>(code, addr, "SUBB_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39267 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39270 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39274 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39277 "isa_tms320.tcc"
>
OpSUBB_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39282 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39286 "isa_tms320.tcc"
>::OpSUBB_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39290 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39294 "isa_tms320.tcc"
>(code, addr, "SUBB_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39304 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39307 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39311 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39314 "isa_tms320.tcc"
>
OpSUBB_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39319 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39323 "isa_tms320.tcc"
>::OpSUBB_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39327 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39331 "isa_tms320.tcc"
>(code, addr, "SUBB_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39343 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39346 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39350 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39353 "isa_tms320.tcc"
>
OpSUBB_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 39358 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39362 "isa_tms320.tcc"
>::OpSUBB_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39366 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39370 "isa_tms320.tcc"
>(code, addr, "SUBB_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39380 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39383 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39387 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39390 "isa_tms320.tcc"
>
OpSUBC_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 39395 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39399 "isa_tms320.tcc"
>::OpSUBC_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39403 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39407 "isa_tms320.tcc"
>(code, addr, "SUBC_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39417 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39420 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39424 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39427 "isa_tms320.tcc"
>
OpSUBC_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39432 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39436 "isa_tms320.tcc"
>::OpSUBC_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39440 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39444 "isa_tms320.tcc"
>(code, addr, "SUBC_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39454 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39457 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39461 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39464 "isa_tms320.tcc"
>
OpSUBC_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39469 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39473 "isa_tms320.tcc"
>::OpSUBC_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39477 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39481 "isa_tms320.tcc"
>(code, addr, "SUBC_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39493 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39496 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39500 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39503 "isa_tms320.tcc"
>
OpSUBC_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 39508 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39512 "isa_tms320.tcc"
>::OpSUBC_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39516 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39520 "isa_tms320.tcc"
>(code, addr, "SUBC_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39530 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39533 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39537 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39540 "isa_tms320.tcc"
>
OpSUBF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 39545 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39549 "isa_tms320.tcc"
>::OpSUBF_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39553 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39557 "isa_tms320.tcc"
>(code, addr, "SUBF_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39567 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39570 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39574 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39577 "isa_tms320.tcc"
>
OpSUBF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39582 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39586 "isa_tms320.tcc"
>::OpSUBF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39590 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39594 "isa_tms320.tcc"
>(code, addr, "SUBF_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39604 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39607 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39611 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39614 "isa_tms320.tcc"
>
OpSUBF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39619 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39623 "isa_tms320.tcc"
>::OpSUBF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39627 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39631 "isa_tms320.tcc"
>(code, addr, "SUBF_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39643 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39646 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39650 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39653 "isa_tms320.tcc"
>
OpSUBF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 39658 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39662 "isa_tms320.tcc"
>::OpSUBF_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39666 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39670 "isa_tms320.tcc"
>(code, addr, "SUBF_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39680 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39683 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39687 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39690 "isa_tms320.tcc"
>
OpSUBI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 39695 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39699 "isa_tms320.tcc"
>::OpSUBI_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39703 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39707 "isa_tms320.tcc"
>(code, addr, "SUBI_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39717 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39720 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39724 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39727 "isa_tms320.tcc"
>
OpSUBI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39732 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39736 "isa_tms320.tcc"
>::OpSUBI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39740 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39744 "isa_tms320.tcc"
>(code, addr, "SUBI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39754 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39757 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39761 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39764 "isa_tms320.tcc"
>
OpSUBI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39769 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39773 "isa_tms320.tcc"
>::OpSUBI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39777 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39781 "isa_tms320.tcc"
>(code, addr, "SUBI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39793 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39796 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39800 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39803 "isa_tms320.tcc"
>
OpSUBI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 39808 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39812 "isa_tms320.tcc"
>::OpSUBI_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39816 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39820 "isa_tms320.tcc"
>(code, addr, "SUBI_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39830 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39833 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39837 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39840 "isa_tms320.tcc"
>
OpSUBRB_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 39845 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39849 "isa_tms320.tcc"
>::OpSUBRB_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39853 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39857 "isa_tms320.tcc"
>(code, addr, "SUBRB_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39867 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39870 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39874 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39877 "isa_tms320.tcc"
>
OpSUBRB_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39882 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39886 "isa_tms320.tcc"
>::OpSUBRB_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39890 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39894 "isa_tms320.tcc"
>(code, addr, "SUBRB_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39904 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39907 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39911 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39914 "isa_tms320.tcc"
>
OpSUBRB_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 39919 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39923 "isa_tms320.tcc"
>::OpSUBRB_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39927 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39931 "isa_tms320.tcc"
>(code, addr, "SUBRB_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39943 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39946 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39950 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39953 "isa_tms320.tcc"
>
OpSUBRB_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 39958 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39962 "isa_tms320.tcc"
>::OpSUBRB_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 39966 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39970 "isa_tms320.tcc"
>(code, addr, "SUBRB_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 39980 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 39983 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 39987 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 39990 "isa_tms320.tcc"
>
OpSUBRF_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 39995 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 39999 "isa_tms320.tcc"
>::OpSUBRF_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40003 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40007 "isa_tms320.tcc"
>(code, addr, "SUBRF_reg")
{
	dst = ((code >> 16) & 0x7);
	src = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40017 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40020 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40024 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40027 "isa_tms320.tcc"
>
OpSUBRF_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40032 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40036 "isa_tms320.tcc"
>::OpSUBRF_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40040 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40044 "isa_tms320.tcc"
>(code, addr, "SUBRF_dir")
{
	dst = ((code >> 16) & 0x7);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40054 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40057 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40061 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40064 "isa_tms320.tcc"
>
OpSUBRF_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40069 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40073 "isa_tms320.tcc"
>::OpSUBRF_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40077 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40081 "isa_tms320.tcc"
>(code, addr, "SUBRF_indir")
{
	dst = ((code >> 16) & 0x7);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40093 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40096 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40100 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40103 "isa_tms320.tcc"
>
OpSUBRF_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 40108 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40112 "isa_tms320.tcc"
>::OpSUBRF_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40116 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40120 "isa_tms320.tcc"
>(code, addr, "SUBRF_imm")
{
	dst = ((code >> 16) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40130 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40133 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40137 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40140 "isa_tms320.tcc"
>
OpSUBRI_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40145 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40149 "isa_tms320.tcc"
>::OpSUBRI_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40153 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40157 "isa_tms320.tcc"
>(code, addr, "SUBRI_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40167 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40170 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40174 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40177 "isa_tms320.tcc"
>
OpSUBRI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40182 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40186 "isa_tms320.tcc"
>::OpSUBRI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40190 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40194 "isa_tms320.tcc"
>(code, addr, "SUBRI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40204 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40207 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40211 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40214 "isa_tms320.tcc"
>
OpSUBRI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40219 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40223 "isa_tms320.tcc"
>::OpSUBRI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40227 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40231 "isa_tms320.tcc"
>(code, addr, "SUBRI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40243 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40246 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40250 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40253 "isa_tms320.tcc"
>
OpSUBRI_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 40258 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40262 "isa_tms320.tcc"
>::OpSUBRI_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40266 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40270 "isa_tms320.tcc"
>(code, addr, "SUBRI_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40280 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40283 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40287 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40290 "isa_tms320.tcc"
>
OpTSTB_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40295 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40299 "isa_tms320.tcc"
>::OpTSTB_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40303 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40307 "isa_tms320.tcc"
>(code, addr, "TSTB_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40317 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40320 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40324 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40327 "isa_tms320.tcc"
>
OpTSTB_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40332 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40336 "isa_tms320.tcc"
>::OpTSTB_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40340 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40344 "isa_tms320.tcc"
>(code, addr, "TSTB_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40354 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40357 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40361 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40364 "isa_tms320.tcc"
>
OpTSTB_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40369 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40373 "isa_tms320.tcc"
>::OpTSTB_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40377 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40381 "isa_tms320.tcc"
>(code, addr, "TSTB_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40393 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40396 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40400 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40403 "isa_tms320.tcc"
>
OpTSTB_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 40408 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40412 "isa_tms320.tcc"
>::OpTSTB_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40416 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40420 "isa_tms320.tcc"
>(code, addr, "TSTB_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40430 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40433 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40437 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40440 "isa_tms320.tcc"
>
OpXOR_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40445 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40449 "isa_tms320.tcc"
>::OpXOR_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40453 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40457 "isa_tms320.tcc"
>(code, addr, "XOR_reg")
{
	dst = ((code >> 16) & 0x1f);
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40467 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40470 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40474 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40477 "isa_tms320.tcc"
>
OpXOR_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40482 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40486 "isa_tms320.tcc"
>::OpXOR_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40490 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40494 "isa_tms320.tcc"
>(code, addr, "XOR_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40504 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40507 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40511 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40514 "isa_tms320.tcc"
>
OpXOR_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40519 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40523 "isa_tms320.tcc"
>::OpXOR_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40527 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40531 "isa_tms320.tcc"
>(code, addr, "XOR_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40543 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40546 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40550 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40553 "isa_tms320.tcc"
>
OpXOR_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 40558 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40562 "isa_tms320.tcc"
>::OpXOR_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40566 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40570 "isa_tms320.tcc"
>(code, addr, "XOR_imm")
{
	dst = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40580 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40583 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40587 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40590 "isa_tms320.tcc"
>
OpADDC3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40595 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40599 "isa_tms320.tcc"
>::OpADDC3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40603 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40607 "isa_tms320.tcc"
>(code, addr, "ADDC3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40618 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40621 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40625 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40628 "isa_tms320.tcc"
>
OpADDC3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40633 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40637 "isa_tms320.tcc"
>::OpADDC3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40641 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40645 "isa_tms320.tcc"
>(code, addr, "ADDC3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40657 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40660 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40664 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40667 "isa_tms320.tcc"
>
OpADDC3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40672 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40676 "isa_tms320.tcc"
>::OpADDC3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40680 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40684 "isa_tms320.tcc"
>(code, addr, "ADDC3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40696 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40699 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40703 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40706 "isa_tms320.tcc"
>
OpADDC3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40711 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40715 "isa_tms320.tcc"
>::OpADDC3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40719 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40723 "isa_tms320.tcc"
>(code, addr, "ADDC3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40736 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40739 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40743 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40746 "isa_tms320.tcc"
>
OpADDF3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40751 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40755 "isa_tms320.tcc"
>::OpADDF3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40759 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40763 "isa_tms320.tcc"
>(code, addr, "ADDF3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40774 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40777 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40781 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40784 "isa_tms320.tcc"
>
OpADDF3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40789 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40793 "isa_tms320.tcc"
>::OpADDF3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40797 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40801 "isa_tms320.tcc"
>(code, addr, "ADDF3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40813 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40816 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40820 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40823 "isa_tms320.tcc"
>
OpADDF3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40828 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40832 "isa_tms320.tcc"
>::OpADDF3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40836 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40840 "isa_tms320.tcc"
>(code, addr, "ADDF3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40852 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40855 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40859 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40862 "isa_tms320.tcc"
>
OpADDF3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40867 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40871 "isa_tms320.tcc"
>::OpADDF3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40875 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40879 "isa_tms320.tcc"
>(code, addr, "ADDF3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40892 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40895 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40899 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40902 "isa_tms320.tcc"
>
OpADDI3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40907 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40911 "isa_tms320.tcc"
>::OpADDI3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40915 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40919 "isa_tms320.tcc"
>(code, addr, "ADDI3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40930 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40933 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40937 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40940 "isa_tms320.tcc"
>
OpADDI3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 40945 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40949 "isa_tms320.tcc"
>::OpADDI3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40953 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40957 "isa_tms320.tcc"
>(code, addr, "ADDI3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 40969 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 40972 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 40976 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 40979 "isa_tms320.tcc"
>
OpADDI3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 40984 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40988 "isa_tms320.tcc"
>::OpADDI3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 40992 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 40996 "isa_tms320.tcc"
>(code, addr, "ADDI3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41008 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41011 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41015 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41018 "isa_tms320.tcc"
>
OpADDI3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41023 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41027 "isa_tms320.tcc"
>::OpADDI3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41031 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41035 "isa_tms320.tcc"
>(code, addr, "ADDI3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41048 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41051 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41055 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41058 "isa_tms320.tcc"
>
OpAND3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41063 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41067 "isa_tms320.tcc"
>::OpAND3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41071 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41075 "isa_tms320.tcc"
>(code, addr, "AND3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41086 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41089 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41093 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41096 "isa_tms320.tcc"
>
OpAND3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41101 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41105 "isa_tms320.tcc"
>::OpAND3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41109 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41113 "isa_tms320.tcc"
>(code, addr, "AND3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41125 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41128 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41132 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41135 "isa_tms320.tcc"
>
OpAND3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41140 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41144 "isa_tms320.tcc"
>::OpAND3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41148 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41152 "isa_tms320.tcc"
>(code, addr, "AND3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41164 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41167 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41171 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41174 "isa_tms320.tcc"
>
OpAND3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41179 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41183 "isa_tms320.tcc"
>::OpAND3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41187 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41191 "isa_tms320.tcc"
>(code, addr, "AND3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41204 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41207 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41211 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41214 "isa_tms320.tcc"
>
OpANDN3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41219 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41223 "isa_tms320.tcc"
>::OpANDN3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41227 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41231 "isa_tms320.tcc"
>(code, addr, "ANDN3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41242 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41245 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41249 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41252 "isa_tms320.tcc"
>
OpANDN3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41257 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41261 "isa_tms320.tcc"
>::OpANDN3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41265 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41269 "isa_tms320.tcc"
>(code, addr, "ANDN3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41281 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41284 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41288 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41291 "isa_tms320.tcc"
>
OpANDN3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41296 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41300 "isa_tms320.tcc"
>::OpANDN3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41304 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41308 "isa_tms320.tcc"
>(code, addr, "ANDN3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41320 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41323 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41327 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41330 "isa_tms320.tcc"
>
OpANDN3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41335 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41339 "isa_tms320.tcc"
>::OpANDN3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41343 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41347 "isa_tms320.tcc"
>(code, addr, "ANDN3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41360 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41363 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41367 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41370 "isa_tms320.tcc"
>
OpASH3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41375 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41379 "isa_tms320.tcc"
>::OpASH3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41383 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41387 "isa_tms320.tcc"
>(code, addr, "ASH3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41398 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41401 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41405 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41408 "isa_tms320.tcc"
>
OpASH3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41413 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41417 "isa_tms320.tcc"
>::OpASH3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41421 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41425 "isa_tms320.tcc"
>(code, addr, "ASH3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41437 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41440 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41444 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41447 "isa_tms320.tcc"
>
OpASH3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41452 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41456 "isa_tms320.tcc"
>::OpASH3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41460 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41464 "isa_tms320.tcc"
>(code, addr, "ASH3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41476 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41479 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41483 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41486 "isa_tms320.tcc"
>
OpASH3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41491 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41495 "isa_tms320.tcc"
>::OpASH3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41499 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41503 "isa_tms320.tcc"
>(code, addr, "ASH3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41516 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41519 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41523 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41526 "isa_tms320.tcc"
>
OpCMPF3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41531 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41535 "isa_tms320.tcc"
>::OpCMPF3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41539 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41543 "isa_tms320.tcc"
>(code, addr, "CMPF3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41554 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41557 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41561 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41564 "isa_tms320.tcc"
>
OpCMPF3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41569 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41573 "isa_tms320.tcc"
>::OpCMPF3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41577 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41581 "isa_tms320.tcc"
>(code, addr, "CMPF3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41593 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41596 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41600 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41603 "isa_tms320.tcc"
>
OpCMPF3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41608 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41612 "isa_tms320.tcc"
>::OpCMPF3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41616 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41620 "isa_tms320.tcc"
>(code, addr, "CMPF3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41632 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41635 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41639 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41642 "isa_tms320.tcc"
>
OpCMPF3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41647 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41651 "isa_tms320.tcc"
>::OpCMPF3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41655 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41659 "isa_tms320.tcc"
>(code, addr, "CMPF3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41672 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41675 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41679 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41682 "isa_tms320.tcc"
>
OpCMPI3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41687 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41691 "isa_tms320.tcc"
>::OpCMPI3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41695 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41699 "isa_tms320.tcc"
>(code, addr, "CMPI3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41710 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41713 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41717 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41720 "isa_tms320.tcc"
>
OpCMPI3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41725 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41729 "isa_tms320.tcc"
>::OpCMPI3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41733 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41737 "isa_tms320.tcc"
>(code, addr, "CMPI3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41749 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41752 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41756 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41759 "isa_tms320.tcc"
>
OpCMPI3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41764 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41768 "isa_tms320.tcc"
>::OpCMPI3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41772 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41776 "isa_tms320.tcc"
>(code, addr, "CMPI3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41788 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41791 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41795 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41798 "isa_tms320.tcc"
>
OpCMPI3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41803 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41807 "isa_tms320.tcc"
>::OpCMPI3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41811 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41815 "isa_tms320.tcc"
>(code, addr, "CMPI3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41828 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41831 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41835 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41838 "isa_tms320.tcc"
>
OpLSH3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41843 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41847 "isa_tms320.tcc"
>::OpLSH3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41851 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41855 "isa_tms320.tcc"
>(code, addr, "LSH3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41866 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41869 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41873 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41876 "isa_tms320.tcc"
>
OpLSH3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41881 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41885 "isa_tms320.tcc"
>::OpLSH3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41889 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41893 "isa_tms320.tcc"
>(code, addr, "LSH3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41905 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41908 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41912 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41915 "isa_tms320.tcc"
>
OpLSH3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41920 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41924 "isa_tms320.tcc"
>::OpLSH3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41928 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41932 "isa_tms320.tcc"
>(code, addr, "LSH3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41944 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41947 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41951 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41954 "isa_tms320.tcc"
>
OpLSH3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 41959 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41963 "isa_tms320.tcc"
>::OpLSH3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 41967 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 41971 "isa_tms320.tcc"
>(code, addr, "LSH3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 41984 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 41987 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 41991 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 41994 "isa_tms320.tcc"
>
OpMPYF3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 41999 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42003 "isa_tms320.tcc"
>::OpMPYF3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42007 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42011 "isa_tms320.tcc"
>(code, addr, "MPYF3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42022 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42025 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42029 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42032 "isa_tms320.tcc"
>
OpMPYF3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42037 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42041 "isa_tms320.tcc"
>::OpMPYF3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42045 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42049 "isa_tms320.tcc"
>(code, addr, "MPYF3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42061 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42064 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42068 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42071 "isa_tms320.tcc"
>
OpMPYF3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42076 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42080 "isa_tms320.tcc"
>::OpMPYF3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42084 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42088 "isa_tms320.tcc"
>(code, addr, "MPYF3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42100 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42103 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42107 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42110 "isa_tms320.tcc"
>
OpMPYF3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42115 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42119 "isa_tms320.tcc"
>::OpMPYF3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42123 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42127 "isa_tms320.tcc"
>(code, addr, "MPYF3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42140 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42143 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42147 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42150 "isa_tms320.tcc"
>
OpMPYI3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42155 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42159 "isa_tms320.tcc"
>::OpMPYI3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42163 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42167 "isa_tms320.tcc"
>(code, addr, "MPYI3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42178 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42181 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42185 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42188 "isa_tms320.tcc"
>
OpMPYI3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42193 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42197 "isa_tms320.tcc"
>::OpMPYI3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42201 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42205 "isa_tms320.tcc"
>(code, addr, "MPYI3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42217 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42220 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42224 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42227 "isa_tms320.tcc"
>
OpMPYI3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42232 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42236 "isa_tms320.tcc"
>::OpMPYI3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42240 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42244 "isa_tms320.tcc"
>(code, addr, "MPYI3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42256 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42259 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42263 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42266 "isa_tms320.tcc"
>
OpMPYI3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42271 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42275 "isa_tms320.tcc"
>::OpMPYI3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42279 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42283 "isa_tms320.tcc"
>(code, addr, "MPYI3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42296 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42299 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42303 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42306 "isa_tms320.tcc"
>
OpOR3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42311 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42315 "isa_tms320.tcc"
>::OpOR3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42319 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42323 "isa_tms320.tcc"
>(code, addr, "OR3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42334 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42337 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42341 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42344 "isa_tms320.tcc"
>
OpOR3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42349 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42353 "isa_tms320.tcc"
>::OpOR3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42357 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42361 "isa_tms320.tcc"
>(code, addr, "OR3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42373 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42376 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42380 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42383 "isa_tms320.tcc"
>
OpOR3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42388 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42392 "isa_tms320.tcc"
>::OpOR3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42396 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42400 "isa_tms320.tcc"
>(code, addr, "OR3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42412 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42415 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42419 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42422 "isa_tms320.tcc"
>
OpOR3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42427 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42431 "isa_tms320.tcc"
>::OpOR3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42435 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42439 "isa_tms320.tcc"
>(code, addr, "OR3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42452 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42455 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42459 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42462 "isa_tms320.tcc"
>
OpSUBB3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42467 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42471 "isa_tms320.tcc"
>::OpSUBB3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42475 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42479 "isa_tms320.tcc"
>(code, addr, "SUBB3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42490 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42493 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42497 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42500 "isa_tms320.tcc"
>
OpSUBB3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42505 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42509 "isa_tms320.tcc"
>::OpSUBB3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42513 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42517 "isa_tms320.tcc"
>(code, addr, "SUBB3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42529 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42532 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42536 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42539 "isa_tms320.tcc"
>
OpSUBB3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42544 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42548 "isa_tms320.tcc"
>::OpSUBB3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42552 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42556 "isa_tms320.tcc"
>(code, addr, "SUBB3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42568 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42571 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42575 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42578 "isa_tms320.tcc"
>
OpSUBB3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42583 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42587 "isa_tms320.tcc"
>::OpSUBB3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42591 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42595 "isa_tms320.tcc"
>(code, addr, "SUBB3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42608 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42611 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42615 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42618 "isa_tms320.tcc"
>
OpSUBF3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42623 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42627 "isa_tms320.tcc"
>::OpSUBF3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42631 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42635 "isa_tms320.tcc"
>(code, addr, "SUBF3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42646 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42649 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42653 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42656 "isa_tms320.tcc"
>
OpSUBF3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42661 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42665 "isa_tms320.tcc"
>::OpSUBF3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42669 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42673 "isa_tms320.tcc"
>(code, addr, "SUBF3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42685 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42688 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42692 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42695 "isa_tms320.tcc"
>
OpSUBF3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42700 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42704 "isa_tms320.tcc"
>::OpSUBF3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42708 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42712 "isa_tms320.tcc"
>(code, addr, "SUBF3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42724 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42727 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42731 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42734 "isa_tms320.tcc"
>
OpSUBF3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42739 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42743 "isa_tms320.tcc"
>::OpSUBF3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42747 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42751 "isa_tms320.tcc"
>(code, addr, "SUBF3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42764 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42767 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42771 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42774 "isa_tms320.tcc"
>
OpSUBI3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42779 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42783 "isa_tms320.tcc"
>::OpSUBI3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42787 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42791 "isa_tms320.tcc"
>(code, addr, "SUBI3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42802 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42805 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42809 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42812 "isa_tms320.tcc"
>
OpSUBI3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42817 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42821 "isa_tms320.tcc"
>::OpSUBI3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42825 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42829 "isa_tms320.tcc"
>(code, addr, "SUBI3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42841 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42844 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42848 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42851 "isa_tms320.tcc"
>
OpSUBI3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42856 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42860 "isa_tms320.tcc"
>::OpSUBI3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42864 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42868 "isa_tms320.tcc"
>(code, addr, "SUBI3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42880 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42883 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42887 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42890 "isa_tms320.tcc"
>
OpSUBI3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 42895 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42899 "isa_tms320.tcc"
>::OpSUBI3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42903 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42907 "isa_tms320.tcc"
>(code, addr, "SUBI3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42920 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42923 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42927 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42930 "isa_tms320.tcc"
>
OpTSTB3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42935 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42939 "isa_tms320.tcc"
>::OpTSTB3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42943 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42947 "isa_tms320.tcc"
>(code, addr, "TSTB3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42958 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 42961 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 42965 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 42968 "isa_tms320.tcc"
>
OpTSTB3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 42973 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42977 "isa_tms320.tcc"
>::OpTSTB3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 42981 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 42985 "isa_tms320.tcc"
>(code, addr, "TSTB3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 42997 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43000 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43004 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43007 "isa_tms320.tcc"
>
OpTSTB3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 43012 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43016 "isa_tms320.tcc"
>::OpTSTB3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43020 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43024 "isa_tms320.tcc"
>(code, addr, "TSTB3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43036 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43039 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43043 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43046 "isa_tms320.tcc"
>
OpTSTB3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 43051 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43055 "isa_tms320.tcc"
>::OpTSTB3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43059 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43063 "isa_tms320.tcc"
>(code, addr, "TSTB3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43076 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43079 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43083 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43086 "isa_tms320.tcc"
>
OpXOR3_reg_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 43091 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43095 "isa_tms320.tcc"
>::OpXOR3_reg_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43099 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43103 "isa_tms320.tcc"
>(code, addr, "XOR3_reg_reg")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43114 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43117 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43121 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43124 "isa_tms320.tcc"
>
OpXOR3_indir_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 43129 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43133 "isa_tms320.tcc"
>::OpXOR3_indir_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43137 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43141 "isa_tms320.tcc"
>(code, addr, "XOR3_indir_reg")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43153 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43156 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43160 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43163 "isa_tms320.tcc"
>
OpXOR3_reg_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 43168 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43172 "isa_tms320.tcc"
>::OpXOR3_reg_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43176 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43180 "isa_tms320.tcc"
>(code, addr, "XOR3_reg_indir")
{
	dst = ((code >> 16) & 0x1f);
	src1 = ((code >> 8) & 0x1f);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43192 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43195 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43199 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43202 "isa_tms320.tcc"
>
OpXOR3_indir_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 43207 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43211 "isa_tms320.tcc"
>::OpXOR3_indir_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43215 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43219 "isa_tms320.tcc"
>(code, addr, "XOR3_indir_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod1 = ((code >> 11) & 0x1f);
	ar1 = ((code >> 8) & 0x7);
	mod2 = ((code >> 3) & 0x1f);
	ar2 = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43232 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43235 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43239 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43242 "isa_tms320.tcc"
>
OpBcond_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 43247 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43251 "isa_tms320.tcc"
>::OpBcond_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43255 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43259 "isa_tms320.tcc"
>(code, addr, "Bcond_reg")
{
	cond = ((code >> 16) & 0x1f);
	reg = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43269 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43272 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43276 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43279 "isa_tms320.tcc"
>
OpBcond_disp<
#line 45 "isa/tms320.isa"
CONFIG
#line 43284 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43288 "isa_tms320.tcc"
>::OpBcond_disp(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43292 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43296 "isa_tms320.tcc"
>(code, addr, "Bcond_disp")
{
	cond = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43306 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43309 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43313 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43316 "isa_tms320.tcc"
>
OpBcondD_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 43321 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43325 "isa_tms320.tcc"
>::OpBcondD_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43329 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43333 "isa_tms320.tcc"
>(code, addr, "BcondD_reg")
{
	cond = ((code >> 16) & 0x1f);
	reg = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43343 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43346 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43350 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43353 "isa_tms320.tcc"
>
OpBcondD_disp<
#line 45 "isa/tms320.isa"
CONFIG
#line 43358 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43362 "isa_tms320.tcc"
>::OpBcondD_disp(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43366 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43370 "isa_tms320.tcc"
>(code, addr, "BcondD_disp")
{
	cond = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43380 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43383 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43387 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43390 "isa_tms320.tcc"
>
OpBR<
#line 45 "isa/tms320.isa"
CONFIG
#line 43395 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43399 "isa_tms320.tcc"
>::OpBR(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43403 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43407 "isa_tms320.tcc"
>(code, addr, "BR")
{
	src = ((code >> 0) & 0xffffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43416 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43419 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43423 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43426 "isa_tms320.tcc"
>
OpBRD<
#line 45 "isa/tms320.isa"
CONFIG
#line 43431 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43435 "isa_tms320.tcc"
>::OpBRD(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43439 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43443 "isa_tms320.tcc"
>(code, addr, "BRD")
{
	src = ((code >> 0) & 0xffffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43452 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43455 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43459 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43462 "isa_tms320.tcc"
>
OpCALL<
#line 45 "isa/tms320.isa"
CONFIG
#line 43467 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43471 "isa_tms320.tcc"
>::OpCALL(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43475 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43479 "isa_tms320.tcc"
>(code, addr, "CALL")
{
	src = ((code >> 0) & 0xffffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43488 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43491 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43495 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43498 "isa_tms320.tcc"
>
OpCALLcond_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 43503 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43507 "isa_tms320.tcc"
>::OpCALLcond_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43511 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43515 "isa_tms320.tcc"
>(code, addr, "CALLcond_reg")
{
	cond = ((code >> 16) & 0x1f);
	reg = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43525 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43528 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43532 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43535 "isa_tms320.tcc"
>
OpCALLcond_disp<
#line 45 "isa/tms320.isa"
CONFIG
#line 43540 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43544 "isa_tms320.tcc"
>::OpCALLcond_disp(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43548 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43552 "isa_tms320.tcc"
>(code, addr, "CALLcond_disp")
{
	cond = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43562 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43565 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43569 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43572 "isa_tms320.tcc"
>
OpDBcond_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 43577 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43581 "isa_tms320.tcc"
>::OpDBcond_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43585 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43589 "isa_tms320.tcc"
>(code, addr, "DBcond_reg")
{
	ar = ((code >> 22) & 0x7);
	cond = ((code >> 16) & 0x1f);
	reg = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43600 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43603 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43607 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43610 "isa_tms320.tcc"
>
OpDBcond_disp<
#line 45 "isa/tms320.isa"
CONFIG
#line 43615 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43619 "isa_tms320.tcc"
>::OpDBcond_disp(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43623 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43627 "isa_tms320.tcc"
>(code, addr, "DBcond_disp")
{
	ar = ((code >> 22) & 0x7);
	cond = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43638 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43641 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43645 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43648 "isa_tms320.tcc"
>
OpDBcondD_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 43653 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43657 "isa_tms320.tcc"
>::OpDBcondD_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43661 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43665 "isa_tms320.tcc"
>(code, addr, "DBcondD_reg")
{
	ar = ((code >> 22) & 0x7);
	cond = ((code >> 16) & 0x1f);
	reg = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43676 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43679 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43683 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43686 "isa_tms320.tcc"
>
OpDBcondD_disp<
#line 45 "isa/tms320.isa"
CONFIG
#line 43691 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43695 "isa_tms320.tcc"
>::OpDBcondD_disp(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43699 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43703 "isa_tms320.tcc"
>(code, addr, "DBcondD_disp")
{
	ar = ((code >> 22) & 0x7);
	cond = ((code >> 16) & 0x1f);
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43714 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43717 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43721 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43724 "isa_tms320.tcc"
>
OpIACK_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 43729 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43733 "isa_tms320.tcc"
>::OpIACK_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43737 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43741 "isa_tms320.tcc"
>(code, addr, "IACK_dir")
{
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43750 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43753 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43757 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43760 "isa_tms320.tcc"
>
OpIACK_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 43765 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43769 "isa_tms320.tcc"
>::OpIACK_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43773 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43777 "isa_tms320.tcc"
>(code, addr, "IACK_indir")
{
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43788 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43791 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43795 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43798 "isa_tms320.tcc"
>
OpIDLE<
#line 45 "isa/tms320.isa"
CONFIG
#line 43803 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43807 "isa_tms320.tcc"
>::OpIDLE(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43811 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43815 "isa_tms320.tcc"
>(code, addr, "IDLE")
{
}

template <
#line 45 "isa/tms320.isa"
class
#line 43823 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43826 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43830 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43833 "isa_tms320.tcc"
>
OpNOP_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 43838 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43842 "isa_tms320.tcc"
>::OpNOP_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43846 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43850 "isa_tms320.tcc"
>(code, addr, "NOP_dir")
{
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43859 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43862 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43866 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43869 "isa_tms320.tcc"
>
OpNOP_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 43874 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43878 "isa_tms320.tcc"
>::OpNOP_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43882 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43886 "isa_tms320.tcc"
>(code, addr, "NOP_indir")
{
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43897 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43900 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43904 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43907 "isa_tms320.tcc"
>
OpRETIcond<
#line 45 "isa/tms320.isa"
CONFIG
#line 43912 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43916 "isa_tms320.tcc"
>::OpRETIcond(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43920 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43924 "isa_tms320.tcc"
>(code, addr, "RETIcond")
{
	cond = ((code >> 16) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43933 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43936 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43940 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43943 "isa_tms320.tcc"
>
OpRETScond<
#line 45 "isa/tms320.isa"
CONFIG
#line 43948 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43952 "isa_tms320.tcc"
>::OpRETScond(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43956 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43960 "isa_tms320.tcc"
>(code, addr, "RETScond")
{
	cond = ((code >> 16) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 43969 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 43972 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 43976 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 43979 "isa_tms320.tcc"
>
OpRPTB<
#line 45 "isa/tms320.isa"
CONFIG
#line 43984 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43988 "isa_tms320.tcc"
>::OpRPTB(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 43992 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 43996 "isa_tms320.tcc"
>(code, addr, "RPTB")
{
	src = ((code >> 0) & 0xffffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44005 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44008 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44012 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44015 "isa_tms320.tcc"
>
OpRPTS_reg<
#line 45 "isa/tms320.isa"
CONFIG
#line 44020 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44024 "isa_tms320.tcc"
>::OpRPTS_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44028 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44032 "isa_tms320.tcc"
>(code, addr, "RPTS_reg")
{
	src = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44041 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44044 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44048 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44051 "isa_tms320.tcc"
>
OpRPTS_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44056 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44060 "isa_tms320.tcc"
>::OpRPTS_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44064 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44068 "isa_tms320.tcc"
>(code, addr, "RPTS_dir")
{
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44077 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44080 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44084 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44087 "isa_tms320.tcc"
>
OpRPTS_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44092 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44096 "isa_tms320.tcc"
>::OpRPTS_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44100 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44104 "isa_tms320.tcc"
>(code, addr, "RPTS_indir")
{
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44115 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44118 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44122 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44125 "isa_tms320.tcc"
>
OpRPTS_imm<
#line 45 "isa/tms320.isa"
CONFIG
#line 44130 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44134 "isa_tms320.tcc"
>::OpRPTS_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44138 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44142 "isa_tms320.tcc"
>(code, addr, "RPTS_imm")
{
	imm = (((((int32_t)(code >> 0)) & 0xffff) << 16) >> 16);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44151 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44154 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44158 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44161 "isa_tms320.tcc"
>
OpSWI<
#line 45 "isa/tms320.isa"
CONFIG
#line 44166 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44170 "isa_tms320.tcc"
>::OpSWI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44174 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44178 "isa_tms320.tcc"
>(code, addr, "SWI")
{
}

template <
#line 45 "isa/tms320.isa"
class
#line 44186 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44189 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44193 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44196 "isa_tms320.tcc"
>
OpTRAPcond<
#line 45 "isa/tms320.isa"
CONFIG
#line 44201 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44205 "isa_tms320.tcc"
>::OpTRAPcond(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44209 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44213 "isa_tms320.tcc"
>(code, addr, "TRAPcond")
{
	cond = ((code >> 16) & 0x1f);
	n = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44223 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44226 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44230 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44233 "isa_tms320.tcc"
>
OpIDLE2<
#line 45 "isa/tms320.isa"
CONFIG
#line 44238 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44242 "isa_tms320.tcc"
>::OpIDLE2(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44246 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44250 "isa_tms320.tcc"
>(code, addr, "IDLE2")
{
}

template <
#line 45 "isa/tms320.isa"
class
#line 44258 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44261 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44265 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44268 "isa_tms320.tcc"
>
OpLOPOWER<
#line 45 "isa/tms320.isa"
CONFIG
#line 44273 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44277 "isa_tms320.tcc"
>::OpLOPOWER(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44281 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44285 "isa_tms320.tcc"
>(code, addr, "LOPOWER")
{
}

template <
#line 45 "isa/tms320.isa"
class
#line 44293 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44296 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44300 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44303 "isa_tms320.tcc"
>
OpMAXSPEED<
#line 45 "isa/tms320.isa"
CONFIG
#line 44308 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44312 "isa_tms320.tcc"
>::OpMAXSPEED(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44316 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44320 "isa_tms320.tcc"
>(code, addr, "MAXSPEED")
{
}

template <
#line 45 "isa/tms320.isa"
class
#line 44328 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44331 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44335 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44338 "isa_tms320.tcc"
>
OpLDFI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44343 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44347 "isa_tms320.tcc"
>::OpLDFI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44351 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44355 "isa_tms320.tcc"
>(code, addr, "LDFI_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44365 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44368 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44372 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44375 "isa_tms320.tcc"
>
OpLDFI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44380 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44384 "isa_tms320.tcc"
>::OpLDFI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44388 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44392 "isa_tms320.tcc"
>(code, addr, "LDFI_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44404 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44407 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44411 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44414 "isa_tms320.tcc"
>
OpLDII_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44419 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44423 "isa_tms320.tcc"
>::OpLDII_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44427 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44431 "isa_tms320.tcc"
>(code, addr, "LDII_dir")
{
	dst = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44441 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44444 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44448 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44451 "isa_tms320.tcc"
>
OpLDII_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44456 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44460 "isa_tms320.tcc"
>::OpLDII_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44464 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44468 "isa_tms320.tcc"
>(code, addr, "LDII_indir")
{
	dst = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44480 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44483 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44487 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44490 "isa_tms320.tcc"
>
OpSIGI<
#line 45 "isa/tms320.isa"
CONFIG
#line 44495 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44499 "isa_tms320.tcc"
>::OpSIGI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44503 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44507 "isa_tms320.tcc"
>(code, addr, "SIGI")
{
}

template <
#line 45 "isa/tms320.isa"
class
#line 44515 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44518 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44522 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44525 "isa_tms320.tcc"
>
OpSTFI_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44530 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44534 "isa_tms320.tcc"
>::OpSTFI_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44538 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44542 "isa_tms320.tcc"
>(code, addr, "STFI_dir")
{
	src = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44552 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44555 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44559 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44562 "isa_tms320.tcc"
>
OpSTFI_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44567 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44571 "isa_tms320.tcc"
>::OpSTFI_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44575 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44579 "isa_tms320.tcc"
>(code, addr, "STFI_indir")
{
	src = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44591 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44594 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44598 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44601 "isa_tms320.tcc"
>
OpSTII_dir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44606 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44610 "isa_tms320.tcc"
>::OpSTII_dir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44614 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44618 "isa_tms320.tcc"
>(code, addr, "STII_dir")
{
	src = ((code >> 16) & 0x1f);
	direct = ((code >> 0) & 0xffff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44628 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44631 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44635 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44638 "isa_tms320.tcc"
>
OpSTII_indir<
#line 45 "isa/tms320.isa"
CONFIG
#line 44643 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44647 "isa_tms320.tcc"
>::OpSTII_indir(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44651 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44655 "isa_tms320.tcc"
>(code, addr, "STII_indir")
{
	src = ((code >> 16) & 0x1f);
	mod = ((code >> 11) & 0x1f);
	ar = ((code >> 8) & 0x7);
	disp = ((code >> 0) & 0xff);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44667 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44670 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44674 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44677 "isa_tms320.tcc"
>
OpFLOAT_STF<
#line 45 "isa/tms320.isa"
CONFIG
#line 44682 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44686 "isa_tms320.tcc"
>::OpFLOAT_STF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44690 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44694 "isa_tms320.tcc"
>(code, addr, "FLOAT_STF")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44708 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44711 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44715 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44718 "isa_tms320.tcc"
>
OpFLOAT_STF_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 44723 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44727 "isa_tms320.tcc"
>::OpFLOAT_STF_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44731 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44735 "isa_tms320.tcc"
>(code, addr, "FLOAT_STF_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44748 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44751 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44755 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44758 "isa_tms320.tcc"
>
OpLDF_STF<
#line 45 "isa/tms320.isa"
CONFIG
#line 44763 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44767 "isa_tms320.tcc"
>::OpLDF_STF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44771 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44775 "isa_tms320.tcc"
>(code, addr, "LDF_STF")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44789 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44792 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44796 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44799 "isa_tms320.tcc"
>
OpLDF_STF_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 44804 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44808 "isa_tms320.tcc"
>::OpLDF_STF_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44812 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44816 "isa_tms320.tcc"
>(code, addr, "LDF_STF_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44829 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44832 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44836 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44839 "isa_tms320.tcc"
>
OpLDI_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 44844 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44848 "isa_tms320.tcc"
>::OpLDI_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44852 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44856 "isa_tms320.tcc"
>(code, addr, "LDI_STI")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44870 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44873 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44877 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44880 "isa_tms320.tcc"
>
OpLDI_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 44885 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44889 "isa_tms320.tcc"
>::OpLDI_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44893 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44897 "isa_tms320.tcc"
>(code, addr, "LDI_STI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44910 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44913 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44917 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44920 "isa_tms320.tcc"
>
OpLSH3_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 44925 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44929 "isa_tms320.tcc"
>::OpLSH3_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44933 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44937 "isa_tms320.tcc"
>(code, addr, "LSH3_STI")
{
	dst1 = ((code >> 22) & 0x7);
	count = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44952 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44955 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 44959 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 44962 "isa_tms320.tcc"
>
OpLSH3_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 44967 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44971 "isa_tms320.tcc"
>::OpLSH3_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 44975 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 44979 "isa_tms320.tcc"
>(code, addr, "LSH3_STI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	count = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 44993 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 44996 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45000 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45003 "isa_tms320.tcc"
>
OpMPYF3_STF<
#line 45 "isa/tms320.isa"
CONFIG
#line 45008 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45012 "isa_tms320.tcc"
>::OpMPYF3_STF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45016 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45020 "isa_tms320.tcc"
>(code, addr, "MPYF3_STF")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45035 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45038 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45042 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45045 "isa_tms320.tcc"
>
OpMPYF3_STF_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45050 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45054 "isa_tms320.tcc"
>::OpMPYF3_STF_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45058 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45062 "isa_tms320.tcc"
>(code, addr, "MPYF3_STF_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45076 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45079 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45083 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45086 "isa_tms320.tcc"
>
OpMPYI3_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 45091 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45095 "isa_tms320.tcc"
>::OpMPYI3_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45099 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45103 "isa_tms320.tcc"
>(code, addr, "MPYI3_STI")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45118 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45121 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45125 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45128 "isa_tms320.tcc"
>
OpMPYI3_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45133 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45137 "isa_tms320.tcc"
>::OpMPYI3_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45141 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45145 "isa_tms320.tcc"
>(code, addr, "MPYI3_STI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45159 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45162 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45166 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45169 "isa_tms320.tcc"
>
OpNEGF_STF<
#line 45 "isa/tms320.isa"
CONFIG
#line 45174 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45178 "isa_tms320.tcc"
>::OpNEGF_STF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45182 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45186 "isa_tms320.tcc"
>(code, addr, "NEGF_STF")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45200 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45203 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45207 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45210 "isa_tms320.tcc"
>
OpNEGF_STF_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45215 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45219 "isa_tms320.tcc"
>::OpNEGF_STF_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45223 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45227 "isa_tms320.tcc"
>(code, addr, "NEGF_STF_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45240 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45243 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45247 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45250 "isa_tms320.tcc"
>
OpNEGI_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 45255 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45259 "isa_tms320.tcc"
>::OpNEGI_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45263 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45267 "isa_tms320.tcc"
>(code, addr, "NEGI_STI")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45281 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45284 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45288 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45291 "isa_tms320.tcc"
>
OpNEGI_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45296 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45300 "isa_tms320.tcc"
>::OpNEGI_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45304 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45308 "isa_tms320.tcc"
>(code, addr, "NEGI_STI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45321 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45324 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45328 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45331 "isa_tms320.tcc"
>
OpNOT_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 45336 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45340 "isa_tms320.tcc"
>::OpNOT_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45344 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45348 "isa_tms320.tcc"
>(code, addr, "NOT_STI")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45362 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45365 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45369 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45372 "isa_tms320.tcc"
>
OpNOT_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45377 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45381 "isa_tms320.tcc"
>::OpNOT_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45385 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45389 "isa_tms320.tcc"
>(code, addr, "NOT_STI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45402 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45405 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45409 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45412 "isa_tms320.tcc"
>
OpOR3_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 45417 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45421 "isa_tms320.tcc"
>::OpOR3_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45425 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45429 "isa_tms320.tcc"
>(code, addr, "OR3_STI")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45444 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45447 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45451 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45454 "isa_tms320.tcc"
>
OpOR3_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45459 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45463 "isa_tms320.tcc"
>::OpOR3_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45467 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45471 "isa_tms320.tcc"
>(code, addr, "OR3_STI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45485 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45488 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45492 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45495 "isa_tms320.tcc"
>
OpSTF_STF<
#line 45 "isa/tms320.isa"
CONFIG
#line 45500 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45504 "isa_tms320.tcc"
>::OpSTF_STF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45508 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45512 "isa_tms320.tcc"
>(code, addr, "STF_STF")
{
	src2 = ((code >> 22) & 0x7);
	src1 = ((code >> 16) & 0x7);
	d1_mod = ((code >> 11) & 0x1f);
	d1_ar = ((code >> 8) & 0x7);
	d2_mod = ((code >> 3) & 0x1f);
	d2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45526 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45529 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45533 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45536 "isa_tms320.tcc"
>
OpSTF_STF_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45541 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45545 "isa_tms320.tcc"
>::OpSTF_STF_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45549 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45553 "isa_tms320.tcc"
>(code, addr, "STF_STF_ext")
{
	src2 = ((code >> 22) & 0x7);
	src1 = ((code >> 16) & 0x7);
	d1_mod = ((code >> 11) & 0x1f);
	d1_ar = ((code >> 8) & 0x7);
	dst2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45566 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45569 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45573 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45576 "isa_tms320.tcc"
>
OpSTI_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 45581 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45585 "isa_tms320.tcc"
>::OpSTI_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45589 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45593 "isa_tms320.tcc"
>(code, addr, "STI_STI")
{
	src2 = ((code >> 22) & 0x7);
	src1 = ((code >> 16) & 0x7);
	d1_mod = ((code >> 11) & 0x1f);
	d1_ar = ((code >> 8) & 0x7);
	d2_mod = ((code >> 3) & 0x1f);
	d2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45607 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45610 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45614 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45617 "isa_tms320.tcc"
>
OpSTI_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45622 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45626 "isa_tms320.tcc"
>::OpSTI_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45630 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45634 "isa_tms320.tcc"
>(code, addr, "STI_STI_ext")
{
	src2 = ((code >> 22) & 0x7);
	src1 = ((code >> 16) & 0x7);
	d1_mod = ((code >> 11) & 0x1f);
	d1_ar = ((code >> 8) & 0x7);
	dst2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45647 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45650 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45654 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45657 "isa_tms320.tcc"
>
OpSUBF3_STF<
#line 45 "isa/tms320.isa"
CONFIG
#line 45662 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45666 "isa_tms320.tcc"
>::OpSUBF3_STF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45670 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45674 "isa_tms320.tcc"
>(code, addr, "SUBF3_STF")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45689 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45692 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45696 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45699 "isa_tms320.tcc"
>
OpSUBF3_STF_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45704 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45708 "isa_tms320.tcc"
>::OpSUBF3_STF_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45712 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45716 "isa_tms320.tcc"
>(code, addr, "SUBF3_STF_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45730 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45733 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45737 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45740 "isa_tms320.tcc"
>
OpSUBI3_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 45745 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45749 "isa_tms320.tcc"
>::OpSUBI3_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45753 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45757 "isa_tms320.tcc"
>(code, addr, "SUBI3_STI")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45772 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45775 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45779 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45782 "isa_tms320.tcc"
>
OpSUBI3_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45787 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45791 "isa_tms320.tcc"
>::OpSUBI3_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45795 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45799 "isa_tms320.tcc"
>(code, addr, "SUBI3_STI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45813 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45816 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45820 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45823 "isa_tms320.tcc"
>
OpXOR3_STI<
#line 45 "isa/tms320.isa"
CONFIG
#line 45828 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45832 "isa_tms320.tcc"
>::OpXOR3_STI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45836 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45840 "isa_tms320.tcc"
>(code, addr, "XOR3_STI")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45855 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45858 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45862 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45865 "isa_tms320.tcc"
>
OpXOR3_STI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45870 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45874 "isa_tms320.tcc"
>::OpXOR3_STI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45878 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45882 "isa_tms320.tcc"
>(code, addr, "XOR3_STI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	src1 = ((code >> 19) & 0x7);
	src3 = ((code >> 16) & 0x7);
	d2_mod = ((code >> 11) & 0x1f);
	d2_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45896 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45899 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45903 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45906 "isa_tms320.tcc"
>
OpLDF_LDF<
#line 45 "isa/tms320.isa"
CONFIG
#line 45911 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45915 "isa_tms320.tcc"
>::OpLDF_LDF(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45919 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45923 "isa_tms320.tcc"
>(code, addr, "LDF_LDF")
{
	dst1 = ((code >> 22) & 0x7);
	dst2 = ((code >> 19) & 0x7);
	s1_mod = ((code >> 11) & 0x1f);
	s1_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45937 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45940 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45944 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45947 "isa_tms320.tcc"
>
OpLDF_LDF_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 45952 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45956 "isa_tms320.tcc"
>::OpLDF_LDF_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 45960 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45964 "isa_tms320.tcc"
>(code, addr, "LDF_LDF_ext")
{
	dst1 = ((code >> 22) & 0x7);
	dst2 = ((code >> 19) & 0x7);
	s1_mod = ((code >> 11) & 0x1f);
	s1_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 45977 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 45980 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 45984 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 45987 "isa_tms320.tcc"
>
OpLDI_LDI<
#line 45 "isa/tms320.isa"
CONFIG
#line 45992 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 45996 "isa_tms320.tcc"
>::OpLDI_LDI(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46000 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46004 "isa_tms320.tcc"
>(code, addr, "LDI_LDI")
{
	dst1 = ((code >> 22) & 0x7);
	dst2 = ((code >> 19) & 0x7);
	s1_mod = ((code >> 11) & 0x1f);
	s1_ar = ((code >> 8) & 0x7);
	s2_mod = ((code >> 3) & 0x1f);
	s2_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46018 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46021 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46025 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46028 "isa_tms320.tcc"
>
OpLDI_LDI_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 46033 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46037 "isa_tms320.tcc"
>::OpLDI_LDI_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46041 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46045 "isa_tms320.tcc"
>(code, addr, "LDI_LDI_ext")
{
	dst1 = ((code >> 22) & 0x7);
	dst2 = ((code >> 19) & 0x7);
	s1_mod = ((code >> 11) & 0x1f);
	s1_ar = ((code >> 8) & 0x7);
	src2 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46058 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46061 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46065 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46068 "isa_tms320.tcc"
>
OpMPYF3_ADDF3<
#line 45 "isa/tms320.isa"
CONFIG
#line 46073 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46077 "isa_tms320.tcc"
>::OpMPYF3_ADDF3(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46081 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46085 "isa_tms320.tcc"
>(code, addr, "MPYF3_ADDF3")
{
	p = ((code >> 24) & 0x3);
	d1 = ((code >> 23) & 0x1);
	d2 = ((code >> 22) & 0x1);
	src1 = ((code >> 19) & 0x7);
	src2 = ((code >> 16) & 0x7);
	s3_mod = ((code >> 11) & 0x1f);
	s3_ar = ((code >> 8) & 0x7);
	s4_mod = ((code >> 3) & 0x1f);
	s4_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46102 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46105 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46109 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46112 "isa_tms320.tcc"
>
OpMPYF3_ADDF3_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 46117 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46121 "isa_tms320.tcc"
>::OpMPYF3_ADDF3_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46125 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46129 "isa_tms320.tcc"
>(code, addr, "MPYF3_ADDF3_ext")
{
	p = ((code >> 24) & 0x3);
	d1 = ((code >> 23) & 0x1);
	d2 = ((code >> 22) & 0x1);
	src1 = ((code >> 19) & 0x7);
	src2 = ((code >> 16) & 0x7);
	src3 = ((code >> 8) & 0x1f);
	src4 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46144 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46147 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46151 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46154 "isa_tms320.tcc"
>
OpMPYF3_SUBF3<
#line 45 "isa/tms320.isa"
CONFIG
#line 46159 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46163 "isa_tms320.tcc"
>::OpMPYF3_SUBF3(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46167 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46171 "isa_tms320.tcc"
>(code, addr, "MPYF3_SUBF3")
{
	p = ((code >> 24) & 0x3);
	d1 = ((code >> 23) & 0x1);
	d2 = ((code >> 22) & 0x1);
	src1 = ((code >> 19) & 0x7);
	src2 = ((code >> 16) & 0x7);
	s3_mod = ((code >> 11) & 0x1f);
	s3_ar = ((code >> 8) & 0x7);
	s4_mod = ((code >> 3) & 0x1f);
	s4_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46188 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46191 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46195 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46198 "isa_tms320.tcc"
>
OpMPYF3_SUBF3_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 46203 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46207 "isa_tms320.tcc"
>::OpMPYF3_SUBF3_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46211 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46215 "isa_tms320.tcc"
>(code, addr, "MPYF3_SUBF3_ext")
{
	p = ((code >> 24) & 0x3);
	d1 = ((code >> 23) & 0x1);
	d2 = ((code >> 22) & 0x1);
	src1 = ((code >> 19) & 0x7);
	src2 = ((code >> 16) & 0x7);
	src3 = ((code >> 8) & 0x1f);
	src4 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46230 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46233 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46237 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46240 "isa_tms320.tcc"
>
OpMPYI3_ADDI3<
#line 45 "isa/tms320.isa"
CONFIG
#line 46245 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46249 "isa_tms320.tcc"
>::OpMPYI3_ADDI3(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46253 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46257 "isa_tms320.tcc"
>(code, addr, "MPYI3_ADDI3")
{
	p = ((code >> 24) & 0x3);
	d1 = ((code >> 23) & 0x1);
	d2 = ((code >> 22) & 0x1);
	src1 = ((code >> 19) & 0x7);
	src2 = ((code >> 16) & 0x7);
	s3_mod = ((code >> 11) & 0x1f);
	s3_ar = ((code >> 8) & 0x7);
	s4_mod = ((code >> 3) & 0x1f);
	s4_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46274 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46277 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46281 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46284 "isa_tms320.tcc"
>
OpMPYI3_ADDI3_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 46289 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46293 "isa_tms320.tcc"
>::OpMPYI3_ADDI3_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46297 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46301 "isa_tms320.tcc"
>(code, addr, "MPYI3_ADDI3_ext")
{
	p = ((code >> 24) & 0x3);
	d1 = ((code >> 23) & 0x1);
	d2 = ((code >> 22) & 0x1);
	src1 = ((code >> 19) & 0x7);
	src2 = ((code >> 16) & 0x7);
	src3 = ((code >> 8) & 0x1f);
	src4 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46316 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46319 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46323 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46326 "isa_tms320.tcc"
>
OpMPYI3_SUBI3<
#line 45 "isa/tms320.isa"
CONFIG
#line 46331 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46335 "isa_tms320.tcc"
>::OpMPYI3_SUBI3(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46339 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46343 "isa_tms320.tcc"
>(code, addr, "MPYI3_SUBI3")
{
	p = ((code >> 24) & 0x3);
	d1 = ((code >> 23) & 0x1);
	d2 = ((code >> 22) & 0x1);
	src1 = ((code >> 19) & 0x7);
	src2 = ((code >> 16) & 0x7);
	s3_mod = ((code >> 11) & 0x1f);
	s3_ar = ((code >> 8) & 0x7);
	s4_mod = ((code >> 3) & 0x1f);
	s4_ar = ((code >> 0) & 0x7);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46360 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46363 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46367 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46370 "isa_tms320.tcc"
>
OpMPYI3_SUBI3_ext<
#line 45 "isa/tms320.isa"
CONFIG
#line 46375 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46379 "isa_tms320.tcc"
>::OpMPYI3_SUBI3_ext(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46383 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46387 "isa_tms320.tcc"
>(code, addr, "MPYI3_SUBI3_ext")
{
	p = ((code >> 24) & 0x3);
	d1 = ((code >> 23) & 0x1);
	d2 = ((code >> 22) & 0x1);
	src1 = ((code >> 19) & 0x7);
	src2 = ((code >> 16) & 0x7);
	src3 = ((code >> 8) & 0x1f);
	src4 = ((code >> 0) & 0x1f);
}

template <
#line 45 "isa/tms320.isa"
class
#line 46402 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46405 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46409 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46412 "isa_tms320.tcc"
>
DecodeMapPage<
#line 45 "isa/tms320.isa"
CONFIG
#line 46417 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46421 "isa_tms320.tcc"
>::DecodeMapPage(typename CONFIG::address_t key)
{
	this->key = key;
	memset(operation, 0, sizeof(operation));
	next = 0;
}

template <
#line 45 "isa/tms320.isa"
class
#line 46432 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46435 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46439 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46442 "isa_tms320.tcc"
>
DecodeMapPage<
#line 45 "isa/tms320.isa"
CONFIG
#line 46447 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46451 "isa_tms320.tcc"
>::~DecodeMapPage()
{
	unsigned int idx;
	for(idx = 0; idx < NUM_OPERATIONS_PER_PAGE; idx++)
	delete operation[idx];
}

template <
#line 45 "isa/tms320.isa"
class
#line 46462 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46465 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46469 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46472 "isa_tms320.tcc"
>
DecodeTableEntry<
#line 45 "isa/tms320.isa"
CONFIG
#line 46477 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46481 "isa_tms320.tcc"
>::DecodeTableEntry(CodeType opcode, CodeType opcode_mask, Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 46485 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46489 "isa_tms320.tcc"
> *(*decode)(CodeType, typename CONFIG::address_t))
{
	this->opcode = opcode;
	this->opcode_mask = opcode_mask;
	this->decode = decode;
}

template <
#line 45 "isa/tms320.isa"
class
#line 46500 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 46503 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 46507 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 46510 "isa_tms320.tcc"
>
Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 46515 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 46519 "isa_tms320.tcc"
>::Decoder()
{
	little_endian = true;
	mru_page = 0;
	memset(decode_hash_table, 0, sizeof(decode_hash_table));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46528 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46532 "isa_tms320.tcc"
	>(0x8c00e0e0UL, 0xfc00e0e0UL, DecodeOpMPYI3_SUBI3_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46536 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46540 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46545 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46549 "isa_tms320.tcc"
	>(0x8c000000UL, 0xfc000000UL, DecodeOpMPYI3_SUBI3<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46553 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46557 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46562 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46566 "isa_tms320.tcc"
	>(0x8800e0e0UL, 0xfc00e0e0UL, DecodeOpMPYI3_ADDI3_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46570 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46574 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46579 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46583 "isa_tms320.tcc"
	>(0x88000000UL, 0xfc000000UL, DecodeOpMPYI3_ADDI3<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46587 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46591 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46596 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46600 "isa_tms320.tcc"
	>(0x8400e0e0UL, 0xfc00e0e0UL, DecodeOpMPYF3_SUBF3_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46604 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46608 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46613 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46617 "isa_tms320.tcc"
	>(0x84000000UL, 0xfc000000UL, DecodeOpMPYF3_SUBF3<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46621 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46625 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46630 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46634 "isa_tms320.tcc"
	>(0x8000e0e0UL, 0xfc00e0e0UL, DecodeOpMPYF3_ADDF3_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46638 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46642 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46647 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46651 "isa_tms320.tcc"
	>(0x80000000UL, 0xfc000000UL, DecodeOpMPYF3_ADDF3<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46655 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46659 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46664 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46668 "isa_tms320.tcc"
	>(0xc60000e0UL, 0xfe0700e0UL, DecodeOpLDI_LDI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46672 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46676 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46681 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46685 "isa_tms320.tcc"
	>(0xc6000000UL, 0xfe070000UL, DecodeOpLDI_LDI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46689 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46693 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46698 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46702 "isa_tms320.tcc"
	>(0xc40000e0UL, 0xfe0700e0UL, DecodeOpLDF_LDF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46706 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46710 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46715 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46719 "isa_tms320.tcc"
	>(0xc4000000UL, 0xfe070000UL, DecodeOpLDF_LDF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46723 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46727 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46732 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46736 "isa_tms320.tcc"
	>(0xee0000e0UL, 0xfe0000e0UL, DecodeOpXOR3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46740 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46744 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46749 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46753 "isa_tms320.tcc"
	>(0xee000000UL, 0xfe000000UL, DecodeOpXOR3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46757 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46761 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46766 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46770 "isa_tms320.tcc"
	>(0xec0000e0UL, 0xfe0000e0UL, DecodeOpSUBI3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46774 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46778 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46783 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46787 "isa_tms320.tcc"
	>(0xec000000UL, 0xfe000000UL, DecodeOpSUBI3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46791 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46795 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46800 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46804 "isa_tms320.tcc"
	>(0xea0000e0UL, 0xfe0000e0UL, DecodeOpSUBF3_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46808 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46812 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46817 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46821 "isa_tms320.tcc"
	>(0xea000000UL, 0xfe000000UL, DecodeOpSUBF3_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46825 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46829 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46834 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46838 "isa_tms320.tcc"
	>(0xc20000e0UL, 0xfe3800e0UL, DecodeOpSTI_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46842 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46846 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46851 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46855 "isa_tms320.tcc"
	>(0xc2000000UL, 0xfe380000UL, DecodeOpSTI_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46859 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46863 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46868 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46872 "isa_tms320.tcc"
	>(0xc00000e0UL, 0xfe3800e0UL, DecodeOpSTF_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46876 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46880 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46885 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46889 "isa_tms320.tcc"
	>(0xc0000000UL, 0xfe380000UL, DecodeOpSTF_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46893 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46897 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46902 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46906 "isa_tms320.tcc"
	>(0xe80000e0UL, 0xfe0000e0UL, DecodeOpOR3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46910 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46914 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46919 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46923 "isa_tms320.tcc"
	>(0xe8000000UL, 0xfe000000UL, DecodeOpOR3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46927 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46931 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46936 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46940 "isa_tms320.tcc"
	>(0xe60000e0UL, 0xfe3800e0UL, DecodeOpNOT_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46944 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46948 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46953 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46957 "isa_tms320.tcc"
	>(0xe6000000UL, 0xfe380000UL, DecodeOpNOT_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46961 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46965 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46970 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46974 "isa_tms320.tcc"
	>(0xe40000e0UL, 0xfe3800e0UL, DecodeOpNEGI_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46978 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46982 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46987 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46991 "isa_tms320.tcc"
	>(0xe4000000UL, 0xfe380000UL, DecodeOpNEGI_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 46995 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 46999 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47004 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47008 "isa_tms320.tcc"
	>(0xe20000e0UL, 0xfe3800e0UL, DecodeOpNEGF_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47012 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47016 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47021 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47025 "isa_tms320.tcc"
	>(0xe2000000UL, 0xfe380000UL, DecodeOpNEGF_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47029 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47033 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47038 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47042 "isa_tms320.tcc"
	>(0xe00000e0UL, 0xfe0000e0UL, DecodeOpMPYI3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47046 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47050 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47055 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47059 "isa_tms320.tcc"
	>(0xe0000000UL, 0xfe000000UL, DecodeOpMPYI3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47063 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47067 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47072 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47076 "isa_tms320.tcc"
	>(0xde0000e0UL, 0xfe0000e0UL, DecodeOpMPYF3_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47080 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47084 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47089 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47093 "isa_tms320.tcc"
	>(0xde000000UL, 0xfe000000UL, DecodeOpMPYF3_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47097 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47101 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47106 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47110 "isa_tms320.tcc"
	>(0xdc0000e0UL, 0xfe0000e0UL, DecodeOpLSH3_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47114 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47118 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47123 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47127 "isa_tms320.tcc"
	>(0xdc000000UL, 0xfe000000UL, DecodeOpLSH3_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47131 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47135 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47140 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47144 "isa_tms320.tcc"
	>(0xda0000e0UL, 0xfe3800e0UL, DecodeOpLDI_STI_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47148 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47152 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47157 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47161 "isa_tms320.tcc"
	>(0xda000000UL, 0xfe380000UL, DecodeOpLDI_STI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47165 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47169 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47174 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47178 "isa_tms320.tcc"
	>(0xd80000e0UL, 0xfe3800e0UL, DecodeOpLDF_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47182 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47186 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47191 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47195 "isa_tms320.tcc"
	>(0xd8000000UL, 0xfe380000UL, DecodeOpLDF_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47199 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47203 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47208 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47212 "isa_tms320.tcc"
	>(0xd60000e0UL, 0xfe3800e0UL, DecodeOpFLOAT_STF_ext<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47216 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47220 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47225 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47229 "isa_tms320.tcc"
	>(0xd6000000UL, 0xfe380000UL, DecodeOpFLOAT_STF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47233 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47237 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47242 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47246 "isa_tms320.tcc"
	>(0x15c00000UL, 0xffe00000UL, DecodeOpSTII_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47250 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47254 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47259 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47263 "isa_tms320.tcc"
	>(0x15a00000UL, 0xffe00000UL, DecodeOpSTII_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47267 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47271 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47276 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47280 "isa_tms320.tcc"
	>(0x14c00000UL, 0xffe00000UL, DecodeOpSTFI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47284 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47288 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47293 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47297 "isa_tms320.tcc"
	>(0x14a00000UL, 0xffe00000UL, DecodeOpSTFI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47301 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47305 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47310 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47314 "isa_tms320.tcc"
	>(0x16000000UL, 0xffffffffUL, DecodeOpSIGI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47318 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47322 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47327 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47331 "isa_tms320.tcc"
	>(0x8c00000UL, 0xffe00000UL, DecodeOpLDII_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47335 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47339 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47344 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47348 "isa_tms320.tcc"
	>(0x8a00000UL, 0xffe00000UL, DecodeOpLDII_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47352 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47356 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47361 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47365 "isa_tms320.tcc"
	>(0x7c00000UL, 0xffe00000UL, DecodeOpLDFI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47369 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47373 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47378 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47382 "isa_tms320.tcc"
	>(0x7a00000UL, 0xffe00000UL, DecodeOpLDFI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47386 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47390 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47395 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47399 "isa_tms320.tcc"
	>(0x10800000UL, 0xffffffffUL, DecodeOpMAXSPEED<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47403 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47407 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47412 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47416 "isa_tms320.tcc"
	>(0x10800001UL, 0xffffffffUL, DecodeOpLOPOWER<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47420 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47424 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47429 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47433 "isa_tms320.tcc"
	>(0x6000001UL, 0xffffffffUL, DecodeOpIDLE2<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47437 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47441 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47446 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47450 "isa_tms320.tcc"
	>(0x74000020UL, 0xffe0ffe0UL, DecodeOpTRAPcond<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47454 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47458 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47463 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47467 "isa_tms320.tcc"
	>(0x66000000UL, 0xffffffffUL, DecodeOpSWI<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47471 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47475 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47480 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47484 "isa_tms320.tcc"
	>(0x13fb0000UL, 0xffff0000UL, DecodeOpRPTS_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47488 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47492 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47497 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47501 "isa_tms320.tcc"
	>(0x13db0000UL, 0xffff0000UL, DecodeOpRPTS_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47505 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47509 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47514 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47518 "isa_tms320.tcc"
	>(0x13bb0000UL, 0xffff0000UL, DecodeOpRPTS_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47522 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47526 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47531 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47535 "isa_tms320.tcc"
	>(0x139b0000UL, 0xffffffe0UL, DecodeOpRPTS_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47539 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47543 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47548 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47552 "isa_tms320.tcc"
	>(0x64000000UL, 0xff000000UL, DecodeOpRPTB<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47556 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47560 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47565 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47569 "isa_tms320.tcc"
	>(0x78800000UL, 0xffe0ffffUL, DecodeOpRETScond<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47573 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47577 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47582 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47586 "isa_tms320.tcc"
	>(0x78000000UL, 0xffe0ffffUL, DecodeOpRETIcond<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47590 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47594 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47599 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47603 "isa_tms320.tcc"
	>(0xcc00000UL, 0xffff0000UL, DecodeOpNOP_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47607 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47611 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47616 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47620 "isa_tms320.tcc"
	>(0xca00000UL, 0xffff0000UL, DecodeOpNOP_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47624 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47628 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47633 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47637 "isa_tms320.tcc"
	>(0x6000000UL, 0xffffffffUL, DecodeOpIDLE<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47641 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47645 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47650 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47654 "isa_tms320.tcc"
	>(0x1b400000UL, 0xffff0000UL, DecodeOpIACK_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47658 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47662 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47667 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47671 "isa_tms320.tcc"
	>(0x1b200000UL, 0xffff0000UL, DecodeOpIACK_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47675 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47679 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47684 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47688 "isa_tms320.tcc"
	>(0x6e200000UL, 0xfe200000UL, DecodeOpDBcondD_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47692 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47696 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47701 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47705 "isa_tms320.tcc"
	>(0x6c200000UL, 0xfe20ffe0UL, DecodeOpDBcondD_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47709 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47713 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47718 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47722 "isa_tms320.tcc"
	>(0x6e000000UL, 0xfe200000UL, DecodeOpDBcond_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47726 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47730 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47735 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47739 "isa_tms320.tcc"
	>(0x6c000000UL, 0xfe20ffe0UL, DecodeOpDBcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47743 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47747 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47752 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47756 "isa_tms320.tcc"
	>(0x72000000UL, 0xffe00000UL, DecodeOpCALLcond_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47760 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47764 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47769 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47773 "isa_tms320.tcc"
	>(0x70000000UL, 0xffe0ffe0UL, DecodeOpCALLcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47777 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47781 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47786 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47790 "isa_tms320.tcc"
	>(0x62000000UL, 0xff000000UL, DecodeOpCALL<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47794 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47798 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47803 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47807 "isa_tms320.tcc"
	>(0x61000000UL, 0xff000000UL, DecodeOpBRD<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47811 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47815 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47820 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47824 "isa_tms320.tcc"
	>(0x60000000UL, 0xff000000UL, DecodeOpBR<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47828 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47832 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47837 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47841 "isa_tms320.tcc"
	>(0x6a200000UL, 0xffe00000UL, DecodeOpBcondD_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47845 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47849 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47854 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47858 "isa_tms320.tcc"
	>(0x68200000UL, 0xffe0ffe0UL, DecodeOpBcondD_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47862 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47866 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47871 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47875 "isa_tms320.tcc"
	>(0x6a000000UL, 0xffe00000UL, DecodeOpBcond_disp<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47879 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47883 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47888 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47892 "isa_tms320.tcc"
	>(0x68000000UL, 0xffe0ffe0UL, DecodeOpBcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47896 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47900 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47905 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47909 "isa_tms320.tcc"
	>(0x28600000UL, 0xffe00000UL, DecodeOpXOR3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47913 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47917 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47922 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47926 "isa_tms320.tcc"
	>(0x28400000UL, 0xffe0e000UL, DecodeOpXOR3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47930 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47934 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47939 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47943 "isa_tms320.tcc"
	>(0x28200000UL, 0xffe000e0UL, DecodeOpXOR3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47947 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47951 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47956 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47960 "isa_tms320.tcc"
	>(0x28000000UL, 0xffe0e0e0UL, DecodeOpXOR3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47964 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47968 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47973 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47977 "isa_tms320.tcc"
	>(0x27e00000UL, 0xffe00000UL, DecodeOpTSTB3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47981 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47985 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47990 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 47994 "isa_tms320.tcc"
	>(0x27c00000UL, 0xffe0e000UL, DecodeOpTSTB3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 47998 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48002 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48007 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48011 "isa_tms320.tcc"
	>(0x27a00000UL, 0xffe000e0UL, DecodeOpTSTB3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48015 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48019 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48024 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48028 "isa_tms320.tcc"
	>(0x27800000UL, 0xffe0e0e0UL, DecodeOpTSTB3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48032 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48036 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48041 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48045 "isa_tms320.tcc"
	>(0x27600000UL, 0xffe00000UL, DecodeOpSUBI3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48049 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48053 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48058 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48062 "isa_tms320.tcc"
	>(0x27400000UL, 0xffe0e000UL, DecodeOpSUBI3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48066 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48070 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48075 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48079 "isa_tms320.tcc"
	>(0x27200000UL, 0xffe000e0UL, DecodeOpSUBI3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48083 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48087 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48092 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48096 "isa_tms320.tcc"
	>(0x27000000UL, 0xffe0e0e0UL, DecodeOpSUBI3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48100 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48104 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48109 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48113 "isa_tms320.tcc"
	>(0x26e00000UL, 0xffe00000UL, DecodeOpSUBF3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48117 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48121 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48126 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48130 "isa_tms320.tcc"
	>(0x26c00000UL, 0xffe0e000UL, DecodeOpSUBF3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48134 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48138 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48143 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48147 "isa_tms320.tcc"
	>(0x26a00000UL, 0xffe000e0UL, DecodeOpSUBF3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48151 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48155 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48160 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48164 "isa_tms320.tcc"
	>(0x26800000UL, 0xffe0e0e0UL, DecodeOpSUBF3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48168 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48172 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48177 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48181 "isa_tms320.tcc"
	>(0x26600000UL, 0xffe00000UL, DecodeOpSUBB3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48185 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48189 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48194 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48198 "isa_tms320.tcc"
	>(0x26400000UL, 0xffe0e000UL, DecodeOpSUBB3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48202 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48206 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48211 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48215 "isa_tms320.tcc"
	>(0x26200000UL, 0xffe000e0UL, DecodeOpSUBB3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48219 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48223 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48228 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48232 "isa_tms320.tcc"
	>(0x26000000UL, 0xffe0e0e0UL, DecodeOpSUBB3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48236 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48240 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48245 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48249 "isa_tms320.tcc"
	>(0x25e00000UL, 0xffe00000UL, DecodeOpOR3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48253 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48257 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48262 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48266 "isa_tms320.tcc"
	>(0x25c00000UL, 0xffe0e000UL, DecodeOpOR3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48270 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48274 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48279 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48283 "isa_tms320.tcc"
	>(0x25a00000UL, 0xffe000e0UL, DecodeOpOR3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48287 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48291 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48296 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48300 "isa_tms320.tcc"
	>(0x25800000UL, 0xffe0e0e0UL, DecodeOpOR3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48304 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48308 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48313 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48317 "isa_tms320.tcc"
	>(0x25600000UL, 0xffe00000UL, DecodeOpMPYI3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48321 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48325 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48330 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48334 "isa_tms320.tcc"
	>(0x25400000UL, 0xffe0e000UL, DecodeOpMPYI3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48338 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48342 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48347 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48351 "isa_tms320.tcc"
	>(0x25200000UL, 0xffe000e0UL, DecodeOpMPYI3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48355 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48359 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48364 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48368 "isa_tms320.tcc"
	>(0x25000000UL, 0xffe0e0e0UL, DecodeOpMPYI3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48372 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48376 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48381 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48385 "isa_tms320.tcc"
	>(0x24e00000UL, 0xffe00000UL, DecodeOpMPYF3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48389 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48393 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48398 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48402 "isa_tms320.tcc"
	>(0x24c00000UL, 0xffe0e000UL, DecodeOpMPYF3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48406 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48410 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48415 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48419 "isa_tms320.tcc"
	>(0x24a00000UL, 0xffe000e0UL, DecodeOpMPYF3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48423 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48427 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48432 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48436 "isa_tms320.tcc"
	>(0x24800000UL, 0xffe0e0e0UL, DecodeOpMPYF3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48440 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48444 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48449 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48453 "isa_tms320.tcc"
	>(0x24600000UL, 0xffe00000UL, DecodeOpLSH3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48457 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48461 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48466 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48470 "isa_tms320.tcc"
	>(0x24400000UL, 0xffe0e000UL, DecodeOpLSH3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48474 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48478 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48483 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48487 "isa_tms320.tcc"
	>(0x24200000UL, 0xffe000e0UL, DecodeOpLSH3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48491 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48495 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48500 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48504 "isa_tms320.tcc"
	>(0x24000000UL, 0xffe0e0e0UL, DecodeOpLSH3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48508 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48512 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48517 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48521 "isa_tms320.tcc"
	>(0x23e00000UL, 0xffe00000UL, DecodeOpCMPI3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48525 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48529 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48534 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48538 "isa_tms320.tcc"
	>(0x23c00000UL, 0xffe0e000UL, DecodeOpCMPI3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48542 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48546 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48551 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48555 "isa_tms320.tcc"
	>(0x23a00000UL, 0xffe000e0UL, DecodeOpCMPI3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48559 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48563 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48568 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48572 "isa_tms320.tcc"
	>(0x23800000UL, 0xffe0e0e0UL, DecodeOpCMPI3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48576 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48580 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48585 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48589 "isa_tms320.tcc"
	>(0x23600000UL, 0xffe00000UL, DecodeOpCMPF3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48593 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48597 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48602 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48606 "isa_tms320.tcc"
	>(0x23400000UL, 0xffe0e000UL, DecodeOpCMPF3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48610 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48614 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48619 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48623 "isa_tms320.tcc"
	>(0x23200000UL, 0xffe000e0UL, DecodeOpCMPF3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48627 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48631 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48636 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48640 "isa_tms320.tcc"
	>(0x23000000UL, 0xffe0e0e0UL, DecodeOpCMPF3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48644 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48648 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48653 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48657 "isa_tms320.tcc"
	>(0x22e00000UL, 0xffe00000UL, DecodeOpASH3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48661 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48665 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48670 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48674 "isa_tms320.tcc"
	>(0x22c00000UL, 0xffe0e000UL, DecodeOpASH3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48678 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48682 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48687 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48691 "isa_tms320.tcc"
	>(0x22a00000UL, 0xffe000e0UL, DecodeOpASH3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48695 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48699 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48704 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48708 "isa_tms320.tcc"
	>(0x22800000UL, 0xffe0e0e0UL, DecodeOpASH3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48712 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48716 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48721 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48725 "isa_tms320.tcc"
	>(0x22600000UL, 0xffe00000UL, DecodeOpANDN3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48729 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48733 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48738 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48742 "isa_tms320.tcc"
	>(0x22400000UL, 0xffe0e000UL, DecodeOpANDN3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48746 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48750 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48755 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48759 "isa_tms320.tcc"
	>(0x22200000UL, 0xffe000e0UL, DecodeOpANDN3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48763 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48767 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48772 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48776 "isa_tms320.tcc"
	>(0x22000000UL, 0xffe0e0e0UL, DecodeOpANDN3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48780 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48784 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48789 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48793 "isa_tms320.tcc"
	>(0x21e00000UL, 0xffe00000UL, DecodeOpAND3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48797 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48801 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48806 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48810 "isa_tms320.tcc"
	>(0x21c00000UL, 0xffe0e000UL, DecodeOpAND3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48814 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48818 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48823 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48827 "isa_tms320.tcc"
	>(0x21a00000UL, 0xffe000e0UL, DecodeOpAND3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48831 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48835 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48840 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48844 "isa_tms320.tcc"
	>(0x21800000UL, 0xffe0e0e0UL, DecodeOpAND3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48848 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48852 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48857 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48861 "isa_tms320.tcc"
	>(0x21600000UL, 0xffe00000UL, DecodeOpADDI3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48865 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48869 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48874 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48878 "isa_tms320.tcc"
	>(0x21400000UL, 0xffe0e000UL, DecodeOpADDI3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48882 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48886 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48891 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48895 "isa_tms320.tcc"
	>(0x21200000UL, 0xffe000e0UL, DecodeOpADDI3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48899 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48903 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48908 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48912 "isa_tms320.tcc"
	>(0x21000000UL, 0xffe0e0e0UL, DecodeOpADDI3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48916 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48920 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48925 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48929 "isa_tms320.tcc"
	>(0x20e00000UL, 0xffe00000UL, DecodeOpADDF3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48933 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48937 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48942 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48946 "isa_tms320.tcc"
	>(0x20c00000UL, 0xffe0e000UL, DecodeOpADDF3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48950 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48954 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48959 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48963 "isa_tms320.tcc"
	>(0x20a00000UL, 0xffe000e0UL, DecodeOpADDF3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48967 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48971 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48976 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48980 "isa_tms320.tcc"
	>(0x20800000UL, 0xffe0e0e0UL, DecodeOpADDF3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48984 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48988 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 48993 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 48997 "isa_tms320.tcc"
	>(0x20600000UL, 0xffe00000UL, DecodeOpADDC3_indir_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49001 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49005 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49010 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49014 "isa_tms320.tcc"
	>(0x20400000UL, 0xffe0e000UL, DecodeOpADDC3_reg_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49018 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49022 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49027 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49031 "isa_tms320.tcc"
	>(0x20200000UL, 0xffe000e0UL, DecodeOpADDC3_indir_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49035 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49039 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49044 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49048 "isa_tms320.tcc"
	>(0x20000000UL, 0xffe0e0e0UL, DecodeOpADDC3_reg_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49052 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49056 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49061 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49065 "isa_tms320.tcc"
	>(0x1ae00000UL, 0xffe00000UL, DecodeOpXOR_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49069 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49073 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49078 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49082 "isa_tms320.tcc"
	>(0x1ac00000UL, 0xffe00000UL, DecodeOpXOR_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49086 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49090 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49095 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49099 "isa_tms320.tcc"
	>(0x1aa00000UL, 0xffe00000UL, DecodeOpXOR_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49103 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49107 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49112 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49116 "isa_tms320.tcc"
	>(0x1a800000UL, 0xffe0ffe0UL, DecodeOpXOR_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49120 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49124 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49129 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49133 "isa_tms320.tcc"
	>(0x1a600000UL, 0xffe00000UL, DecodeOpTSTB_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49137 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49141 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49146 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49150 "isa_tms320.tcc"
	>(0x1a400000UL, 0xffe00000UL, DecodeOpTSTB_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49154 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49158 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49163 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49167 "isa_tms320.tcc"
	>(0x1a200000UL, 0xffe00000UL, DecodeOpTSTB_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49171 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49175 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49180 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49184 "isa_tms320.tcc"
	>(0x1a000000UL, 0xffe0ffe0UL, DecodeOpTSTB_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49188 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49192 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49197 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49201 "isa_tms320.tcc"
	>(0x19e00000UL, 0xffe00000UL, DecodeOpSUBRI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49205 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49209 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49214 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49218 "isa_tms320.tcc"
	>(0x19c00000UL, 0xffe00000UL, DecodeOpSUBRI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49222 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49226 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49231 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49235 "isa_tms320.tcc"
	>(0x19a00000UL, 0xffe00000UL, DecodeOpSUBRI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49239 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49243 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49248 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49252 "isa_tms320.tcc"
	>(0x19800000UL, 0xffe0ffe0UL, DecodeOpSUBRI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49256 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49260 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49265 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49269 "isa_tms320.tcc"
	>(0x19600000UL, 0xfff80000UL, DecodeOpSUBRF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49273 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49277 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49282 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49286 "isa_tms320.tcc"
	>(0x19400000UL, 0xfff80000UL, DecodeOpSUBRF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49290 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49294 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49299 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49303 "isa_tms320.tcc"
	>(0x19200000UL, 0xfff80000UL, DecodeOpSUBRF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49307 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49311 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49316 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49320 "isa_tms320.tcc"
	>(0x19000000UL, 0xfff8fff8UL, DecodeOpSUBRF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49324 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49328 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49333 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49337 "isa_tms320.tcc"
	>(0x18e00000UL, 0xffe00000UL, DecodeOpSUBRB_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49341 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49345 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49350 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49354 "isa_tms320.tcc"
	>(0x18c00000UL, 0xffe00000UL, DecodeOpSUBRB_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49358 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49362 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49367 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49371 "isa_tms320.tcc"
	>(0x18a00000UL, 0xffe00000UL, DecodeOpSUBRB_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49375 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49379 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49384 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49388 "isa_tms320.tcc"
	>(0x18800000UL, 0xffe0ffe0UL, DecodeOpSUBRB_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49392 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49396 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49401 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49405 "isa_tms320.tcc"
	>(0x18600000UL, 0xffe00000UL, DecodeOpSUBI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49409 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49413 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49418 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49422 "isa_tms320.tcc"
	>(0x18400000UL, 0xffe00000UL, DecodeOpSUBI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49426 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49430 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49435 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49439 "isa_tms320.tcc"
	>(0x18200000UL, 0xffe00000UL, DecodeOpSUBI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49443 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49447 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49452 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49456 "isa_tms320.tcc"
	>(0x18000000UL, 0xffe0ffe0UL, DecodeOpSUBI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49460 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49464 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49469 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49473 "isa_tms320.tcc"
	>(0x17e00000UL, 0xfff80000UL, DecodeOpSUBF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49477 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49481 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49486 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49490 "isa_tms320.tcc"
	>(0x17c00000UL, 0xfff80000UL, DecodeOpSUBF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49494 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49498 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49503 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49507 "isa_tms320.tcc"
	>(0x17a00000UL, 0xfff80000UL, DecodeOpSUBF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49511 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49515 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49520 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49524 "isa_tms320.tcc"
	>(0x17800000UL, 0xfff8fff8UL, DecodeOpSUBF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49528 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49532 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49537 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49541 "isa_tms320.tcc"
	>(0x17600000UL, 0xffe00000UL, DecodeOpSUBC_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49545 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49549 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49554 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49558 "isa_tms320.tcc"
	>(0x17400000UL, 0xffe00000UL, DecodeOpSUBC_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49562 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49566 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49571 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49575 "isa_tms320.tcc"
	>(0x17200000UL, 0xffe00000UL, DecodeOpSUBC_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49579 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49583 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49588 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49592 "isa_tms320.tcc"
	>(0x17000000UL, 0xffe0ffe0UL, DecodeOpSUBC_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49596 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49600 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49605 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49609 "isa_tms320.tcc"
	>(0x16e00000UL, 0xffe00000UL, DecodeOpSUBB_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49613 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49617 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49622 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49626 "isa_tms320.tcc"
	>(0x16c00000UL, 0xffe00000UL, DecodeOpSUBB_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49630 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49634 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49639 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49643 "isa_tms320.tcc"
	>(0x16a00000UL, 0xffe00000UL, DecodeOpSUBB_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49647 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49651 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49656 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49660 "isa_tms320.tcc"
	>(0x16800000UL, 0xffe0ffe0UL, DecodeOpSUBB_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49664 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49668 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49673 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49677 "isa_tms320.tcc"
	>(0x1360ffffUL, 0xffe0ffffUL, DecodeOpRORC<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49681 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49685 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49690 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49694 "isa_tms320.tcc"
	>(0x12e0ffffUL, 0xffe0ffffUL, DecodeOpROR<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49698 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49702 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49707 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49711 "isa_tms320.tcc"
	>(0x12600001UL, 0xffe0ffffUL, DecodeOpROLC<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49715 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49719 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49724 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49728 "isa_tms320.tcc"
	>(0x11e00001UL, 0xffe0ffffUL, DecodeOpROL<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49732 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49736 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49741 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49745 "isa_tms320.tcc"
	>(0x11600000UL, 0xfff80000UL, DecodeOpRND_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49749 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49753 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49758 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49762 "isa_tms320.tcc"
	>(0x11400000UL, 0xfff80000UL, DecodeOpRND_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49766 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49770 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49775 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49779 "isa_tms320.tcc"
	>(0x11200000UL, 0xfff80000UL, DecodeOpRND_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49783 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49787 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49792 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49796 "isa_tms320.tcc"
	>(0x11000000UL, 0xfff8fff8UL, DecodeOpRND_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49800 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49804 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49809 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49813 "isa_tms320.tcc"
	>(0x10600000UL, 0xffe00000UL, DecodeOpOR_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49817 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49821 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49826 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49830 "isa_tms320.tcc"
	>(0x10400000UL, 0xffe00000UL, DecodeOpOR_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49834 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49838 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49843 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49847 "isa_tms320.tcc"
	>(0x10200000UL, 0xffe00000UL, DecodeOpOR_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49851 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49855 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49860 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49864 "isa_tms320.tcc"
	>(0x10000000UL, 0xffe0ffe0UL, DecodeOpOR_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49868 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49872 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49877 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49881 "isa_tms320.tcc"
	>(0xde00000UL, 0xffe00000UL, DecodeOpNOT_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49885 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49889 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49894 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49898 "isa_tms320.tcc"
	>(0xdc00000UL, 0xffe00000UL, DecodeOpNOT_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49902 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49906 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49911 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49915 "isa_tms320.tcc"
	>(0xda00000UL, 0xffe00000UL, DecodeOpNOT_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49919 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49923 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49928 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49932 "isa_tms320.tcc"
	>(0xd800000UL, 0xffe0ffe0UL, DecodeOpNOT_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49936 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49940 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49945 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49949 "isa_tms320.tcc"
	>(0xd600000UL, 0xfff80000UL, DecodeOpNORM_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49953 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49957 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49962 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49966 "isa_tms320.tcc"
	>(0xd400000UL, 0xfff80000UL, DecodeOpNORM_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49970 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49974 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49979 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49983 "isa_tms320.tcc"
	>(0xd200000UL, 0xfff80000UL, DecodeOpNORM_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49987 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 49991 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 49996 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50000 "isa_tms320.tcc"
	>(0xd000000UL, 0xfff8fff8UL, DecodeOpNORM_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50004 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50008 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50013 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50017 "isa_tms320.tcc"
	>(0xc600000UL, 0xffe00000UL, DecodeOpNEGI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50021 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50025 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50030 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50034 "isa_tms320.tcc"
	>(0xc400000UL, 0xffe00000UL, DecodeOpNEGI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50038 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50042 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50047 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50051 "isa_tms320.tcc"
	>(0xc200000UL, 0xffe00000UL, DecodeOpNEGI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50055 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50059 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50064 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50068 "isa_tms320.tcc"
	>(0xc000000UL, 0xffe0ffe0UL, DecodeOpNEGI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50072 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50076 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50081 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50085 "isa_tms320.tcc"
	>(0xbe00000UL, 0xfff80000UL, DecodeOpNEGF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50089 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50093 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50098 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50102 "isa_tms320.tcc"
	>(0xbc00000UL, 0xfff80000UL, DecodeOpNEGF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50106 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50110 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50115 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50119 "isa_tms320.tcc"
	>(0xba00000UL, 0xfff80000UL, DecodeOpNEGF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50123 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50127 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50132 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50136 "isa_tms320.tcc"
	>(0xb800000UL, 0xfff8fff8UL, DecodeOpNEGF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50140 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50144 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50149 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50153 "isa_tms320.tcc"
	>(0xb600000UL, 0xffe00000UL, DecodeOpNEGB_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50157 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50161 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50166 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50170 "isa_tms320.tcc"
	>(0xb400000UL, 0xffe00000UL, DecodeOpNEGB_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50174 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50178 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50183 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50187 "isa_tms320.tcc"
	>(0xb200000UL, 0xffe00000UL, DecodeOpNEGB_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50191 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50195 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50200 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50204 "isa_tms320.tcc"
	>(0xb000000UL, 0xffe0ffe0UL, DecodeOpNEGB_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50208 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50212 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50217 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50221 "isa_tms320.tcc"
	>(0xae00000UL, 0xffe00000UL, DecodeOpMPYI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50225 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50229 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50234 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50238 "isa_tms320.tcc"
	>(0xac00000UL, 0xffe00000UL, DecodeOpMPYI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50242 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50246 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50251 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50255 "isa_tms320.tcc"
	>(0xaa00000UL, 0xffe00000UL, DecodeOpMPYI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50259 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50263 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50268 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50272 "isa_tms320.tcc"
	>(0xa800000UL, 0xffe0ffe0UL, DecodeOpMPYI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50276 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50280 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50285 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50289 "isa_tms320.tcc"
	>(0xa600000UL, 0xfff80000UL, DecodeOpMPYF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50293 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50297 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50302 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50306 "isa_tms320.tcc"
	>(0xa400000UL, 0xfff80000UL, DecodeOpMPYF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50310 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50314 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50319 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50323 "isa_tms320.tcc"
	>(0xa200000UL, 0xfff80000UL, DecodeOpMPYF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50327 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50331 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50336 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50340 "isa_tms320.tcc"
	>(0xa000000UL, 0xfff8fff8UL, DecodeOpMPYF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50344 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50348 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50353 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50357 "isa_tms320.tcc"
	>(0x9e00000UL, 0xffe00000UL, DecodeOpLSH_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50361 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50365 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50370 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50374 "isa_tms320.tcc"
	>(0x9c00000UL, 0xffe00000UL, DecodeOpLSH_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50378 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50382 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50387 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50391 "isa_tms320.tcc"
	>(0x9a00000UL, 0xffe00000UL, DecodeOpLSH_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50395 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50399 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50404 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50408 "isa_tms320.tcc"
	>(0x9800000UL, 0xffe0ffe0UL, DecodeOpLSH_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50412 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50416 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50421 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50425 "isa_tms320.tcc"
	>(0x5e00000UL, 0xfff80000UL, DecodeOpFLOAT_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50429 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50433 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50438 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50442 "isa_tms320.tcc"
	>(0x5c00000UL, 0xfff80000UL, DecodeOpFLOAT_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50446 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50450 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50455 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50459 "isa_tms320.tcc"
	>(0x5a00000UL, 0xfff80000UL, DecodeOpFLOAT_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50463 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50467 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50472 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50476 "isa_tms320.tcc"
	>(0x5800000UL, 0xfff8fff8UL, DecodeOpFLOAT_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50480 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50484 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50489 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50493 "isa_tms320.tcc"
	>(0x5600000UL, 0xffe00000UL, DecodeOpFIX_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50497 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50501 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50506 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50510 "isa_tms320.tcc"
	>(0x5400000UL, 0xffe00000UL, DecodeOpFIX_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50514 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50518 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50523 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50527 "isa_tms320.tcc"
	>(0x5200000UL, 0xffe00000UL, DecodeOpFIX_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50531 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50535 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50540 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50544 "isa_tms320.tcc"
	>(0x5000000UL, 0xffe0fff8UL, DecodeOpFIX_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50548 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50552 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50557 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50561 "isa_tms320.tcc"
	>(0x4e00000UL, 0xffe00000UL, DecodeOpCMPI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50565 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50569 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50574 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50578 "isa_tms320.tcc"
	>(0x4c00000UL, 0xffe00000UL, DecodeOpCMPI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50582 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50586 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50591 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50595 "isa_tms320.tcc"
	>(0x4a00000UL, 0xffe00000UL, DecodeOpCMPI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50599 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50603 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50608 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50612 "isa_tms320.tcc"
	>(0x4800000UL, 0xffe0ffe0UL, DecodeOpCMPI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50616 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50620 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50625 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50629 "isa_tms320.tcc"
	>(0x4600000UL, 0xfff80000UL, DecodeOpCMPF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50633 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50637 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50642 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50646 "isa_tms320.tcc"
	>(0x4400000UL, 0xfff80000UL, DecodeOpCMPF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50650 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50654 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50659 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50663 "isa_tms320.tcc"
	>(0x4200000UL, 0xfff80000UL, DecodeOpCMPF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50667 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50671 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50676 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50680 "isa_tms320.tcc"
	>(0x4000000UL, 0xfff8fff8UL, DecodeOpCMPF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50684 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50688 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50693 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50697 "isa_tms320.tcc"
	>(0x3e00000UL, 0xffe00000UL, DecodeOpASH_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50701 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50705 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50710 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50714 "isa_tms320.tcc"
	>(0x3c00000UL, 0xffe00000UL, DecodeOpASH_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50718 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50722 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50727 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50731 "isa_tms320.tcc"
	>(0x3a00000UL, 0xffe00000UL, DecodeOpASH_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50735 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50739 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50744 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50748 "isa_tms320.tcc"
	>(0x3800000UL, 0xffe0ffe0UL, DecodeOpASH_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50752 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50756 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50761 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50765 "isa_tms320.tcc"
	>(0x3600000UL, 0xffe00000UL, DecodeOpANDN_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50769 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50773 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50778 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50782 "isa_tms320.tcc"
	>(0x3400000UL, 0xffe00000UL, DecodeOpANDN_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50786 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50790 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50795 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50799 "isa_tms320.tcc"
	>(0x3200000UL, 0xffe00000UL, DecodeOpANDN_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50803 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50807 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50812 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50816 "isa_tms320.tcc"
	>(0x3000000UL, 0xffe0ffe0UL, DecodeOpANDN_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50820 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50824 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50829 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50833 "isa_tms320.tcc"
	>(0x2e00000UL, 0xffe00000UL, DecodeOpAND_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50837 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50841 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50846 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50850 "isa_tms320.tcc"
	>(0x2c00000UL, 0xffe00000UL, DecodeOpAND_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50854 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50858 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50863 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50867 "isa_tms320.tcc"
	>(0x2a00000UL, 0xffe00000UL, DecodeOpAND_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50871 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50875 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50880 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50884 "isa_tms320.tcc"
	>(0x2800000UL, 0xffe0ffe0UL, DecodeOpAND_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50888 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50892 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50897 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50901 "isa_tms320.tcc"
	>(0x2600000UL, 0xffe00000UL, DecodeOpADDI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50905 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50909 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50914 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50918 "isa_tms320.tcc"
	>(0x2400000UL, 0xffe00000UL, DecodeOpADDI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50922 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50926 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50931 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50935 "isa_tms320.tcc"
	>(0x2200000UL, 0xffe00000UL, DecodeOpADDI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50939 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50943 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50948 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50952 "isa_tms320.tcc"
	>(0x2000000UL, 0xffe0ffe0UL, DecodeOpADDI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50956 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50960 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50965 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50969 "isa_tms320.tcc"
	>(0x1e00000UL, 0xfff80000UL, DecodeOpADDF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50973 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50977 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50982 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50986 "isa_tms320.tcc"
	>(0x1c00000UL, 0xfff80000UL, DecodeOpADDF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50990 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 50994 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 50999 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51003 "isa_tms320.tcc"
	>(0x1a00000UL, 0xfff80000UL, DecodeOpADDF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51007 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51011 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51016 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51020 "isa_tms320.tcc"
	>(0x1800000UL, 0xfff8fff8UL, DecodeOpADDF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51024 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51028 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51033 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51037 "isa_tms320.tcc"
	>(0x1600000UL, 0xffe00000UL, DecodeOpADDC_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51041 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51045 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51050 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51054 "isa_tms320.tcc"
	>(0x1400000UL, 0xffe00000UL, DecodeOpADDC_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51058 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51062 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51067 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51071 "isa_tms320.tcc"
	>(0x1200000UL, 0xffe00000UL, DecodeOpADDC_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51075 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51079 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51084 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51088 "isa_tms320.tcc"
	>(0x1000000UL, 0xffe0ffe0UL, DecodeOpADDC_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51092 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51096 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51101 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51105 "isa_tms320.tcc"
	>(0xe00000UL, 0xffe00000UL, DecodeOpABSI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51109 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51113 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51118 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51122 "isa_tms320.tcc"
	>(0xc00000UL, 0xffe00000UL, DecodeOpABSI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51126 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51130 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51135 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51139 "isa_tms320.tcc"
	>(0xa00000UL, 0xffe00000UL, DecodeOpABSI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51143 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51147 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51152 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51156 "isa_tms320.tcc"
	>(0x800000UL, 0xffe0ffe0UL, DecodeOpABSI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51160 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51164 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51169 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51173 "isa_tms320.tcc"
	>(0x600000UL, 0xfff80000UL, DecodeOpABSF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51177 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51181 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51186 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51190 "isa_tms320.tcc"
	>(0x400000UL, 0xfff80000UL, DecodeOpABSF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51194 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51198 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51203 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51207 "isa_tms320.tcc"
	>(0x200000UL, 0xfff80000UL, DecodeOpABSF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51211 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51215 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51220 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51224 "isa_tms320.tcc"
	>(0x0UL, 0xfff8fff8UL, DecodeOpABSF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51228 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51232 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51237 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51241 "isa_tms320.tcc"
	>(0x15400000UL, 0xffe00000UL, DecodeOpSTI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51245 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51249 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51254 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51258 "isa_tms320.tcc"
	>(0x15200000UL, 0xffe00000UL, DecodeOpSTI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51262 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51266 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51271 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51275 "isa_tms320.tcc"
	>(0x14400000UL, 0xfff80000UL, DecodeOpSTF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51279 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51283 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51288 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51292 "isa_tms320.tcc"
	>(0x14200000UL, 0xffe00000UL, DecodeOpSTF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51296 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51300 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51305 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51309 "isa_tms320.tcc"
	>(0xfa00000UL, 0xfff8ffffUL, DecodeOpPUSHF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51313 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51317 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51322 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51326 "isa_tms320.tcc"
	>(0xf200000UL, 0xfff8ffffUL, DecodeOpPUSH<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51330 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51334 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51339 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51343 "isa_tms320.tcc"
	>(0xea00000UL, 0xfff8ffffUL, DecodeOpPOPF<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51347 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51351 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51356 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51360 "isa_tms320.tcc"
	>(0xe200000UL, 0xffe0ffffUL, DecodeOpPOP<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51364 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51368 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51373 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51377 "isa_tms320.tcc"
	>(0x8700000UL, 0xffffff00UL, DecodeOpLDP<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51381 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51385 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51390 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51394 "isa_tms320.tcc"
	>(0x9600000UL, 0xfff8f000UL, DecodeOpLDM_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51398 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51402 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51407 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51411 "isa_tms320.tcc"
	>(0x9400000UL, 0xfff80000UL, DecodeOpLDM_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51415 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51419 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51424 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51428 "isa_tms320.tcc"
	>(0x9200000UL, 0xfff80000UL, DecodeOpLDM_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51432 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51436 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51441 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51445 "isa_tms320.tcc"
	>(0x9000000UL, 0xfff8ffe0UL, DecodeOpLDM_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51449 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51453 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51458 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51462 "isa_tms320.tcc"
	>(0x50600000UL, 0xf0600000UL, DecodeOpLDIcond_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51466 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51470 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51475 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51479 "isa_tms320.tcc"
	>(0x50400000UL, 0xf0600000UL, DecodeOpLDIcond_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51483 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51487 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51492 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51496 "isa_tms320.tcc"
	>(0x50200000UL, 0xf0600000UL, DecodeOpLDIcond_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51500 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51504 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51509 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51513 "isa_tms320.tcc"
	>(0x50000000UL, 0xf060ffe0UL, DecodeOpLDIcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51517 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51521 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51526 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51530 "isa_tms320.tcc"
	>(0x8600000UL, 0xffe00000UL, DecodeOpLDI_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51534 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51538 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51543 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51547 "isa_tms320.tcc"
	>(0x8400000UL, 0xffe00000UL, DecodeOpLDI_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51551 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51555 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51560 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51564 "isa_tms320.tcc"
	>(0x8200000UL, 0xffe00000UL, DecodeOpLDI_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51568 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51572 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51577 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51581 "isa_tms320.tcc"
	>(0x8000000UL, 0xffe0ffe0UL, DecodeOpLDI_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51585 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51589 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51594 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51598 "isa_tms320.tcc"
	>(0x40600000UL, 0xf0780000UL, DecodeOpLDFcond_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51602 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51606 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51611 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51615 "isa_tms320.tcc"
	>(0x40400000UL, 0xf0780000UL, DecodeOpLDFcond_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51619 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51623 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51628 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51632 "isa_tms320.tcc"
	>(0x40200000UL, 0xf0780000UL, DecodeOpLDFcond_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51636 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51640 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51645 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51649 "isa_tms320.tcc"
	>(0x40000000UL, 0xf078ffe0UL, DecodeOpLDFcond_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51653 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51657 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51662 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51666 "isa_tms320.tcc"
	>(0x7600000UL, 0xfff80000UL, DecodeOpLDF_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51670 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51674 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51679 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51683 "isa_tms320.tcc"
	>(0x7400000UL, 0xfff80000UL, DecodeOpLDF_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51687 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51691 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51696 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51700 "isa_tms320.tcc"
	>(0x7200000UL, 0xfff80000UL, DecodeOpLDF_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51704 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51708 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51713 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51717 "isa_tms320.tcc"
	>(0x7000000UL, 0xfff8ffe0UL, DecodeOpLDF_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51721 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51725 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51730 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51734 "isa_tms320.tcc"
	>(0x6e00000UL, 0xfff80000UL, DecodeOpLDE_imm<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51738 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51742 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51747 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51751 "isa_tms320.tcc"
	>(0x6c00000UL, 0xfff80000UL, DecodeOpLDE_indir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51755 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51759 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51764 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51768 "isa_tms320.tcc"
	>(0x6a00000UL, 0xfff80000UL, DecodeOpLDE_dir<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51772 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51776 "isa_tms320.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51781 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51785 "isa_tms320.tcc"
	>(0x6800000UL, 0xfff8ffe0UL, DecodeOpLDE_reg<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51789 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51793 "isa_tms320.tcc"
	>));
}

template <
#line 45 "isa/tms320.isa"
class
#line 51800 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 51803 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 51807 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 51810 "isa_tms320.tcc"
>
Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 51815 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 51819 "isa_tms320.tcc"
>::~Decoder()
{
	InvalidateDecodingCache();
}

template <
#line 45 "isa/tms320.isa"
class
#line 51828 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 51831 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 51835 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 51838 "isa_tms320.tcc"
>
void Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 51843 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 51847 "isa_tms320.tcc"
>::Fetch(void *, typename CONFIG::address_t, uint32_t)
{
	assert( ! "Calling unimplemented virtual method Fetch" );
}

template <
#line 45 "isa/tms320.isa"
class
#line 51856 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 51859 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 51863 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 51866 "isa_tms320.tcc"
>
Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 51871 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 51875 "isa_tms320.tcc"
> *Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 51879 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 51883 "isa_tms320.tcc"
>::NCDecode(typename CONFIG::address_t addr)
{
	Operation<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51889 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51893 "isa_tms320.tcc"
	> *operation;
	CodeType code;
	Fetch(&code, addr, sizeof(code));
#if BYTE_ORDER == LITTLE_ENDIAN
	if(!little_endian)
#else
	if(little_endian)
#endif
	{
		code = ((code & 0xff000000UL) >> 24) | ((code & 0x00ff0000UL) >> 8) | ((code & 0x0000ff00UL) << 8) | ((code & 0x000000ffUL) << 24);
	}
	unsigned int count = decode_table.size();
	unsigned int idx;
	for(idx = 0; idx < count; idx++)
	{
		if((code & decode_table[idx].opcode_mask) == decode_table[idx].opcode)
		{
			operation = decode_table[idx].decode(code, addr);
			return operation;
		}
	}
	operation = new Operation<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51918 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51922 "isa_tms320.tcc"
	>(code, addr, "???");
	return operation;
}

template <
#line 45 "isa/tms320.isa"
class
#line 51930 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 51933 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 51937 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 51940 "isa_tms320.tcc"
>
Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 51945 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 51949 "isa_tms320.tcc"
> *Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 51953 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 51957 "isa_tms320.tcc"
>::NCDecode(typename CONFIG::address_t addr, CodeType code)
{
	Operation<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51963 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51967 "isa_tms320.tcc"
	> *operation;
	unsigned int count = decode_table.size();
	unsigned int idx;
	for(idx = 0; idx < count; idx++)
	{
		if((code & decode_table[idx].opcode_mask) == decode_table[idx].opcode)
		{
			operation = decode_table[idx].decode(code, addr);
			return operation;
		}
	}
	operation = new Operation<
#line 45 "isa/tms320.isa"
	CONFIG
#line 51982 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 51986 "isa_tms320.tcc"
	>(code, addr, "???");
	return operation;
}

template <
#line 45 "isa/tms320.isa"
class
#line 51994 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 51997 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 52001 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 52004 "isa_tms320.tcc"
>
void Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 52009 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52013 "isa_tms320.tcc"
>::InvalidateDecodingCache()
{
	uint32_t index;
	mru_page = 0;
	for(index = 0; index < NUM_DECODE_HASH_TABLE_ENTRIES; index++)
	{
		DecodeMapPage<
#line 45 "isa/tms320.isa"
		CONFIG
#line 52023 "isa_tms320.tcc"
		,
#line 45 "isa/tms320.isa"
		DEBUG
#line 52027 "isa_tms320.tcc"
		> *page, *next_page;
		page = decode_hash_table[index];
		if(page)
		{
			do
			{
				next_page = page->next;
				delete page;
				page = next_page;
			} while(page);
			decode_hash_table[index] = 0;
		}
	}
}

template <
#line 45 "isa/tms320.isa"
class
#line 52046 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 52049 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 52053 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 52056 "isa_tms320.tcc"
>
void Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 52061 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52065 "isa_tms320.tcc"
>::InvalidateDecodingCacheEntry(typename CONFIG::address_t addr)
{
	typename CONFIG::address_t page_key = addr / 4 / NUM_OPERATIONS_PER_PAGE;
	if(mru_page && mru_page->key == page_key) mru_page = 0;
	uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
	DecodeMapPage<
#line 45 "isa/tms320.isa"
	CONFIG
#line 52074 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 52078 "isa_tms320.tcc"
	> *prev, *cur;
	cur = decode_hash_table[index];
	if(cur)
	{
		if(cur->key == page_key)
		{
			decode_hash_table[index] = cur->next;
			delete cur;
			return;
		}
		prev = cur;
		cur = cur->next;
		if(cur)
		{
			do
			{
				if(cur->key == page_key)
				{
					prev->next = cur->next;
					cur->next = 0;
					delete cur;
					return;
				}
				prev = cur;
			} while((cur = cur->next) != 0);
		}
	}
}

template <
#line 45 "isa/tms320.isa"
class
#line 52111 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 52114 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 52118 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 52121 "isa_tms320.tcc"
>
inline DecodeMapPage<
#line 45 "isa/tms320.isa"
CONFIG
#line 52126 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52130 "isa_tms320.tcc"
> *Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 52134 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52138 "isa_tms320.tcc"
>::FindPage(typename CONFIG::address_t page_key)
{
	if(mru_page && mru_page->key == page_key) return mru_page;
	uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
	DecodeMapPage<
#line 45 "isa/tms320.isa"
	CONFIG
#line 52146 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 52150 "isa_tms320.tcc"
	> *prev, *cur;
	cur = decode_hash_table[index];
	if(cur)
	{
		if(cur->key == page_key)
		{
			mru_page = cur;
			return cur;
		}
		prev = cur;
		cur = cur->next;
		if(cur)
		{
			do
			{
				if(cur->key == page_key)
				{
					prev->next = cur->next;
					cur->next= decode_hash_table[index];
					decode_hash_table[index] = cur;
					mru_page = cur;
					return cur;
				}
				prev = cur;
			} while((cur = cur->next) != 0);
		}
	}
	return 0;
}

template <
#line 45 "isa/tms320.isa"
class
#line 52184 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 52187 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 52191 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 52194 "isa_tms320.tcc"
>
Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 52199 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52203 "isa_tms320.tcc"
> *Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 52207 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52211 "isa_tms320.tcc"
>::Decode(typename CONFIG::address_t addr)
{
	Operation<
#line 45 "isa/tms320.isa"
	CONFIG
#line 52217 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 52221 "isa_tms320.tcc"
	> *operation;
	typename CONFIG::address_t page_key = addr / 4 / NUM_OPERATIONS_PER_PAGE;
	DecodeMapPage<
#line 45 "isa/tms320.isa"
	CONFIG
#line 52227 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 52231 "isa_tms320.tcc"
	> *page;
	page = FindPage(page_key);
	if(!page)
	{
		page = new DecodeMapPage<
#line 45 "isa/tms320.isa"
		CONFIG
#line 52239 "isa_tms320.tcc"
		,
#line 45 "isa/tms320.isa"
		DEBUG
#line 52243 "isa_tms320.tcc"
		>(page_key);
		uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
		page->next = decode_hash_table[index];
		decode_hash_table[index] = page;
		mru_page = page;
	}
	operation = page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)];
	if(operation)
	{
		return operation;
	}
	operation = NCDecode(addr);
	page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)] = operation;
	return operation;
}

template <
#line 45 "isa/tms320.isa"
class
#line 52263 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 52266 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 52270 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 52273 "isa_tms320.tcc"
>
Operation<
#line 45 "isa/tms320.isa"
CONFIG
#line 52278 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52282 "isa_tms320.tcc"
> *Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 52286 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52290 "isa_tms320.tcc"
>::Decode(typename CONFIG::address_t addr, CodeType insn)
{
	Operation<
#line 45 "isa/tms320.isa"
	CONFIG
#line 52296 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 52300 "isa_tms320.tcc"
	> *operation;
	typename CONFIG::address_t page_key = addr / 4 / NUM_OPERATIONS_PER_PAGE;
	DecodeMapPage<
#line 45 "isa/tms320.isa"
	CONFIG
#line 52306 "isa_tms320.tcc"
	,
#line 45 "isa/tms320.isa"
	DEBUG
#line 52310 "isa_tms320.tcc"
	> *page;
	page = FindPage(page_key);
	if(!page)
	{
		page = new DecodeMapPage<
#line 45 "isa/tms320.isa"
		CONFIG
#line 52318 "isa_tms320.tcc"
		,
#line 45 "isa/tms320.isa"
		DEBUG
#line 52322 "isa_tms320.tcc"
		> (page_key);
		uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
		page->next = decode_hash_table[index];
		decode_hash_table[index] = page;
		mru_page = page;
	}
	operation = page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)];
	if(operation)
	{
		if(operation->GetEncoding() == insn && operation->GetAddr() == addr)
		return operation;
		delete operation;
	}
	operation = NCDecode(addr, insn);
	page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)] = operation;
	return operation;
}

template <
#line 45 "isa/tms320.isa"
class
#line 52344 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 52347 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 52351 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 52354 "isa_tms320.tcc"
>
void Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 52359 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52363 "isa_tms320.tcc"
>::SetLittleEndian()
{
	little_endian = true;
}

template <
#line 45 "isa/tms320.isa"
class
#line 52372 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
CONFIG
#line 52375 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
bool
#line 52379 "isa_tms320.tcc"
#line 45 "isa/tms320.isa"
DEBUG
#line 52382 "isa_tms320.tcc"
>
void Decoder<
#line 45 "isa/tms320.isa"
CONFIG
#line 52387 "isa_tms320.tcc"
,
#line 45 "isa/tms320.isa"
DEBUG
#line 52391 "isa_tms320.tcc"
>::SetBigEndian()
{
	little_endian = false;
}

} } } } } } }
