
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../index.html">
      
      
        <link rel="next" href="Chapter4.html">
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.5.2">
    
    
      
        <title>Chapter 1 Logic and Digital System - PiXe1ERan9E's Notebook</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.50c56a3b.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#chapter-1-logic-and-digital-system" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../index.html" title="PiXe1ERan9E&#39;s Notebook" class="md-header__button md-logo" aria-label="PiXe1ERan9E's Notebook" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            PiXe1ERan9E's Notebook
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Chapter 1 Logic and Digital System
            
          </span>
        </div>
      </div>
    </div>
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../index.html" title="PiXe1ERan9E&#39;s Notebook" class="md-nav__button md-logo" aria-label="PiXe1ERan9E's Notebook" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    PiXe1ERan9E's Notebook
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../index.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Welcome
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
        
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" checked>
        
          
          <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    计算机逻辑设计基础
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            计算机逻辑设计基础
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Chapter 1 Logic and Digital System
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="Chapter1-3.html" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Chapter 1 Logic and Digital System
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#digital-computer-systems" class="md-nav__link">
    <span class="md-ellipsis">
      Digital &amp; Computer Systems
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#types-of-digital-systems" class="md-nav__link">
    <span class="md-ellipsis">
      Types of Digital Systems
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#information-representation" class="md-nav__link">
    <span class="md-ellipsis">
      Information representation
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="Chapter4.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Chapter 4 Sequential Circuits
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="Chapter5.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Chapter 5 Digital Hardware Implementation
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="Chapter6.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Chapter 6 Registers & Register Transfers
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="Chapter7.html" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Chapter 7  Memory Basics
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#digital-computer-systems" class="md-nav__link">
    <span class="md-ellipsis">
      Digital &amp; Computer Systems
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#types-of-digital-systems" class="md-nav__link">
    <span class="md-ellipsis">
      Types of Digital Systems
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#information-representation" class="md-nav__link">
    <span class="md-ellipsis">
      Information representation
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


<h1 id="chapter-1-logic-and-digital-system">Chapter 1 Logic and Digital System</h1>
<h2 id="digital-computer-systems">Digital &amp; Computer Systems</h2>
<ol>
<li>通过一系列离散输入和离散中间信息（如：门），生成一系列离散输出</li>
</ol>
<p><img src="image-20240102190721247.png" alt="image-20240102190721247" style="zoom:50%;" /></p>
<ol>
<li>数字电路：输出在限定范围内可取连续值</li>
</ol>
<h2 id="types-of-digital-systems">Types of Digital Systems</h2>
<ol>
<li>
<p>No state present(不存在状态): combinational logic system, output=Function(input) 组合逻辑电路</p>
</li>
<li>
<p>State present: 时序电路</p>
</li>
<li>
<p>state updated at discrete times -&gt; synchronous sequential system 通常随系统时钟</p>
</li>
<li>
<p>state updated at any time -&gt; asynchronous（异步） sequential systeam</p>
</li>
<li>
<p>state = Function(state,input)</p>
</li>
<li>
<p>output = Function(state) or Function(state,input)</p>
</li>
<li>
<p><code>e.g</code>：digital computer: synchronous,组频  </p>
</li>
<li>
<p><code>beyond</code>：embedded systems（嵌入式系统）：计算机作为一种内部器件包含在其他产品之中</p>
<ul>
<li>analog signal，need A-to-D(digital) and D-to-A</li>
<li>analog signal- continuous voltage- sample（采样）- digital voltage - DAC - discrete voltage - signal conditioning - continuous voltage</li>
</ul>
<p><img src="image-20240102191102098.png" alt="image-20240102191102098" style="zoom:50%;" /></p>
</li>
</ol>
<h2 id="information-representation">Information representation</h2>
<p>在数字系统中，值离散变化</p>
<ol>
<li>
<ul>
<li>analog: continuous in value and time</li>
</ul>
</li>
</ol>
<p><img src="image-20240102191540320.png" alt="image-20240102191540320" style="zoom:33%;" /></p>
<ul>
<li>
<p>digital: asynchronous异步: discrete in value,continuous in time; synchronous同步: discrete in value and time</p>
</li>
<li>
<p>高低电平</p>
<p><img src="https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/1.png" alt="img" style="zoom: 33%;" /></p>
<ul>
<li>值得注意的是，在输入和输出中，高低电位接受范围不同，可以发现输入判定范围更大，即<strong>宽进严出</strong>，其目的是为了提高电路在噪音影响下正常表现的能力</li>
<li>同时，图中HIGH接受范围和LOW接受范围之间存在一段区域称为<strong>未定义</strong>的，或<strong>浮动的</strong>，若输出电平在该区间，那么其认定值将是随机的</li>
</ul>
<p><img src="image-20240104113944978.png" alt="image-20240104113944978" style="zoom:50%;" /></p>
<ul>
<li>噪音容限是指加到正常输入值上、且不会在电路的输出产生不可预料变化的最大外部噪音电压。</li>
<li><strong>关门电平$V_{OFF}$ </strong>指使输出电压刚好达到输出转折至额定电平值时的最高输入低电平电压</li>
<li><strong>开门电平$V_{ON}$</strong> 指使输出电压刚好达到输出转折跃迁至另一状态额定电平值时的最低输入高电平电压</li>
<li>低电平噪声容限：$V_{nL}=V_{OFF}-V_{oL}$</li>
<li>高电平噪声容限：$V_{nH}=V_{oH}-V_{ON}$</li>
</ul>
</li>
<li>
<p>二进制抗干扰能力强</p>
</li>
<li>
<p>dynamic RAM: capacitor charge (电容)</p>
</li>
<li>
<p>K($2^{10}$)-M-G-T 每个相差$2^{10}$</p>
</li>
<li>
<ul>
<li>numeric：必须表达一定范围内数字，支持简单且普遍计算，和二进制数值本身有较大关联</li>
<li>non-numeric binary codes: e.g.：color， 相对灵活，不需要适配普遍的运算法则，和二进制数值本身未必有关系</li>
<li>灵活性指保证编码映射关系唯一情况下都可以称为合法编码</li>
</ul>
</li>
<li>
<ul>
<li><code>'one hot' code 独热码</code> : you can represent 4 elements in radix r=2 with n=4 digits:<code>0001,0010,0100,1000</code>,each digit represents specific element。 只有一位非零</li>
<li><code>one cold code 独冷码</code> 与one hot对应</li>
<li>好处：决定或改变状态机目前状态成本相对较低，易设计与检测非法行为</li>
<li>缺点：信息表示率较低，非法状态多有效状态少</li>
</ul>
</li>
<li>
<p>以下两种表示0-9时对称数字互为反码</p>
<ul>
<li>Excess3 Code:余3码，即编码为数字加3，0011表示0，0100表示1 $\cdots$</li>
<li>3来自$\frac{16-10}{2}$，也就是8421码容量减去需要表示的数量（即0-9）再除2，因此这样十进制下能进位两个数在余三码下相加也能进位</li>
<li>但实际上，编码做运算多数情况下没有意义</li>
<li>8，4，-2，-1 Code：后两位分别代表-2，-1</li>
</ul>
</li>
<li>
<p>Binary Coded Decimal（BCD）：use 8，4，2，1 code，but only represent 0-9</p>
<ul>
<li>example: 13 -&gt; 0001 | 0011</li>
<li>application: good for direct interaction to people,like elevator,air conditioner</li>
<li>to correct the digit,subtract 10 by adding 6 modulo 16 </li>
<li><code>eg</code>:13-&gt; 1101 +6 -&gt; 10011 -&gt; 0001 | 0011</li>
</ul>
</li>
<li>
<p>用二进制为非数字元素编码（如字符串）,此时可能有编码未被用到，如下图的100</p>
</li>
</ul>
<p><img src="image-20240102193213213.png" alt="image-20240102193213213" style="zoom:50%;" /></p>
<ol>
<li>
<p>ASCII: 0 30,A 41,a 61 (in 16进制)</p>
</li>
<li>
<p><code>PARITY BIT Error-Detection Codes</code>(奇偶检错码)：添加一位（n+1）：odd/even parity：使n+1位加起来一共有奇/偶个1，加在最左侧</p>
</li>
<li>
<p>ASCII码的传输差错检测与校正：接收方测到一个校验错误就立刻回送NAK（否认）控制字符；若没检测到错误，就回送ACK（承认）控制字符。发送端收到NAK就立刻重复发送</p>
</li>
<li>
<p>Gray Code：相邻状态只有一位码不一样，渐变过程时不会出现突然变化</p>
</li>
<li>
<p>Application: Optical Shaft Encoder，dark represents 0，white represents 1</p>
</li>
<li>
<p>如果传感器位置出现偏移，不在同一直线，用Gray Code 不会出现错误
<img src="image.png" alt="Alt text" style="zoom:50%;" /></p>
</li>
</ol>
<h1 id="chapter-2-combinational-logic-circuits">Chapter 2 Combinational Logic Circuits</h1>
<ol>
<li>上侧<img alt="Alt text" src="image-2.png" /> 为PMOS管，常闭开关；下侧<img alt="Alt text" src="image-3.png" />为NMOS管，常开开关 </li>
</ol>
<p>CMOS：抗噪声性质好，低静态能耗，但生产过程复杂</p>
<p>组成：<img src="image-20240102204328389.png" alt="image-20240102204328389" style="zoom:50%;" /></p>
<p>特点：gs间电压高于阈值关闭，低于时打开</p>
<p><img src="image-1.png" alt="Alt text" style="zoom:50%;" /></p>
<ol>
<li>一种可以独自实现所有布尔函数的门类型叫做通用门，与非门和或非门都是通用门</li>
<li><img alt="Alt text" src="image-4.png" /></li>
<li>Gate Delay:<ul>
<li>When input changes,the output change doesn't occur instantaneously.</li>
<li>the delay between an input changes and the resulting output change is the gate delay denoted by  $$ t_G $$ s</li>
</ul>
</li>
<li>Logic Diagrams and Expressions: Truth Table,Equation(逻辑函数),Diagram,波形图</li>
<li>Boolean Algebra:</li>
<li>$$ X(Y+Z)=XY+XZ $$</li>
<li>$X+YZ=(X+Y)(X+Z)$</li>
<li>Prf:
$$
A=A\cdot A=A\cdot (A+C)  \
A+BC=A(A+B+C)+BC=(A+B)(A+C)
$$</li>
<li>$\overline{X·Y}=\overline{X}+\overline{Y}$</li>
<li>Absorption Theorem: $A+A·B=A,A+\overline{A}B=A+B$</li>
<li>Consensus Law:</li>
<li>$(A+B)(\overline{A}+C)(B+C)=(A+B)(\overline{A}+C)$ </li>
<li>$AB+\overline{A}C+BC=AB+\overline{A}C$<br />
    Hint： $BC=BC(A+\overline{A})$</li>
<li>
<p>$\overline{X}Z+X=(X+\overline{X})(Z+X)=Z+X$<br />
    Hint: $X+YZ=(X+Y)(X+Z)$ </p>
</li>
<li>
<p><strong>对偶（duality）</strong>式：把一个布尔等式中的所有与变或，或变与；若有0，1出现，则把1变0，0变1；等式两端同时进行对偶操作，等式仍然成立。</p>
</li>
<li>应用：求反函数时，可以先求对偶式，再将每一个字符求反</li>
<li>除非一个表达式是<strong>自对偶</strong>，否则求对偶后都会变化</li>
<li></li>
<li>
<p>Precedence:</p>
</li>
<li>
<p>Parentheses</p>
</li>
<li>NOT</li>
<li>AND</li>
<li>
<p>OR</p>
</li>
<li>
<p>Examples:</p>
</li>
</ol>
<h2 id="-">- <img src="image-5.png" alt="Alt text" style="zoom:50%;" /></h2>
<p>$$
F=\overline{\overline{AC+\overline{A}BC}+\overline{B}C+AB\overline{C}} \
=(AC+\overline{A}BC)\overline{\overline{B}C}\cdot \overline{AB\overline{C}}\
=C(A+\overline{A}B)(B+\overline{C})(\overline{A}+\overline{B}+C) \
=C(A+\overline{A}B)(\overline{A}B+BC+\overline{A}\cdot\overline{C}+\overline{B}\cdot\overline{C}) \
=C(A+\overline{A}B)(\overline{A}B+BC) \
=ABC+\overline{A}BC=BC
$$</p>
<ol>
<li><img alt="image-20240102202534656" src="image-20240102202534656.png" /></li>
</ol>
<h2 id="canonical-forms">Canonical Forms</h2>
<ol>
<li>minterm &amp; maxterms: maxterm is complemented(取反) with minterm;
<img src="image-6.png" alt="Alt text" style="zoom:50%;" />
<img src="image-10.png" alt="Alt text" style="zoom:50%;" /></li>
<li>$\overline{m}_i=M_i,\overline{M}_i=m_i$</li>
<li>$F=\sum{m_i}=\overline{\prod{M_i}},i=0,1,2,3,\dots,2^n-1$</li>
<li>usage:turn logic function into numbers by minterm</li>
</ol>
<h2 id="standard-forms">Standard Forms</h2>
<ol>
<li>SOP: an OR of AND terms,POS: an AND of OR terms</li>
</ol>
<h2 id="gate-input-cost">Gate Input Cost</h2>
<p>文字成本：等式字符个数</p>
<ol>
<li>the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. </li>
<li>G - inverters not counted</li>
<li>GN - inverters counted</li>
<li>For SOP and POS equations, it can be found from the equation(s) by finding the sum of:</li>
<li>all literal appearances（Literal cost,L:公式中一共出现的变量个数，可重复）</li>
<li>the number of terms excluding single literal terms,(G) and 除单个文字之外的全部项数</li>
<li>optionally, the number of distinct complemented single literals (GN) 计算非门.</li>
</ol>
<h2 id="karnaugh-maps">Karnaugh Maps</h2>
<p>相邻的只有一位不同，Gray码顺序
<img src="image-7.png" alt="Alt text" style="zoom:50%;" />
三变量图可以理解为圈，即最左侧和最右侧相邻
<img src="image-8.png" alt="Alt text" style="zoom:33%;" /></p>
<ol>
<li>消除：Karnaugh图中有两个相邻小格子则可以删除一个变量</li>
<li>
<p>四变量：<img src="image-9.png" alt="Alt text" style="zoom:50%;" /></p>
</li>
<li>
<p>蕴含项 Implicant: map中的每⼀个格⼦, ⼀共$2^n$个.
   质蕴含项 Prime Implicant: map中相邻的质蕴含项组成的长宽均为2的幂次的最⼤矩阵(⽐如1$\times$2, 2$\times$2, 1$\times$4).
   质主蕴含项 Essential Prime Implicant: 包含仅包含在他之中的蕴含项的质蕴含项.(就是少了这个质蕴含项, 其他的
   质蕴含项全⽤上也少了格⼦).</p>
</li>
<li>无关项$\times$：仅作为圈选矩阵时的桥梁，不需要考虑是否有遗漏 </li>
</ol>
<h2 id="buffer">Buffer</h2>
<p>仅作为放大器，放大输入信号后输出，同时可以提高电路运行速度，但有cost</p>
<ol>
<li>A buffer is a gate with the function F=X </li>
<li>the same as a connection</li>
<li>used to improve circuit voltage levels and increase the speed of circuit operation</li>
<li>例题：以下哪种情况需要buffer</li>
</ol>
<p><img src="image-20240102210205863.png" alt="image-20240102210205863" style="zoom: 67%;" /></p>
<p>ans：1不需要，否则cost超；2需要；3不相关，不能同时满足delay和cost的约束</p>
<ol>
<li>Constraints on cost and performance have a major role in making tradeoffs</li>
</ol>
<h2 id="nand-gates">NAND Gates</h2>
<p>自然搭建速度最快的门</p>
<p><img src="image-20231019100918951.png" alt="image-20231019100918951" style="zoom:50%;" /></p>
<p><img src="image-20231019100932651.png" alt="image-20231019100932651" style="zoom:50%;" /></p>
<ol>
<li>This NAND symbol is called Invert-OR, since inputs are inverted and then ORed together. </li>
<li>AND-Invert and Invert-OR both represent the NAND gate. Having both makes visualization of circuit function easier.</li>
<li>NOR没有一个定义的数学符号，因为NOR操作是非关联的，难以数学描述</li>
</ol>
<h2 id="exclusive-or-exclusive-nor">Exclusive OR/ Exclusive NOR</h2>
<ol>
<li>The XOR function is:  $X⊕Y=X\overline{Y}+\overline{X}Y$</li>
<li>The eXclusive NOR (XNOR) function, otherwise known as equivalence is: $\overline{X⊕Y}=XY+\overline{XY} $ </li>
<li>$X⊕\overline{Y}= \overline{X⊕Y}$</li>
<li>$X⊕Y⊕Z=X⊕(Y⊕Z)$</li>
</ol>
<h2 id="odd-and-even-functions">Odd and Even Functions</h2>
<ol>
<li>The 1s of an odd function correspond to minterms having an index with an odd number of 1s.</li>
<li>The 1s of an even function correspond to minterms having an index with an even number of 1s.</li>
<li>奇函数取非即为偶函数</li>
</ol>
<h2 id="_1">异或与奇函数</h2>
<ol>
<li>多变量异或称为奇函数，如$X⊕Y⊕Z$，要求奇数个变量为1时输出为1</li>
<li>由此我们可以得到奇偶发生器和检验器</li>
<li>三变量偶校验码生成器（上）与检验器（下）</li>
</ol>
<p><img src="image-20231019103309385.png" alt="image-20231019103309385" style="zoom:50%;" /></p>
<ol>
<li>异或搭建：</li>
</ol>
<p><img src="image-20240102210846195.png" alt="image-20240102210846195" style="zoom:50%;" /></p>
<p><img src="image-20240102210852805.png" alt="image-20240102210852805" style="zoom:50%;" /></p>
<h2 id="_2">同或与偶函数</h2>
<p>多变量同或被称为偶函数</p>
<p>观察多变量同或与异或的卡诺图，我们会发现它们是天然优化的，即不可优化的</p>
<h2 id="the-3-state-buffer">The 3-State Buffer</h2>
<p>EN为0时，不管输入什么，输出都是高阻态（开路，没有连接）</p>
<ol>
<li>For the symbol and truth table, IN is the data input, and EN, the control input.
   For EN = 0, regardless of the value on IN (denoted by X), the output value is Hi-Z.
   For EN = 1, the output value follows the input value.</li>
</ol>
<p><img src="image-20231019104054827.png" alt="image-20231019104054827" style="zoom:50%;" /></p>
<ol>
<li>两个三态门输出相连时：当两边EN不同时, 输出为EN为1 的输出值; 当两边EN都是0时输出⾼阻, 当两边EN都是1时, 不被允许.</li>
</ol>
<p><img src="image-20240102204035210.png" alt="image-20240102204035210" style="zoom:67%;" /></p>
<ol>
<li>至少有一个buffer输出为高阻态，否则会导致high currents，破坏电路。因此只有以下五种输入允许。</li>
</ol>
<p><img src="image-20240102211153277.png" alt="image-20240102211153277" style="zoom:50%;" /></p>
<p>对n个三态门，至少n-1个输出应为高阻态，此时有效输入一共有$2n+1$种</p>
<h2 id="3-state-logic-circuit">3-State Logic Circuit</h2>
<ol>
<li>
<p>Data Selection Function: If s = 0, OL = IN0, else OL = IN1</p>
</li>
<li>
<p>Performing data selection with 3-state buffers:</p>
</li>
<li>
<p>Since EN0 = S and EN1 = S, one of the two buffer outputs is always Hi-Z plus the last row of the table never occurs.</p>
</li>
</ol>
<p><img src="image-20231019104244785.png" alt="image-20231019104244785" style="zoom:50%;" /></p>
<h2 id="transmission-gates">Transmission Gates</h2>
<p>用来连接和断开电路中两点的门</p>
<p><img src="image-20240103192836245.png" alt="image-20240103192836245" style="zoom: 67%;" /></p>
<p><img src="image-20240103193100234.png" alt="image-20240103193100234" style="zoom: 43%;" /></p>
<h2 id="_3">门传输延迟</h2>
<ol>
<li>$t_{pd},t_{PHL},t_{PLH}$</li>
<li>惯性延迟：当输入使得输出在低于拒绝时间的间隔内发生两次变化，那么输出将不发生变化</li>
<li>门有求反操作时，HL输入电压变化导致输出产生LH变化，不求反时输出也为HL变化</li>
</ol>
<p><img src="image-20240102205456337.png" alt="image-20240102205456337" style="zoom:50%;" /></p>
<p><img src="image-20240102205520446.png" alt="image-20240102205520446" style="zoom:50%;" /></p>
<h1 id="chapter-3-combinational-logic-design">Chapter 3 Combinational Logic Design</h1>
<h2 id="part-1-implementation-technology-and-logic-design">Part 1 Implementation Technology and Logic Design</h2>
<h3 id="_4">分层设计</h3>
<ol>
<li>原子模块(Primitive Block)：与门、或非、非门等等</li>
<li>分层设计：模块可重用性非常重要。先决条件：电路是规整(regularity)的</li>
<li>分层设计即将复杂问题模块化为若干层次，之后逐个解决</li>
<li>分为自顶向下和自底向上</li>
<li>
<p>前者从需求开始，后者从现有模块开始</p>
</li>
<li>
<p>出现在设计中的模块被称为这个模块的一个实例（instance），将它应用称为实例化（instantiation）</p>
</li>
</ol>
<h3 id="_5">集成电路</h3>
<p>又叫做芯片，分为以下等级</p>
<ul>
<li>SSI (small-scale integrated) 不到10个gate</li>
<li>MSI(medium-$\cdots$) 10-100个gates</li>
<li>LSI(large$\cdots$)成百上千个gates</li>
<li>VLSI(very large) 成千上亿个gates</li>
</ul>
<h3 id="_6">技术参数</h3>
<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Fan-in</strong></td>
<td>一个门可用的输入</td>
</tr>
<tr>
<td><strong>Fan-out</strong></td>
<td>一个栅极输出驱动的标准负载数量</td>
</tr>
<tr>
<td><strong>Logic Levels</strong></td>
<td>被认为是高低电平的输入输出电压范围</td>
</tr>
<tr>
<td><strong>Noise Margin</strong></td>
<td>对外界噪声的容忍能力(具体来说是不会导致行为异变的最大噪声压值)</td>
</tr>
<tr>
<td><strong>Cost for a gate</strong></td>
<td>继承电路的门成本</td>
</tr>
<tr>
<td><strong>Propagation Delay</strong></td>
<td>信号改变后从输入到输出所需的变化时间</td>
</tr>
<tr>
<td><strong>Power Dissipation</strong></td>
<td>电源输出能耗和门的能耗</td>
</tr>
</tbody>
</table>
<ul>
<li>扇入扇出：扇入描述了一个门能够接受的最多输入量，如一个四输入与非门的扇入就是 4；而扇出描述的则是一个门的输出(栅极输出)在不降低工作性能的情况下能够负载多少门，例如一个非门的输出能够同时负载 4 个非门并且都能正常工作，则其扇出为 4，其也能通过标准负载来定义。</li>
<li>
<p>所谓的标准负载，是衡量“负载”的一个“单位砝码”。其大小等于一个非门(逆变器)贡献的负载压力。</p>
</li>
<li>
<p>转换时间：转换时间分为$t_{LH}$（rise time）和$t_{HL}$（fall time）两个部分</p>
</li>
<li>rise time 等于栅极输出从 $V_{CC}$ 的 10% 升高到 90% 所需要的时间；</li>
<li>fall time 等于栅极输出从 $V_{CC}$的 90% 降低到 10% 所需要的时间；</li>
</ul>
<p><img src="https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/31.png" alt="img" style="zoom: 67%;" /></p>
<ul>
<li>随着负载增加，转换时间也会增加（给电容充电的时间增加），而扇出定义中提到的“最大负载”，就是指它的转换时间不超过它预定的最大转换时间。</li>
</ul>
<p><img alt="img" src="https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/32.png" /></p>
<ul>
<li>从左到右表示负载不断增加时，rise time 的变化趋势。</li>
<li>实际上，类似的，超出扇入后，门对输入的反应就太慢了。</li>
</ul>
<h3 id="_7">工艺映射</h3>
<p>形式上： 积之和形式使用与非门，和之积形式使用或非门</p>
<h4 id="nand-mapping-algorithm">NAND Mapping Algorithm 与非门成本更低，延迟更低</h4>
<ol>
<li>
<p>Replace ANDs and ORs:<img src="image-20231026102656501.png" alt="image-20231026102656501" style="zoom:50%;" /></p>
</li>
<li>
<p>消除所有反相器对</p>
</li>
<li>
<p>Repeat the following pair of actions until there is at most one inverter between : </p>
</li>
<li>
<p>A circuit input or driving NAND gate output, and-</p>
</li>
<li>
<p>The attached NAND gate inputs.</p>
<p><img src="image-20231026102745203.png" alt="image-20231026102745203" style="zoom:50%;" /> </p>
</li>
</ol>
<h4 id="nor-mapping-algorithm">NOR Mapping Algorithm</h4>
<p>​   Similar to the NAND,first Replace ANDs and ORs</p>
<p><img src="image-20231026103035484.png" alt="image-20231026103035484" style="zoom:50%;" /></p>
<h3 id="en">EN 使能</h3>
<p>EN为0输出始终为0，EN为1时为对应表达式值</p>
<h2 id="part-2-combinational-logic">Part 2 Combinational Logic</h2>
<h3 id="decoding">Decoding 译码</h3>
<ol>
<li>Decoding - the conversion of an n-bit input code to an m-bit output code with$n\leqslant m\leqslant2^n$ such that each valid code word produces a unique output code</li>
<li>Circuits that perform decoding are called decoders</li>
<li>Here, functional blocks for decoding are called n-to-m line decoders, where $m\leqslant2^n$, and
   generate $2^n$ (or fewer) minterms for the n input variables</li>
</ol>
<h3 id="3-8">3-8 译码器</h3>
<p><img src="image-20240103211144335.png" alt="image-20240103211144335" style="zoom:50%;" /></p>
<p>设计n输入译码器，不断二分，除不尽就剩下一个单独的，如上图3除2余1，因此我们使用1个4-2译码器和一个1-2-Line Decoder</p>
<p>通过译码器和OR可以组成任何组合逻辑电路</p>
<h3 id="decoder-with-enable">Decoder with Enable</h3>
<p><img src="image-20231019113911085.png" alt="image-20231019113911085" style="zoom:50%;" /></p>
<p>由于2-4译码器只有一个输出为1，只有该门可以输出内容，因此可以将$A_1,A_0$组成的译码器当成EN，EN当成输入信号</p>
<p>带使能输入的译码器又被称为多路分配器</p>
<h3 id="_8">基于译码器的组合电路</h3>
<p>当F最小项个数超过$\overline{F}$最小项个数，函数取反可以用更少最小项表示</p>
<h3 id="bcd-to-segment-decoder">BCD-to-Segment Decoder</h3>
<ol>
<li>共阳极与共阴极接法：</li>
</ol>
<p><img src="image-20231026105126666.png" alt="image-20231026105126666" style="zoom:50%;" /><img src="image-20231026105140813.png" alt="image-20231026105140813" style="zoom:50%;" /></p>
<h3 id="encoding">Encoding</h3>
<ol>
<li>
<p>Encoding - the opposite of decoding - the conversion of an m-bit input code to a $n$-bit output code with $n &lt; m&lt;  2^n$  such that each valid code word produces a unique output code</p>
</li>
<li>
<p>An encoder has $2^n$ (or fewer) input lines and $n$ output lines which generate the binary code corresponding to the input values</p>
</li>
<li>
<p>传统编码器问题：如以下输出方程式对应编码器，若$D_6,D_7$同时为1，不能判断是$A_2$还是$A_1$，即有不确定性</p>
</li>
</ol>
<p><img src="image-20231026110959409.png" alt="image-20231026110959409" style="zoom:50%;" /></p>
<ol>
<li>优先编码器（Priority Encoder）</li>
</ol>
<p>位数越高优先级越高。增加一个单独输出V表示至少有一个输入为0以与$D_0=1$区分</p>
<ul>
<li>One encoder that can accept all possible combinations of input values and produce a meaningful result is a priority encoder.</li>
<li>Among the 1s that appear, it selects the most significant input position (or the least significant input position) containing a 1 and responds with  the corresponding binary code for that position.</li>
<li>example:<ul>
<li>Priority encoder with 5 inputs (D4, D3, D2, D1, D0) - highest priority to most significant 1 present - Code outputs A2, A1, A0 and V where V indicates at least one 1 present.</li>
<li><img src="image-20231026111647111.png" alt="image-20231026111647111" style="zoom:50%;" /></li>
</ul>
</li>
<li>Xs in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table</li>
<li>Xs 在输出列表示无关情况不同</li>
</ul>
<h3 id="selecting">Selecting</h3>
<ol>
<li>Selecting of data or information is a critical function in digital systems and computers</li>
<li>Logic circuits that perform selecting are called multiplexers</li>
<li>Selecting can also be done by three-state logic or transmission gates</li>
</ol>
<h3 id="multiplexer-mux">Multiplexer 多路复用器 MUX</h3>
<ol>
<li>A multiplexer selects information from an input line and directs the information to an output line</li>
<li>typical multiplexer has n control inputs ($S_{n-1}, … S_0$) called selection inputs, $2^n$ information inputs ($I_{2^n - 1}, … I_0$), and one output $Y$</li>
<li>A multiplexer can be designed to have m information inputs with $m &lt; 2^n$ as well as n selection inputs </li>
</ol>
<p><img src="image-20231026112822339.png" alt="image-20231026112822339" style="zoom:50%;" /></p>
<h3 id="2-to-1-line-multiplexer">2-to-1-Line Multiplexer</h3>
<ol>
<li>The single selection variable S has two values:</li>
<li>S = 0 selects input $I_0$</li>
<li>
<p>S = 1 selects input $I_1$</p>
</li>
<li>
<p>The equation:$Y =\overline{S}I_0 + SI_1$</p>
</li>
<li>
<p>The circuit:<img src="image-20231026113027457.png" alt="image-20231026113027457" style="zoom:50%;" /></p>
</li>
</ol>
<h3 id="multiplexer-width-expansion">Multiplexer Width Expansion(选择多位)</h3>
<h4 id="example4-to-1-line-quad-multiplexer">example:4-to-1-line quad multiplexer</h4>
<p><img src="image-20231026113421292.png" alt="image-20231026113421292" style="zoom:50%;" /></p>
<h3 id="other-selection-implementations">Other Selection Implementations</h3>
<ol>
<li>Three-state logic in place of AND-OR。 Gate input cost = 18</li>
</ol>
<p><img src="image-20231026113745079.png" alt="image-20231026113745079" style="zoom:50%;" /></p>
<ol>
<li>Distributing the decoding across the three-state drivers（分层选择） Gate input cost = 14</li>
</ol>
<p><img src="image-20231026113912226.png" alt="image-20231026113912226" style="zoom:50%;" /></p>
<ol>
<li>基于传输门的</li>
</ol>
<p><img src="image-20240103211517108.png" alt="image-20240103211517108" style="zoom:50%;" /></p>
<h3 id="combinational-logic-implementation-multiplexer-approach-1">Combinational Logic Implementation- Multiplexer Approach 1</h3>
<p><img src="image-20231026115822488.png" alt="image-20231026115822488" style="zoom:50%;" /></p>
<p>查找表</p>
<h3 id="combinational-logic-implementation-multiplexer-approach-2">Combinational Logic Implementation - Multiplexer Approach 2</h3>
<p><img src="image-20231026115909267.png" alt="image-20231026115909267" style="zoom:50%;" /></p>
<p><img src="image-20231026115932766.png" alt="image-20231026115932766" style="zoom:50%;" /></p>
<h2 id="part-3-arithmetic-functions">Part 3 Arithmetic functions</h2>
<h3 id="function-block">Function Block</h3>
<h4 id="half-adder">Half-Adder</h4>
<p>两输入两输出</p>
<p><img src="image-20231102101146092.png" alt="image-20231102101146092" style="zoom:50%;" /></p>
<ol>
<li>$S$为$X\oplus Y,$$C$为$XY$</li>
</ol>
<p><img src="image-20231102101429954.png" alt="image-20231102101429954" style="zoom:50%;" /></p>
<ol>
<li>常见两种电路实现</li>
</ol>
<p><img src="image-20231102101516420.png" alt="image-20231102101516420" style="zoom:50%;" /></p>
<h4 id="full-adder">Full-Adder</h4>
<p>全加器即考虑上一位的进位，即$Z$or$C_i$</p>
<p>S=$\overline{C_i}(A\oplus B)+C_i(\overline{A\oplus B})$</p>
<p><img src="image-20231102102118553.png" alt="image-20231102102118553" style="zoom:50%;" /></p>
<p>The term $X\cdot Y$  is carry generate,$X\oplus Y$ is carry propagate</p>
<p><img src="image-20231102102411386.png" alt="image-20231102102411386" style="zoom:50%;" /></p>
<ol>
<li>Ripple-Carry Binary Adder:需要延时  行波进位加法器</li>
</ol>
<p><img src="image-20231102103300958.png" alt="image-20231102103300958" style="zoom:50%;" /></p>
<ol>
<li>Group Carry Lookahead Logic 超前进位加法器</li>
</ol>
<p><img src="image-20231112102256642.png" alt="image-20231112102256642" style="zoom: 33%;" /></p>
<p><img src="image-20231102110407750.png" alt="image-20231102110407750" style="zoom: 33%;" /></p>
<p><img src="image-20231102111619915.png" alt="image-20231102111619915" style="zoom:50%;" /></p>
<p><img src="image-20231102111655394.png" alt="image-20231102111655394" style="zoom:50%;" /></p>
<p>每次使用上一块的进位结果，每一次进位结果延迟为3</p>
<h3 id="unsigned-subtraction">Unsigned Subtraction</h3>
<p><img src="image-20231102112342150.png" alt="image-20231102112342150" style="zoom:33%;" /></p>
<h4 id="complements">Complements 补码</h4>
<ol>
<li>Diminished Radix Complement of N: defined as $(r^n-1)-N$ ,known as 反码 $1's$ complement</li>
<li>Radix Complement: defined as $r^n-N$  $2's$ complement</li>
<li>补码：对n位二进制数，相当于第一位$a_{n-1}$代表$-2^{n-1}$,后续每位都代表$2^k$</li>
<li><img src="image-20231102113242675.png" alt="image-20231102113242675" style="zoom:50%;" /></li>
</ol>
<p>即M-N时，减数N先求补码$2^n-N$，然后$M+(2^n-N)$,若产生进位1，说明够减，对应值即为答案；若进位为0，说明不够减，则对结果取补码并加负号</p>
<h3 id="_9">有符号减法</h3>
<ol>
<li>设加法为0，减法为1，正数第一位0，负数第一位1，那么对减数第一位，符号，被减数第一位构成的序列，若有偶数个0，在没有溢出情况下则可以转化为同号相加</li>
<li>若被加数与被减数为负，则取对应补码（不改变符号位），之后若是加法则正常进行，减法则类似地对减数取补</li>
</ol>
<p><img src="image-20231102114904166.png" alt="image-20231102114904166" style="zoom:50%;" /></p>
<p>S=1为减法器，S=0为加法器</p>
<h3 id="_10">溢出</h3>
<p>同号相加、异号相减时可能会出现溢出</p>
<ol>
<li>判断溢出：$V=C_n\oplus C_{n-1}$,即$C_n$与$C_{n-1}$符号一致则不溢出，否则溢出</li>
</ol>
<p>两个正数相加，$C_n$一定是0，溢出只可能是$C_{n-1}$为1</p>
<p>两个负数相加，$C_n$一定是1，若不溢出$C_{n-1}$需要为1</p>
<ol>
<li>
<p>无符号数溢出：两个首位都是1</p>
</li>
<li>
<p>有符号数：同号时有可能溢出</p>
</li>
</ol>
<h3 id="_11">常数除法、乘法</h3>
<p>对于2的幂次可以通过移位得到结果，对于非2幂次可以常数加法和2的幂次乘除相结合得到结果。</p>
<p>如$3x=2^1x+2^0x$,即$x[31:0]={x[30:0],1'b0}+x[31:0]$.</p>
<h3 id="_12">压缩、递增、递减</h3>
<ol>
<li>压缩：针对特定应用时简化已有模块，如递增递减等</li>
</ol>
<p><img src="image-20240103210618090.png" alt="image-20240103210618090" style="zoom:50%;" /></p>
<h3 id="_13">零填充与符号扩展</h3>
<ol>
<li>增加输入位数：在高位添加或在低位添加，前者适用于加减，后者适用于低精度乘法</li>
</ol>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": [], "search": "../assets/javascripts/workers/search.f886a092.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.d7c377c4.min.js"></script>
      
    
  </body>
</html>