

================================================================
== Vitis HLS Report for 'getinstream'
================================================================
* Date:           Sun Jan 22 12:18:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        axi_stream_to_master_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     65|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     68|    -|
|Register         |        -|   -|     69|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     69|    133|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |count_2_fu_105_p2                 |         +|   0|  0|  39|          32|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_121_p2               |      icmp|   0|  0|  16|          26|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_127_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  65|          63|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_1          |  14|          3|   32|         96|
    |buf_r_blk_n                       |   9|          2|    1|          2|
    |count9_blk_n                      |   9|          2|    1|          2|
    |count_fu_50                       |   9|          2|   32|         64|
    |inStreamTop_TDATA_blk_n           |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  68|         15|   69|        170|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |count_2_reg_154                   |  32|   0|   32|          0|
    |count_fu_50                       |  32|   0|   32|          0|
    |or_ln44_reg_160                   |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|inStreamTop_TVALID     |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TREADY     |  out|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TLAST      |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|buf_r_din              |  out|   65|     ap_fifo|                 buf_r|       pointer|
|buf_r_num_data_valid   |   in|   13|     ap_fifo|                 buf_r|       pointer|
|buf_r_fifo_cap         |   in|   13|     ap_fifo|                 buf_r|       pointer|
|buf_r_full_n           |   in|    1|     ap_fifo|                 buf_r|       pointer|
|buf_r_write            |  out|    1|     ap_fifo|                 buf_r|       pointer|
|count9_din             |  out|   32|     ap_fifo|                count9|       pointer|
|count9_num_data_valid  |   in|    7|     ap_fifo|                count9|       pointer|
|count9_fifo_cap        |   in|    7|     ap_fifo|                count9|       pointer|
|count9_full_n          |   in|    1|     ap_fifo|                count9|       pointer|
|count9_write           |  out|    1|     ap_fifo|                count9|       pointer|
|inStreamTop_TDATA      |   in|   64|        axis|  inStreamTop_V_data_V|       pointer|
|inStreamTop_TKEEP      |   in|    8|        axis|  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB      |   in|    8|        axis|  inStreamTop_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

