Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Uni\Year-2\InfoProc\Group_Proj\group_proj\unsaved.qsys --block-symbol-file --output-directory=D:\Uni\Year-2\InfoProc\Group_Proj\group_proj\unsaved --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading group_proj/unsaved.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_0
Progress: Adding in_H [altera_avalon_pio 18.1]
Progress: Parameterizing module in_H
Progress: Adding in_L [altera_avalon_pio 18.1]
Progress: Parameterizing module in_L
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding out0 [altera_avalon_pio 18.1]
Progress: Parameterizing module out0
Progress: Adding out1 [altera_avalon_pio 18.1]
Progress: Parameterizing module out1
Progress: Adding sample_clk [altera_avalon_pio 18.1]
Progress: Parameterizing module sample_clk
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding vic_0 [altera_vic 18.1]
Progress: Parameterizing module vic_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Uni\Year-2\InfoProc\Group_Proj\group_proj\unsaved.qsys --synthesis=VERILOG --output-directory=D:\Uni\Year-2\InfoProc\Group_Proj\group_proj\unsaved\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading group_proj/unsaved.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_0
Progress: Adding in_H [altera_avalon_pio 18.1]
Progress: Parameterizing module in_H
Progress: Adding in_L [altera_avalon_pio 18.1]
Progress: Parameterizing module in_L
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding out0 [altera_avalon_pio 18.1]
Progress: Parameterizing module out0
Progress: Adding out1 [altera_avalon_pio 18.1]
Progress: Parameterizing module out1
Progress: Adding sample_clk [altera_avalon_pio 18.1]
Progress: Parameterizing module sample_clk
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding vic_0 [altera_vic 18.1]
Progress: Parameterizing module vic_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: cpu: "unsaved" instantiated altera_nios2_gen2 "cpu"
Info: i2c_0: "unsaved" instantiated altera_avalon_i2c "i2c_0"
Info: in_H: Starting RTL generation for module 'unsaved_in_H'
Info: in_H:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_in_H --dir=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0072_in_H_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0072_in_H_gen//unsaved_in_H_component_configuration.pl  --do_build_sim=0  ]
Info: in_H: Done RTL generation for module 'unsaved_in_H'
Info: in_H: "unsaved" instantiated altera_avalon_pio "in_H"
Info: jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0073_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0073_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'unsaved_jtag_uart'
Info: jtag_uart: "unsaved" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'unsaved_led'
Info: led:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0074_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0074_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'unsaved_led'
Info: led: "unsaved" instantiated altera_avalon_pio "led"
Info: onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0075_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0075_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'unsaved_onchip_memory'
Info: onchip_memory: "unsaved" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: out0: Starting RTL generation for module 'unsaved_out0'
Info: out0:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_out0 --dir=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0076_out0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0076_out0_gen//unsaved_out0_component_configuration.pl  --do_build_sim=0  ]
Info: out0: Done RTL generation for module 'unsaved_out0'
Info: out0: "unsaved" instantiated altera_avalon_pio "out0"
Info: sample_clk: Starting RTL generation for module 'unsaved_sample_clk'
Info: sample_clk:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_sample_clk --dir=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0077_sample_clk_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0077_sample_clk_gen//unsaved_sample_clk_component_configuration.pl  --do_build_sim=0  ]
Info: sample_clk: Done RTL generation for module 'unsaved_sample_clk'
Info: sample_clk: "unsaved" instantiated altera_avalon_pio "sample_clk"
Info: timer: Starting RTL generation for module 'unsaved_timer'
Info: timer:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0078_timer_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0078_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'unsaved_timer'
Info: timer: "unsaved" instantiated altera_avalon_timer "timer"
Info: vic_0: "unsaved" instantiated altera_vic "vic_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "unsaved" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'unsaved_cpu_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0081_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9781_8880702399005338804.dir/0081_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.02.28 12:24:10 (*) Starting Nios II generation
Info: cpu: # 2024.02.28 12:24:10 (*)   Checking for plaintext license.
Info: cpu: # 2024.02.28 12:24:10 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.02.28 12:24:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.02.28 12:24:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.02.28 12:24:10 (*)   Plaintext license not found.
Info: cpu: # 2024.02.28 12:24:10 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.02.28 12:24:10 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.02.28 12:24:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.02.28 12:24:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.02.28 12:24:10 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.02.28 12:24:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.02.28 12:24:11 (*)   Creating all objects for CPU
Info: cpu: # 2024.02.28 12:24:11 (*)     Testbench
Info: cpu: # 2024.02.28 12:24:11 (*)     Instruction decoding
Info: cpu: # 2024.02.28 12:24:11 (*)       Instruction fields
Info: cpu: # 2024.02.28 12:24:11 (*)       Instruction decodes
Info: cpu: # 2024.02.28 12:24:11 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.02.28 12:24:11 (*)       Instruction controls
Info: cpu: # 2024.02.28 12:24:11 (*)     Pipeline frontend
Info: cpu: # 2024.02.28 12:24:11 (*)     Pipeline backend
Info: cpu: # 2024.02.28 12:24:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.02.28 12:24:14 (*)   Creating encrypted RTL
Info: cpu: # 2024.02.28 12:24:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'unsaved_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: vic_csr: "vic_0" instantiated altera_vic_csr "vic_csr"
Info: vic_priority: "vic_0" instantiated altera_vic_priority "vic_priority"
Info: vic_vector: "vic_0" instantiated altera_vic_vector "vic_vector"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved: Done "unsaved" with 38 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
