// Seed: 1524880004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  output wire id_3;
  inout reg id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_4 = id_2;
    fork
      id_4 <= 1'b0;
      $unsigned(31);
      ;
    join
    #1 SystemTFIdentifier(id_2);
    id_2 <= #id_1 id_2;
  end
  wire [1  ==  1 : -1] id_5;
  assign id_5 = id_4;
  assign id_5 = id_4;
  logic id_6;
  assign id_4 = -1;
endmodule
module module_1 (
    input supply0 id_0
    , id_2
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2
  );
  logic id_4;
  wire  id_5;
  wire  id_6;
  logic id_7;
  for (id_8 = id_6; id_8; id_2 = -1'b0 ? 1 - -1 : id_8[1'b0 : 1]) begin : LABEL_0
    logic id_9;
  end
endmodule
