/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 06:40:14 2024 GMT

INFO: Created design: tdp_512x10. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: tdp_512x10
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/analysis/tdp_512x10_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/analysis/tdp_512x10_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/analysis/tdp_512x10_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v' to AST representation.
Generating RTLIL representation for module `\tdp_512x10'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top tdp_512x10' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \tdp_512x10

3.2. Analyzing design hierarchy..
Top module:  \tdp_512x10
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: cf3421cda7, CPU: user 0.04s system 0.01s, MEM: 15.50 MB peak
Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design tdp_512x10 is analyzed
INFO: ANL: Top Modules: tdp_512x10

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: tdp_512x10
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/yosys -s tdp_512x10.ys -l tdp_512x10_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/yosys -s tdp_512x10.ys -l tdp_512x10_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `tdp_512x10.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v' to AST representation.
Generating RTLIL representation for module `\tdp_512x10'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \tdp_512x10

3.2. Analyzing design hierarchy..
Top module:  \tdp_512x10
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \tdp_512x10

4.17.2. Analyzing design hierarchy..
Top module:  \tdp_512x10
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:18$10 in module tdp_512x10.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:9$3 in module tdp_512x10.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 8 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:18$10'.
     1/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$16
     2/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_DATA[511:0]$15
     3/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_ADDR[3:0]$14
Creating decoders for process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:9$3'.
     1/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$9
     2/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_DATA[511:0]$8
     3/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_ADDR[3:0]$7

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\tdp_512x10.\reg_addrB' using process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:18$10'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\tdp_512x10.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_ADDR' using process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:18$10'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\tdp_512x10.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_DATA' using process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:18$10'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\tdp_512x10.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN' using process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:18$10'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\tdp_512x10.\reg_addrA' using process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:9$3'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\tdp_512x10.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_ADDR' using process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:9$3'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\tdp_512x10.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_DATA' using process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:9$3'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\tdp_512x10.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN' using process `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:9$3'.
  created $dff cell `$procdff$44' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:18$10'.
Removing empty process `tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:18$10'.
Found and cleaned up 1 empty switch in `\tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:9$3'.
Removing empty process `tdp_512x10.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:9$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 6 unused cells and 28 unused wires.
<suppressed ~7 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module tdp_512x10...
Found and reported 0 problems.

4.28. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 18
   Number of wire bits:           4124
   Number of public wires:          12
   Number of public wire bits:    2068
   Number of memories:               1
   Number of memory bits:         5120
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
    Consolidated identical input bits for $mux cell $procmux$20:
      Old ports: A=512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=512'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [511:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:22$2_EN[511:0]$13 [0] }
    Consolidated identical input bits for $mux cell $procmux$29:
      Old ports: A=512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=512'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [511:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/.././rtl/tdp_512x10.v:13$1_EN[511:0]$6 [0] }
  Optimizing cells in module \tdp_512x10.
Performed a total of 2 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.70. Executing WREDUCE pass (reducing word size of cells).

4.71. Executing PEEPOPT pass (run peephole optimizers).

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.73. Executing DEMUXMAP pass.

4.74. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 18
   Number of wire bits:           4124
   Number of public wires:          12
   Number of public wire bits:    2068
   Number of memories:               1
   Number of memory bits:         5120
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.75. Executing RS_DSP_MULTADD pass.

4.76. Executing WREDUCE pass (reducing word size of cells).

4.77. Executing RS_DSP_MACC pass.

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.79. Executing TECHMAP pass (map to technology primitives).

4.79.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.80. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 18
   Number of wire bits:           4124
   Number of public wires:          12
   Number of public wire bits:    2068
   Number of memories:               1
   Number of memory bits:         5120
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 18
   Number of wire bits:           4124
   Number of public wires:          12
   Number of public wire bits:    2068
   Number of memories:               1
   Number of memory bits:         5120
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing RS_DSP_SIMD pass.

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.89. Executing rs_pack_dsp_regs pass.

4.90. Executing RS_DSP_IO_REGS pass.

4.91. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 18
   Number of wire bits:           4124
   Number of public wires:          12
   Number of public wire bits:    2068
   Number of memories:               1
   Number of memory bits:         5120
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.94. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 18
   Number of wire bits:           4124
   Number of public wires:          12
   Number of public wire bits:    2068
   Number of memories:               1
   Number of memory bits:         5120
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.95. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tdp_512x10:
  created 0 $alu and 0 $macc cells.

4.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.101. Executing OPT_SHARE pass.

4.102. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.105. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 18
   Number of wire bits:           4124
   Number of public wires:          12
   Number of public wire bits:    2068
   Number of memories:               1
   Number of memory bits:         5120
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.106. Executing MEMORY pass.

4.106.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.106.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.106.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing tdp_512x10.ram write port 0.
  Analyzing tdp_512x10.ram write port 1.

4.106.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.106.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\tdp_512x10': no output FF found.
Checking read port `\ram'[1] in module `\tdp_512x10': no output FF found.
Checking read port address `\ram'[0] in module `\tdp_512x10': merged address FF to cell.
Checking read port address `\ram'[1] in module `\tdp_512x10': merged address FF to cell.
<suppressed ~4 debug messages>

4.106.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 2 unused cells and 6 unused wires.
<suppressed ~5 debug messages>

4.106.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory tdp_512x10.ram by address:
Consolidating write ports of memory tdp_512x10.ram by address:
Consolidating write ports of memory tdp_512x10.ram using sat-based resource sharing:

4.106.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.106.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.106.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.107. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 22
   Number of wire bits:           6166
   Number of public wires:          10
   Number of public wire bits:    2060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $dff                            4
     $mem_v2                         1
     $mux                            8

4.108. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~7 debug messages>

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.110. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory tdp_512x10.ram via $__RS_FACTOR_BRAM18_TDP
<suppressed ~97 debug messages>

4.112. Executing Rs_BRAM_Split pass.
 BRAM: ram.0.28 ($__RS_FACTOR_BRAM18_TDP) + ram.0.27 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.28_ram.0.27 (BRAM2x18_TDP)
 BRAM: ram.0.26 ($__RS_FACTOR_BRAM18_TDP) + ram.0.25 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.26_ram.0.25 (BRAM2x18_TDP)
 BRAM: ram.0.24 ($__RS_FACTOR_BRAM18_TDP) + ram.0.23 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.24_ram.0.23 (BRAM2x18_TDP)
 BRAM: ram.0.22 ($__RS_FACTOR_BRAM18_TDP) + ram.0.21 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.22_ram.0.21 (BRAM2x18_TDP)
 BRAM: ram.0.20 ($__RS_FACTOR_BRAM18_TDP) + ram.0.19 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.20_ram.0.19 (BRAM2x18_TDP)
 BRAM: ram.0.18 ($__RS_FACTOR_BRAM18_TDP) + ram.0.17 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.18_ram.0.17 (BRAM2x18_TDP)
 BRAM: ram.0.16 ($__RS_FACTOR_BRAM18_TDP) + ram.0.15 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.16_ram.0.15 (BRAM2x18_TDP)
 BRAM: ram.0.14 ($__RS_FACTOR_BRAM18_TDP) + ram.0.13 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.14_ram.0.13 (BRAM2x18_TDP)
 BRAM: ram.0.12 ($__RS_FACTOR_BRAM18_TDP) + ram.0.11 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.12_ram.0.11 (BRAM2x18_TDP)
 BRAM: ram.0.10 ($__RS_FACTOR_BRAM18_TDP) + ram.0.9 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.10_ram.0.9 (BRAM2x18_TDP)
 BRAM: ram.0.8 ($__RS_FACTOR_BRAM18_TDP) + ram.0.7 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.8_ram.0.7 (BRAM2x18_TDP)
 BRAM: ram.0.6 ($__RS_FACTOR_BRAM18_TDP) + ram.0.5 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.6_ram.0.5 (BRAM2x18_TDP)
 BRAM: ram.0.4 ($__RS_FACTOR_BRAM18_TDP) + ram.0.3 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.4_ram.0.3 (BRAM2x18_TDP)
 BRAM: ram.0.2 ($__RS_FACTOR_BRAM18_TDP) + ram.0.1 ($__RS_FACTOR_BRAM18_TDP) => bram_ram.0.2_ram.0.1 (BRAM2x18_TDP)

4.113. Executing TECHMAP pass (map to technology primitives).

4.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~365 debug messages>

4.115. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.
<suppressed ~116 debug messages>

4.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap$techmap305\bram_ram.0.14_ram.0.13.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap305\bram_ram.0.14_ram.0.13.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap266\bram_ram.0.28_ram.0.27.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$264.
    dead port 2/2 on $mux $techmap$techmap266\bram_ram.0.28_ram.0.27.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$264.
    dead port 1/2 on $mux $techmap$techmap294\bram_ram.0.20_ram.0.19.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$286.
    dead port 2/2 on $mux $techmap$techmap294\bram_ram.0.20_ram.0.19.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$286.
    dead port 1/2 on $mux $techmap$techmap266\bram_ram.0.28_ram.0.27.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$258.
    dead port 2/2 on $mux $techmap$techmap266\bram_ram.0.28_ram.0.27.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$258.
    dead port 1/2 on $mux $techmap$techmap307\bram_ram.0.10_ram.0.9.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap307\bram_ram.0.10_ram.0.9.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 1/2 on $mux $techmap$techmap308\bram_ram.0.8_ram.0.7.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap308\bram_ram.0.8_ram.0.7.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap294\bram_ram.0.20_ram.0.19.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$290.
    dead port 2/2 on $mux $techmap$techmap294\bram_ram.0.20_ram.0.19.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$290.
    dead port 1/2 on $mux $techmap$techmap308\bram_ram.0.8_ram.0.7.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap308\bram_ram.0.8_ram.0.7.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap276\bram_ram.0.24_ram.0.23.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$271.
    dead port 2/2 on $mux $techmap$techmap276\bram_ram.0.24_ram.0.23.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$271.
    dead port 1/2 on $mux $techmap$techmap308\bram_ram.0.8_ram.0.7.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap308\bram_ram.0.8_ram.0.7.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap304\bram_ram.0.16_ram.0.15.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap304\bram_ram.0.16_ram.0.15.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap308\bram_ram.0.8_ram.0.7.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap308\bram_ram.0.8_ram.0.7.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 1/2 on $mux $techmap$techmap309\bram_ram.0.6_ram.0.5.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap309\bram_ram.0.6_ram.0.5.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap303\bram_ram.0.18_ram.0.17.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap303\bram_ram.0.18_ram.0.17.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap309\bram_ram.0.6_ram.0.5.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap309\bram_ram.0.6_ram.0.5.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap309\bram_ram.0.6_ram.0.5.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap309\bram_ram.0.6_ram.0.5.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap276\bram_ram.0.24_ram.0.23.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$267.
    dead port 2/2 on $mux $techmap$techmap276\bram_ram.0.24_ram.0.23.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$267.
    dead port 1/2 on $mux $techmap$techmap309\bram_ram.0.6_ram.0.5.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap309\bram_ram.0.6_ram.0.5.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 1/2 on $mux $techmap$techmap310\bram_ram.0.4_ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap310\bram_ram.0.4_ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap305\bram_ram.0.14_ram.0.13.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap305\bram_ram.0.14_ram.0.13.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap310\bram_ram.0.4_ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap310\bram_ram.0.4_ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap275\bram_ram.0.26_ram.0.25.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$271.
    dead port 2/2 on $mux $techmap$techmap275\bram_ram.0.26_ram.0.25.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$271.
    dead port 1/2 on $mux $techmap$techmap310\bram_ram.0.4_ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap310\bram_ram.0.4_ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap310\bram_ram.0.4_ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap310\bram_ram.0.4_ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 1/2 on $mux $techmap$techmap311\bram_ram.0.2_ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap311\bram_ram.0.2_ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap303\bram_ram.0.18_ram.0.17.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap303\bram_ram.0.18_ram.0.17.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap311\bram_ram.0.2_ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap311\bram_ram.0.2_ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap311\bram_ram.0.2_ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap311\bram_ram.0.2_ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap275\bram_ram.0.26_ram.0.25.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$267.
    dead port 2/2 on $mux $techmap$techmap275\bram_ram.0.26_ram.0.25.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$267.
    dead port 1/2 on $mux $techmap$techmap311\bram_ram.0.2_ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap311\bram_ram.0.2_ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 1/2 on $mux $techmap$techmap320\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$312.
    dead port 2/2 on $mux $techmap$techmap320\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$312.
    dead port 1/2 on $mux $techmap$techmap320\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$314.
    dead port 2/2 on $mux $techmap$techmap320\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$314.
    dead port 1/2 on $mux $techmap$techmap266\bram_ram.0.28_ram.0.27.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$262.
    dead port 2/2 on $mux $techmap$techmap266\bram_ram.0.28_ram.0.27.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$262.
    dead port 1/2 on $mux $techmap$techmap275\bram_ram.0.26_ram.0.25.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$273.
    dead port 2/2 on $mux $techmap$techmap275\bram_ram.0.26_ram.0.25.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$273.
    dead port 1/2 on $mux $techmap$techmap275\bram_ram.0.26_ram.0.25.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$269.
    dead port 2/2 on $mux $techmap$techmap275\bram_ram.0.26_ram.0.25.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$269.
    dead port 1/2 on $mux $techmap$techmap276\bram_ram.0.24_ram.0.23.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$273.
    dead port 2/2 on $mux $techmap$techmap276\bram_ram.0.24_ram.0.23.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$273.
    dead port 1/2 on $mux $techmap$techmap276\bram_ram.0.24_ram.0.23.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$269.
    dead port 2/2 on $mux $techmap$techmap276\bram_ram.0.24_ram.0.23.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$269.
    dead port 1/2 on $mux $techmap$techmap285\bram_ram.0.22_ram.0.21.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$283.
    dead port 2/2 on $mux $techmap$techmap285\bram_ram.0.22_ram.0.21.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$283.
    dead port 1/2 on $mux $techmap$techmap285\bram_ram.0.22_ram.0.21.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$279.
    dead port 2/2 on $mux $techmap$techmap285\bram_ram.0.22_ram.0.21.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$279.
    dead port 1/2 on $mux $techmap$techmap294\bram_ram.0.20_ram.0.19.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$292.
    dead port 2/2 on $mux $techmap$techmap294\bram_ram.0.20_ram.0.19.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$292.
    dead port 1/2 on $mux $techmap$techmap294\bram_ram.0.20_ram.0.19.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$288.
    dead port 2/2 on $mux $techmap$techmap294\bram_ram.0.20_ram.0.19.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$288.
    dead port 1/2 on $mux $techmap$techmap303\bram_ram.0.18_ram.0.17.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap303\bram_ram.0.18_ram.0.17.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap303\bram_ram.0.18_ram.0.17.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap303\bram_ram.0.18_ram.0.17.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 1/2 on $mux $techmap$techmap304\bram_ram.0.16_ram.0.15.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap304\bram_ram.0.16_ram.0.15.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap304\bram_ram.0.16_ram.0.15.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap304\bram_ram.0.16_ram.0.15.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 1/2 on $mux $techmap$techmap305\bram_ram.0.14_ram.0.13.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap305\bram_ram.0.14_ram.0.13.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap266\bram_ram.0.28_ram.0.27.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$260.
    dead port 2/2 on $mux $techmap$techmap266\bram_ram.0.28_ram.0.27.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$260.
    dead port 1/2 on $mux $techmap$techmap306\bram_ram.0.12_ram.0.11.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap306\bram_ram.0.12_ram.0.11.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap304\bram_ram.0.16_ram.0.15.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap304\bram_ram.0.16_ram.0.15.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap306\bram_ram.0.12_ram.0.11.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap306\bram_ram.0.12_ram.0.11.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap285\bram_ram.0.22_ram.0.21.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$281.
    dead port 2/2 on $mux $techmap$techmap285\bram_ram.0.22_ram.0.21.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$281.
    dead port 1/2 on $mux $techmap$techmap306\bram_ram.0.12_ram.0.11.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap306\bram_ram.0.12_ram.0.11.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap306\bram_ram.0.12_ram.0.11.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap306\bram_ram.0.12_ram.0.11.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 1/2 on $mux $techmap$techmap307\bram_ram.0.10_ram.0.9.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 2/2 on $mux $techmap$techmap307\bram_ram.0.10_ram.0.9.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$295.
    dead port 1/2 on $mux $techmap$techmap307\bram_ram.0.10_ram.0.9.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 2/2 on $mux $techmap$techmap307\bram_ram.0.10_ram.0.9.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:144$301.
    dead port 1/2 on $mux $techmap$techmap307\bram_ram.0.10_ram.0.9.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 2/2 on $mux $techmap$techmap307\bram_ram.0.10_ram.0.9.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:143$299.
    dead port 1/2 on $mux $techmap$techmap285\bram_ram.0.22_ram.0.21.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$277.
    dead port 2/2 on $mux $techmap$techmap285\bram_ram.0.22_ram.0.21.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:141$277.
    dead port 1/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$26.
    dead port 1/2 on $mux $procmux$35.
    dead port 2/2 on $mux $procmux$35.
    dead port 1/2 on $mux $techmap$techmap305\bram_ram.0.14_ram.0.13.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
    dead port 2/2 on $mux $techmap$techmap305\bram_ram.0.14_ram.0.13.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:142$297.
Removed 120 multiplexer ports.
<suppressed ~8 debug messages>

4.119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.121. Executing OPT_SHARE pass.

4.122. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.01 sec.]

4.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 1402 unused wires.
<suppressed ~1 debug messages>

4.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.01 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 2

4.132. Executing PMUXTREE pass.

4.133. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~9 debug messages>

4.134. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.135. Executing TECHMAP pass (map to technology primitives).

4.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.135.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.135.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~85 debug messages>

4.136. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 46
   Number of wire bits:           6390
   Number of public wires:          10
   Number of public wire bits:    2060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3147
     $_DFF_P_                     1026
     $_MUX_                       2106
     TDP_RAM18KX2                   15

4.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.
<suppressed ~2 debug messages>

4.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.142. Executing OPT_SHARE pass.

4.143. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.02 sec.]

4.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.
<suppressed ~1160 debug messages>

4.147. Executing TECHMAP pass (map to technology primitives).

4.147.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.147.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.148. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 44
   Number of wire bits:           5366
   Number of public wires:          10
   Number of public wire bits:    2060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2065
     $_DFF_P_                     1026
     $_MUX_                       1024
     TDP_RAM18KX2                   15

4.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.154. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.155. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.162. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.174. Printing statistics.

=== tdp_512x10 ===

   Number of wires:                 22
   Number of wire bits:           4184
   Number of public wires:          10
   Number of public wire bits:    2060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2065
     $_DFF_P_                     1026
     $_MUX_                       1024
     TDP_RAM18KX2                   15

   Number of Generic REGs:          1026

ABC-DFF iteration : 1

4.175. Executing ABC pass (technology mapping using ABC).

4.175.1. Summary of detected clock domains:
  1025 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  1040 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.175.2. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 1025 gates and 2050 wires to a netlist network with 1025 inputs and 1025 outputs (dfl=1).

4.175.2.1. Executing ABC.
[Time = 0.14 sec.]

4.175.3. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 1025 gates and 2050 wires to a netlist network with 1025 inputs and 1025 outputs (dfl=1).

4.175.3.1. Executing ABC.
[Time = 0.18 sec.]

4.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.181. Executing OPT_SHARE pass.

4.182. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.02 sec.]

4.183. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 5130 unused wires.
<suppressed ~1 debug messages>

4.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.185. Executing ABC pass (technology mapping using ABC).

4.185.1. Summary of detected clock domains:
  1025 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  1040 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.185.2. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 1025 gates and 2050 wires to a netlist network with 1025 inputs and 1025 outputs (dfl=1).

4.185.2.1. Executing ABC.
[Time = 0.13 sec.]

4.185.3. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 1025 gates and 2050 wires to a netlist network with 1025 inputs and 1025 outputs (dfl=1).

4.185.3.1. Executing ABC.
[Time = 0.14 sec.]

4.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.189. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.191. Executing OPT_SHARE pass.

4.192. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.02 sec.]

4.193. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 6152 unused wires.
<suppressed ~1 debug messages>

4.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.195. Executing ABC pass (technology mapping using ABC).

4.195.1. Summary of detected clock domains:
  1025 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  1040 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.195.2. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 1025 gates and 2050 wires to a netlist network with 1025 inputs and 1025 outputs (dfl=2).

4.195.2.1. Executing ABC.
[Time = 0.26 sec.]

4.195.3. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 1025 gates and 2050 wires to a netlist network with 1025 inputs and 1025 outputs (dfl=2).

4.195.3.1. Executing ABC.
[Time = 0.22 sec.]

4.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.199. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.201. Executing OPT_SHARE pass.

4.202. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.203. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 6152 unused wires.
<suppressed ~1 debug messages>

4.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.205. Executing ABC pass (technology mapping using ABC).

4.205.1. Summary of detected clock domains:
  1025 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  1040 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.205.2. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 1025 gates and 2050 wires to a netlist network with 1025 inputs and 1025 outputs (dfl=2).

4.205.2.1. Executing ABC.
[Time = 0.29 sec.]

4.205.3. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 1025 gates and 2050 wires to a netlist network with 1025 inputs and 1025 outputs (dfl=2).

4.205.3.1. Executing ABC.
[Time = 0.25 sec.]

4.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.209. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.211. Executing OPT_SHARE pass.

4.212. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.02 sec.]

4.213. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 6152 unused wires.
<suppressed ~1 debug messages>

4.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.215. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.219. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.221. Executing OPT_SHARE pass.

4.222. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.223. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.230. Executing OPT_SHARE pass.

4.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.237. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.238. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.239. Executing OPT_SHARE pass.

4.240. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.241. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.242. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.244. Executing BMUXMAP pass.

4.245. Executing DEMUXMAP pass.

4.246. Executing ABC pass (technology mapping using ABC).

4.246.1. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Extracted 1024 gates and 3074 wires to a netlist network with 2050 inputs and 1024 outputs (dfl=1).

4.246.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.35 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 2]{map}[6]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.24 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.22 sec. at Pass 4]{map}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.26 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.36 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.34 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.36 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.21 sec. at Pass 7]{finalMap}[16]
DE:   
DE:   total time =    2.66 sec.
[Time = 4.76 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.248. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.249. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.250. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.252. Executing OPT_SHARE pass.

4.253. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 3074 unused wires.
<suppressed ~1 debug messages>

4.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.256. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.260. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.262. Executing OPT_SHARE pass.

4.263. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.268. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.269. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.271. Executing OPT_SHARE pass.

4.272. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1026, #solve=0, #remove=0, time=0.01 sec.]

4.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.276. Printing statistics.

=== tdp_512x10 ===

   Number of wires:               1044
   Number of wire bits:           4184
   Number of public wires:          10
   Number of public wire bits:    2060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2065
     $_DFF_P_                     1026
     $lut                         1024
     TDP_RAM18KX2                   15

4.277. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.278. Executing RS_DFFSR_CONV pass.

4.279. Printing statistics.

=== tdp_512x10 ===

   Number of wires:               1044
   Number of wire bits:           4184
   Number of public wires:          10
   Number of public wire bits:    2060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2065
     $_DFF_P_                     1026
     $lut                         1024
     TDP_RAM18KX2                   15

4.280. Executing TECHMAP pass (map to technology primitives).

4.280.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.280.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.280.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~2170 debug messages>

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.
<suppressed ~6144 debug messages>

4.282. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.285. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.02 sec.]

4.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 6150 unused wires.
<suppressed ~1 debug messages>

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.290. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.292. Executing OPT_SHARE pass.

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.02 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.296. Executing TECHMAP pass (map to technology primitives).

4.296.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.296.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.297. Executing ABC pass (technology mapping using ABC).

4.297.1. Extracting gate netlist of module `\tdp_512x10' to `<abc-temp-dir>/input.blif'..
Extracted 1024 gates and 3074 wires to a netlist network with 2050 inputs and 1024 outputs (dfl=1).

4.297.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.34 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 2]{map}[6]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.23 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.33 sec. at Pass 4]{map}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.25 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.39 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.36 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.40 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 2050  #Luts =  1024  Max Lvl =   1  Avg Lvl =   1.00  [   0.23 sec. at Pass 7]{finalMap}[16]
DE:   
DE:   total time =    2.83 sec.
[Time = 4.96 sec.]

4.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

4.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.301. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

4.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

4.303. Executing OPT_SHARE pass.

4.304. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.02 sec.]

4.305. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..
Removed 0 unused cells and 3074 unused wires.
<suppressed ~1 debug messages>

4.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

4.307. Executing HIERARCHY pass (managing design hierarchy).

4.307.1. Analyzing design hierarchy..
Top module:  \tdp_512x10

4.307.2. Analyzing design hierarchy..
Top module:  \tdp_512x10
Removed 0 unused modules.
Warning: Resizing cell port tdp_512x10.bram_ram.0.10_ram.0.9.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.10_ram.0.9.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.12_ram.0.11.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.12_ram.0.11.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.14_ram.0.13.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.14_ram.0.13.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.16_ram.0.15.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.16_ram.0.15.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.18_ram.0.17.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.18_ram.0.17.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.20_ram.0.19.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.20_ram.0.19.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.22_ram.0.21.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.22_ram.0.21.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.24_ram.0.23.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.24_ram.0.23.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.26_ram.0.25.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.26_ram.0.25.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.28_ram.0.27.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.28_ram.0.27.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.2_ram.0.1.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.2_ram.0.1.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.4_ram.0.3.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.4_ram.0.3.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.6_ram.0.5.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.6_ram.0.5.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.8_ram.0.7.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.bram_ram.0.8_ram.0.7.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.ram.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port tdp_512x10.ram.0.0.ADDR_B1 from 15 bits to 14 bits.

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

4.309. Printing statistics.

=== tdp_512x10 ===

   Number of wires:               1044
   Number of wire bits:           4184
   Number of public wires:          10
   Number of public wire bits:    2060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2065
     $lut                         1024
     DFFRE                        1026
     TDP_RAM18KX2                   15

4.310. Executing TECHMAP pass (map to technology primitives).

4.310.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.310.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~1053 debug messages>

4.311. Printing statistics.

=== tdp_512x10 ===

   Number of wires:               3092
   Number of wire bits:           8280
   Number of public wires:          10
   Number of public wire bits:    2060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2065
     DFFRE                        1026
     LUT3                         1024
     TDP_RAM18KX2                   15

   Number of LUTs:                1024
   Number of REGs:                1026
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\tdp_512x10'.

6. Executing BLIF backend.

Warnings: 31 unique messages, 31 total
End of script. Logfile hash: 610a4550c3, CPU: user 7.22s system 0.17s, MEM: 51.24 MB peak
Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)
Time spent: 89% 6x abc (58 sec), 2% 50x opt_expr (1 sec), ...
INFO: SYN: Design tdp_512x10 is synthesized
INFO: Warning: Deprecated Pin Method: free
INFO: PAC: ##################################################
INFO: PAC: Packing for design: tdp_512x10
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_512x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_512x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_512x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_512x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: tdp_512x10_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.8 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +0.1 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.12 seconds (max_rss 31.6 MiB, delta_rss +13.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 130
Swept block(s)      : 74
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 5152
    .input   :    1036
    .output  :    1024
    0-LUT    :       3
    6-LUT    :    2048
    RS_TDP36K:      15
    dffre    :    1026
  Nets  : 5137
    Avg Fanout:     2.2
    Max Fanout:  2110.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 16611
  Timing Graph Edges: 22888
  Timing Graph Levels: 8
# Build Timing Graph took 0.02 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clkA' Fanout: 542 pins (3.3%), 528 blocks (10.2%)
  Netlist Clock 'clkB' Fanout: 542 pins (3.3%), 528 blocks (10.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clkA' Source: 'clkA.inpad[0]'
  Constrained Clock 'clkB' Source: 'clkB.inpad[0]'

# Load Timing Constraints took 0.04 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif'.
Warning 167: All 3 clocks will be treated as global.

After removing unused inputs...
	total blocks: 5152, total nets: 5137, total inputs: 1036, total outputs: 1024
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 168: 73 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   206/5152      3%                           27    64 x 46    
   412/5152      7%                           40    64 x 46    
   618/5152     11%                           53    64 x 46    
   824/5152     15%                           66    64 x 46    
  1030/5152     19%                           79    64 x 46    
  1236/5152     23%                           92    64 x 46    
  1442/5152     27%                          105    64 x 46    
  1648/5152     31%                          117    64 x 46    
  1854/5152     35%                          130    64 x 46    
  2060/5152     39%                          143    64 x 46    
  2266/5152     43%                          156    64 x 46    
  2472/5152     47%                          169    64 x 46    
  2678/5152     51%                          182    64 x 46    
  2884/5152     55%                          195    64 x 46    
  3090/5152     59%                          279    64 x 46    
  3296/5152     63%                          485    64 x 46    
  3502/5152     67%                          691    64 x 46    
  3708/5152     71%                          897    64 x 46    
  3914/5152     75%                         1030    64 x 46    
  4120/5152     79%                         1236    64 x 46    
  4326/5152     83%                         1442    64 x 46    
  4532/5152     87%                         1648    64 x 46    
  4738/5152     91%                         1854    64 x 46    
  4944/5152     95%                         2060    64 x 46    
  5150/5152     99%                         2266    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1426
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1426
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000327053 sec
Full Max Req/Worst Slack updates 1 in 0.00016215 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000651173 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 0.14 Type: io
	Block Utilization: 0.09 Type: clb
	Block Utilization: 0.27 Type: bram

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io       2060                               0.497087                     0.502913   
       clb        194                                17.6649                      8.72165   
       dsp          0                                      0                            0   
      bram         15                                89.3333                      68.2667   
Absorbed logical nets 1385 out of 5137 nets, 3752 nets not absorbed.

Netlist conversion complete.

# Packing took 10.54 seconds (max_rss 72.6 MiB, delta_rss +40.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 169: Netlist connects net $undef to both global and non-global pins.
Warning 170: Netlist connects net $undef to both global and non-global pins.
Warning 171: Netlist connects net $undef to both global and non-global pins.
Warning 172: Netlist connects net $undef to both global and non-global pins.
Warning 173: Netlist connects net $undef to both global and non-global pins.
Warning 174: Netlist connects net $undef to both global and non-global pins.
Warning 175: Netlist connects net $undef to both global and non-global pins.
Warning 176: Netlist connects net $undef to both global and non-global pins.
Warning 177: Netlist connects net $undef to both global and non-global pins.
Warning 178: Netlist connects net $undef to both global and non-global pins.
Warning 179: Netlist connects net $undef to both global and non-global pins.
Warning 180: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.55 seconds).
# Load packing took 0.60 seconds (max_rss 110.2 MiB, delta_rss +37.7 MiB)
Warning 181: Netlist contains 13 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 3752
Netlist num_blocks: 2269
Netlist EMPTY blocks: 0.
Netlist io blocks: 2060.
Netlist clb blocks: 194.
Netlist dsp blocks: 0.
Netlist bram blocks: 15.
Netlist inputs pins: 1036
Netlist output pins: 1024

Pb types usage...
  io             : 2060
   io_output     : 1024
    outpad       : 1024
   io_input      : 1036
    inpad        : 1036
  clb            : 194
   clb_lr        : 194
    fle          : 1539
     ble5        : 3077
      lut5       : 2051
       lut       : 2051
      ff         : 1026
       DFFRE     : 1026
  bram           : 15
   bram_lr       : 15
    mem_36K      : 15

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		2060	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		194	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		15	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.09 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.48 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.65 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.48 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.65 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.09 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.27 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 110.2 MiB, delta_rss +0.0 MiB)
Warning 182: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 183: Sized nonsensical R=0 transistor to minimum width
Warning 184: Sized nonsensical R=0 transistor to minimum width
Warning 185: Sized nonsensical R=0 transistor to minimum width
Warning 186: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.58 seconds (max_rss 513.4 MiB, delta_rss +403.2 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.12 seconds (max_rss 513.4 MiB, delta_rss +403.2 MiB)


Flow timing analysis took 0.0318572 seconds (0.0305655 STA, 0.00129171 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 25.97 seconds (max_rss 513.4 MiB)
INFO: PAC: Design tdp_512x10 is packed
INFO: Warning: Global placement is disabled
INFO: PLC: ##################################################
INFO: PLC: Placement for design: tdp_512x10
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_512x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_512x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route --place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_512x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_512x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route --place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: tdp_512x10_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: tdp_512x10_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +0.1 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.11 seconds (max_rss 31.6 MiB, delta_rss +13.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 130
Swept block(s)      : 74
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 5152
    .input   :    1036
    .output  :    1024
    0-LUT    :       3
    6-LUT    :    2048
    RS_TDP36K:      15
    dffre    :    1026
  Nets  : 5137
    Avg Fanout:     2.2
    Max Fanout:  2110.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 16611
  Timing Graph Edges: 22888
  Timing Graph Levels: 8
# Build Timing Graph took 0.02 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clkA' Fanout: 542 pins (3.3%), 528 blocks (10.2%)
  Netlist Clock 'clkB' Fanout: 542 pins (3.3%), 528 blocks (10.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clkA' Source: 'clkA.inpad[0]'
  Constrained Clock 'clkB' Source: 'clkB.inpad[0]'

# Load Timing Constraints took 0.06 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 167: Netlist connects net $undef to both global and non-global pins.
Warning 168: Netlist connects net $undef to both global and non-global pins.
Warning 169: Netlist connects net $undef to both global and non-global pins.
Warning 170: Netlist connects net $undef to both global and non-global pins.
Warning 171: Netlist connects net $undef to both global and non-global pins.
Warning 172: Netlist connects net $undef to both global and non-global pins.
Warning 173: Netlist connects net $undef to both global and non-global pins.
Warning 174: Netlist connects net $undef to both global and non-global pins.
Warning 175: Netlist connects net $undef to both global and non-global pins.
Warning 176: Netlist connects net $undef to both global and non-global pins.
Warning 177: Netlist connects net $undef to both global and non-global pins.
Warning 178: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.52 seconds).
# Load packing took 0.55 seconds (max_rss 106.3 MiB, delta_rss +74.7 MiB)
Warning 179: Netlist contains 13 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 3752
Netlist num_blocks: 2269
Netlist EMPTY blocks: 0.
Netlist io blocks: 2060.
Netlist clb blocks: 194.
Netlist dsp blocks: 0.
Netlist bram blocks: 15.
Netlist inputs pins: 1036
Netlist output pins: 1024

Pb types usage...
  io             : 2060
   io_output     : 1024
    outpad       : 1024
   io_input      : 1036
    inpad        : 1036
  clb            : 194
   clb_lr        : 194
    fle          : 1539
     ble5        : 3077
      lut5       : 2051
       lut       : 2051
      ff         : 1026
       DFFRE     : 1026
  bram           : 15
   bram_lr       : 15
    mem_36K      : 15

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		2060	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		194	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		15	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.09 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.48 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.65 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.48 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.65 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.09 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.27 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 106.3 MiB, delta_rss +0.0 MiB)
Warning 180: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 181: Sized nonsensical R=0 transistor to minimum width
Warning 182: Sized nonsensical R=0 transistor to minimum width
Warning 183: Sized nonsensical R=0 transistor to minimum width
Warning 184: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.87 seconds (max_rss 511.1 MiB, delta_rss +404.8 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.38 seconds (max_rss 511.1 MiB, delta_rss +404.8 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 30.41 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 185: Found no more sample locations for SOURCE in io_top
Warning 186: Found no more sample locations for OPIN in io_top
Warning 187: Found no more sample locations for SOURCE in io_right
Warning 188: Found no more sample locations for OPIN in io_right
Warning 189: Found no more sample locations for SOURCE in io_bottom
Warning 190: Found no more sample locations for OPIN in io_bottom
Warning 191: Found no more sample locations for SOURCE in io_left
Warning 192: Found no more sample locations for OPIN in io_left
Warning 193: Found no more sample locations for SOURCE in clb
Warning 194: Found no more sample locations for OPIN in clb
Warning 195: Found no more sample locations for SOURCE in dsp
Warning 196: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.11 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 30.52 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 197: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 702: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 703: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 704: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 705: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 706: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 707: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 708: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 709: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 710: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 711: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 40.69 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 40.72 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)

There are 5554 point to point connections in this circuit.

Warning 712: 73 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 104322

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 652.014 td_cost: 3.14372e-06
Initial placement estimated Critical Path Delay (CPD): 7.72813 ns
Initial placement estimated setup Total Negative Slack (sTNS): -8099 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.72813 ns

Initial placement estimated setup slack histogram:
[ -7.7e-09:   -7e-09)    6 (  0.2%) |
[   -7e-09: -6.3e-09)    9 (  0.3%) |
[ -6.3e-09: -5.5e-09)   48 (  1.4%) |**
[ -5.5e-09: -4.8e-09)  158 (  4.5%) |******
[ -4.8e-09: -4.1e-09)  520 ( 15.0%) |******************
[ -4.1e-09: -3.4e-09)  283 (  8.1%) |**********
[ -3.4e-09: -2.6e-09)   22 (  0.6%) |*
[ -2.6e-09: -1.9e-09)  426 ( 12.2%) |***************
[ -1.9e-09: -1.2e-09) 1293 ( 37.2%) |**********************************************
[ -1.2e-09: -4.4e-10)  713 ( 20.5%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 14904
Warning 713: Starting t: 1084 of 2269 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 6.3e-04   0.961     521.33 2.7474e-06   7.780  -7.59e+03   -7.780   0.868  0.0235   63.0     1.00     14904  0.200
   2    0.1 5.7e-04   0.976     495.87 2.9856e-06   5.854  -7.65e+03   -5.854   0.851  0.0106   63.0     1.00     29808  0.900
   3    0.1 5.1e-04   0.977     482.01 2.9255e-06   6.081  -7.57e+03   -6.081   0.835  0.0057   63.0     1.00     44712  0.900
   4    0.1 4.6e-04   0.976     476.29 2.8687e-06   6.091  -7.58e+03   -6.091   0.820  0.0163   63.0     1.00     59616  0.900
   5    0.1 4.2e-04   0.986     470.23 2.9577e-06   5.813  -7.47e+03   -5.813   0.797  0.0099   63.0     1.00     74520  0.900
   6    0.1 3.9e-04   0.985     463.88 2.9197e-06   5.782  -7.43e+03   -5.782   0.791  0.0060   63.0     1.00     89424  0.950
   7    0.1 3.7e-04   0.979     462.78 2.8522e-06   6.130  -7.46e+03   -6.130   0.781  0.0089   63.0     1.00    104328  0.950
   8    0.1 3.6e-04   0.980     458.57 2.8916e-06   6.069  -7.47e+03   -6.069   0.776  0.0121   63.0     1.00    119232  0.950
   9    0.1 3.4e-04   0.979     448.75 2.9681e-06   5.972  -7.38e+03   -5.972   0.751  0.0051   63.0     1.00    134136  0.950
  10    0.1 3.2e-04   0.978     445.87 2.7758e-06   6.104  -7.34e+03   -6.104   0.747  0.0065   63.0     1.00    149040  0.950
  11    0.1 3.1e-04   0.992     446.95 2.9602e-06   5.713  -7.33e+03   -5.713   0.732  0.0044   63.0     1.00    163944  0.950
  12    0.1 2.9e-04   0.985     446.28 2.8562e-06   5.871  -7.35e+03   -5.871   0.727  0.0068   63.0     1.00    178848  0.950
  13    0.1 2.8e-04   0.979     434.82 2.8422e-06   5.621  -7.26e+03   -5.621   0.701  0.0077   63.0     1.00    193752  0.950
  14    0.1 2.6e-04   0.972     421.78 2.7474e-06   5.628  -7.22e+03   -5.628   0.675  0.0113   63.0     1.00    208656  0.950
  15    0.1 2.5e-04   0.977     411.41 2.7185e-06   6.249   -7.1e+03   -6.249   0.650  0.0078   63.0     1.00    223560  0.950
  16    0.1 2.4e-04   0.970     400.85 2.5859e-06   5.868  -7.08e+03   -5.868   0.635  0.0110   63.0     1.00    238464  0.950
  17    0.1 2.2e-04   0.975     399.14 2.705e-06    5.542  -7.05e+03   -5.542   0.620  0.0151   63.0     1.00    253368  0.950
  18    0.1 2.1e-04   0.973     385.80 2.5836e-06   5.835  -6.91e+03   -5.835   0.603  0.0120   63.0     1.00    268272  0.950
  19    0.1 2.0e-04   0.980     377.43 2.4808e-06   5.654  -6.87e+03   -5.654   0.582  0.0102   63.0     1.00    283176  0.950
  20    0.1 1.9e-04   0.960     363.81 2.3074e-06   6.223  -6.81e+03   -6.223   0.568  0.0167   63.0     1.00    298080  0.950
  21    0.1 1.8e-04   0.959     343.66 2.2333e-06   5.384  -6.67e+03   -5.384   0.549  0.0181   63.0     1.00    312984  0.950
  22    0.1 1.7e-04   0.947     317.22 2.0439e-06   5.808  -6.48e+03   -5.808   0.516  0.0249   63.0     1.00    327888  0.950
  23    0.1 1.6e-04   0.948     291.90 1.8659e-06   5.734  -6.31e+03   -5.734   0.494  0.0226   63.0     1.00    342792  0.950
  24    0.1 1.6e-04   0.943     269.74 1.762e-06    6.112  -6.16e+03   -6.112   0.472  0.0229   63.0     1.00    357696  0.950
  25    0.1 1.5e-04   0.972     257.38 1.7185e-06   5.524     -6e+03   -5.524   0.456  0.0151   63.0     1.00    372600  0.950
  26    0.1 1.4e-04   0.968     246.30 1.6912e-06   5.443  -5.93e+03   -5.443   0.447  0.0145   63.0     1.00    387504  0.950
  27    0.1 1.3e-04   0.962     234.11 1.6392e-06   5.175  -5.86e+03   -5.175   0.418  0.0176   63.0     1.00    402408  0.950
  28    0.1 1.3e-04   0.966     220.31 1.4505e-06   5.298  -5.78e+03   -5.298   0.411  0.0164   61.6     1.16    417312  0.950
  29    0.1 1.2e-04   0.977     212.62 1.2575e-06   5.521  -5.72e+03   -5.521   0.412  0.0105   59.9     1.36    432216  0.950
  30    0.1 1.2e-04   0.969     209.04 1.137e-06    5.621  -5.81e+03   -5.621   0.420  0.0134   58.2     1.55    447120  0.950
  31    0.1 1.1e-04   0.967     209.10 1.0953e-06   5.177  -5.76e+03   -5.177   0.408  0.0108   57.0     1.67    462024  0.950
  32    0.1 1.0e-04   0.971     207.80 1.0153e-06   4.996  -5.69e+03   -4.996   0.403  0.0142   55.2     1.88    476928  0.950
  33    0.1 9.9e-05   0.966     206.94 9.4763e-07   5.057  -5.74e+03   -5.057   0.394  0.0140   53.1     2.12    491832  0.950
  34    0.1 9.4e-05   0.968     207.66 8.3582e-07   5.064  -5.67e+03   -5.064   0.396  0.0143   50.7     2.39    506736  0.950
  35    0.1 8.9e-05   0.963     206.13 7.6639e-07   5.034  -5.68e+03   -5.034   0.382  0.0162   48.5     2.64    521640  0.950
  36    0.1 8.5e-05   0.954     203.84 6.5061e-07   5.064  -5.68e+03   -5.064   0.375  0.0171   45.7     2.96    536544  0.950
  37    0.1 8.0e-05   0.950     205.83 6.0492e-07   5.064  -5.72e+03   -5.064   0.383  0.0222   42.7     3.29    551448  0.950
  38    0.1 7.6e-05   0.930     205.38 4.9431e-07   5.380   -5.7e+03   -5.380   0.393  0.0250   40.2     3.57    566352  0.950
  39    0.1 7.3e-05   0.945     204.87 5.4087e-07   5.009  -5.73e+03   -5.009   0.387  0.0214   38.3     3.79    581256  0.950
  40    0.1 6.9e-05   0.930     206.22 4.4594e-07   5.477  -5.73e+03   -5.477   0.380  0.0278   36.3     4.01    596160  0.950
  41    0.1 6.6e-05   0.919     204.50 4.2633e-07   5.203   -5.7e+03   -5.203   0.386  0.0308   34.1     4.26    611064  0.950
  42    0.1 6.2e-05   0.920     205.65 3.9789e-07   5.114  -5.73e+03   -5.114   0.381  0.0292   32.3     4.47    625968  0.950
  43    0.1 5.9e-05   0.923     206.41 3.4349e-07   5.122  -5.68e+03   -5.122   0.377  0.0331   30.4     4.68    640872  0.950
  44    0.1 5.6e-05   0.900     205.40 3.3145e-07   5.798  -5.82e+03   -5.798   0.376  0.0489   28.5     4.90    655776  0.950
  45    0.1 5.3e-05   0.902     204.52 3.4899e-07   5.261  -5.76e+03   -5.261   0.372  0.0328   26.7     5.10    670680  0.950
  46    0.1 5.1e-05   0.858     207.08 2.4714e-07   5.621  -5.87e+03   -5.621   0.362  0.0453   24.9     5.31    685584  0.950
  47    0.1 4.8e-05   0.873     203.42 3.0548e-07   5.569  -5.83e+03   -5.569   0.360  0.0522   22.9     5.53    700488  0.950
  48    0.1 4.6e-05   0.877     204.87 2.6944e-07   5.746  -5.82e+03   -5.746   0.351  0.0498   21.1     5.73    715392  0.950
  49    0.1 4.3e-05   0.899     201.89 2.4227e-07   5.429  -5.77e+03   -5.429   0.355  0.0455   19.2     5.95    730296  0.950
  50    0.1 4.1e-05   0.893     202.22 2.4264e-07   5.257  -5.72e+03   -5.257   0.346  0.0391   17.6     6.13    745200  0.950
  51    0.1 3.9e-05   0.881     201.99 2.5142e-07   5.318  -5.74e+03   -5.318   0.350  0.0569   15.9     6.32    760104  0.950
  52    0.1 3.7e-05   0.874     203.31 1.9073e-07   5.621  -5.73e+03   -5.621   0.349  0.0504   14.5     6.48    775008  0.950
  53    0.1 3.5e-05   0.866     201.45 2.0153e-07   5.795  -5.76e+03   -5.795   0.344  0.0552   13.2     6.63    789912  0.950
  54    0.1 3.4e-05   0.889     200.11 2.3016e-07   5.056  -5.73e+03   -5.056   0.330  0.0457   11.9     6.77    804816  0.950
  55    0.1 3.2e-05   0.878     201.15 1.6958e-07   5.671  -5.74e+03   -5.671   0.339  0.0396   10.6     6.92    819720  0.950
  56    0.1 3.0e-05   0.894     200.20 1.8576e-07   5.505  -5.74e+03   -5.505   0.319  0.0423    9.5     7.04    834624  0.950
  57    0.1 2.9e-05   0.936     198.27 2.1172e-07   5.056  -5.71e+03   -5.056   0.369  0.0328    8.4     7.17    849528  0.950
  58    0.1 2.7e-05   0.907     200.96 1.7137e-07   6.199  -5.74e+03   -6.199   0.357  0.0417    7.8     7.24    864432  0.950
  59    0.1 2.6e-05   0.892     204.18 2.0127e-07   5.310  -5.74e+03   -5.310   0.364  0.0452    7.1     7.31    879336  0.950
  60    0.1 2.5e-05   0.894     207.30 2.0434e-07   5.261  -5.76e+03   -5.261   0.369  0.0400    6.6     7.37    894240  0.950
  61    0.1 2.3e-05   0.888     210.93 1.5988e-07   5.900  -5.79e+03   -5.900   0.370  0.0464    6.1     7.42    909144  0.950
  62    0.1 2.2e-05   0.883     213.53 2.3012e-07   5.268  -5.86e+03   -5.268   0.367  0.0496    5.7     7.47    924048  0.950
  63    0.1 2.1e-05   0.888     216.54 2.5557e-07   5.249  -5.88e+03   -5.249   0.365  0.0464    5.3     7.52    938952  0.950
  64    0.1 2.0e-05   0.896     218.55 2.5149e-07   5.179  -5.91e+03   -5.179   0.385  0.0462    4.9     7.56    953856  0.950
  65    0.1 1.9e-05   0.882     220.41 2.1208e-07   6.016  -5.89e+03   -6.016   0.372  0.0545    4.6     7.59    968760  0.950
  66    0.1 1.8e-05   0.845     221.90 1.4855e-07   6.436  -5.98e+03   -6.436   0.365  0.0600    4.3     7.63    983664  0.950
  67    0.1 1.7e-05   0.886     222.72 2.611e-07    5.585  -5.96e+03   -5.585   0.358  0.0486    4.0     7.66    998568  0.950
  68    0.1 1.6e-05   0.878     225.23 2.3064e-07   5.547  -5.98e+03   -5.547   0.361  0.0470    3.7     7.70   1013472  0.950
  69    0.1 1.6e-05   0.882     228.44 2.6222e-07   5.604  -6.01e+03   -5.604   0.362  0.0508    3.4     7.73   1028376  0.950
  70    0.1 1.5e-05   0.887     230.72 2.0632e-07   6.268  -6.06e+03   -6.268   0.347  0.0546    3.1     7.76   1043280  0.950
  71    0.1 1.4e-05   0.866     232.59 1.9373e-07   6.207  -6.06e+03   -6.207   0.389  0.0620    2.8     7.80   1058184  0.950
  72    0.1 1.3e-05   0.888     233.53 2.5585e-07   5.844  -6.07e+03   -5.844   0.385  0.0544    2.7     7.81   1073088  0.950
  73    0.1 1.3e-05   0.878     233.52 2.4529e-07   5.820  -6.06e+03   -5.820   0.373  0.0500    2.5     7.83   1087992  0.950
  74    0.1 1.2e-05   0.878     233.81 2.9588e-07   5.494  -6.08e+03   -5.494   0.370  0.0509    2.4     7.85   1102896  0.950
  75    0.1 1.1e-05   0.886     233.48 2.7219e-07   5.813   -6.1e+03   -5.813   0.362  0.0488    2.2     7.87   1117800  0.950
  76    0.1 1.1e-05   0.881     233.64 2.055e-07    5.932  -6.08e+03   -5.932   0.347  0.0499    2.0     7.89   1132704  0.950
  77    0.1 1.0e-05   0.882     234.51 2.81e-07     5.932  -6.09e+03   -5.932   0.281  0.0526    1.8     7.91   1147608  0.950
  78    0.1 9.8e-06   0.890     235.41 2.7482e-07   5.990  -6.11e+03   -5.990   0.264  0.0436    1.5     7.94   1162512  0.950
  79    0.1 9.3e-06   0.873     236.12 2.7241e-07   5.990  -6.15e+03   -5.990   0.260  0.0516    1.3     7.97   1177416  0.950
  80    0.1 8.9e-06   0.873     238.00 3.0397e-07   5.990  -6.13e+03   -5.990   0.250  0.0478    1.0     8.00   1192320  0.950
  81    0.1 8.4e-06   0.869     238.70 2.1284e-07   6.521  -6.15e+03   -6.521   0.242  0.0509    1.0     8.00   1207224  0.950
  82    0.1 8.0e-06   0.871     239.48 2.942e-07    5.990  -6.17e+03   -5.990   0.235  0.0509    1.0     8.00   1222128  0.950
  83    0.1 7.6e-06   0.879     239.87 2.4243e-07   5.990  -6.16e+03   -5.990   0.235  0.0530    1.0     8.00   1237032  0.950
  84    0.1 7.2e-06   0.882     239.68 2.906e-07    5.990  -6.18e+03   -5.990   0.227  0.0473    1.0     8.00   1251936  0.950
  85    0.1 6.9e-06   0.875     240.07 2.969e-07    5.990  -6.17e+03   -5.990   0.221  0.0490    1.0     8.00   1266840  0.950
  86    0.1 6.5e-06   0.879     240.32 2.6561e-07   5.990  -6.18e+03   -5.990   0.212  0.0398    1.0     8.00   1281744  0.950
  87    0.1 6.2e-06   0.871     242.25 2.7922e-07   6.451  -6.19e+03   -6.451   0.216  0.0480    1.0     8.00   1296648  0.950
  88    0.1 5.9e-06   0.875     242.06 2.4995e-07   5.990  -6.19e+03   -5.990   0.208  0.0519    1.0     8.00   1311552  0.950
  89    0.1 5.6e-06   0.884     244.16 3.2949e-07   5.990  -6.19e+03   -5.990   0.207  0.0458    1.0     8.00   1326456  0.950
  90    0.1 5.3e-06   0.883     245.41 2.7273e-07   5.990  -6.21e+03   -5.990   0.196  0.0503    1.0     8.00   1341360  0.950
  91    0.1 5.0e-06   0.876     245.92 2.9332e-07   5.990  -6.21e+03   -5.990   0.190  0.0515    1.0     8.00   1356264  0.950
  92    0.1 4.8e-06   0.887     247.50 2.7825e-07   6.133  -6.23e+03   -6.133   0.186  0.0488    1.0     8.00   1371168  0.950
  93    0.1 4.5e-06   0.885     247.98 3.3631e-07   6.072  -6.22e+03   -6.072   0.173  0.0499    1.0     8.00   1386072  0.950
  94    0.1 4.3e-06   0.889     248.69 2.5026e-07   6.521  -6.23e+03   -6.521   0.177  0.0423    1.0     8.00   1400976  0.950
  95    0.1 4.1e-06   0.888     248.85 3.5369e-07   6.072  -6.25e+03   -6.072   0.173  0.0499    1.0     8.00   1415880  0.950
  96    0.1 3.9e-06   0.891     248.42 2.675e-07    6.228  -6.23e+03   -6.228   0.170  0.0466    1.0     8.00   1430784  0.950
  97    0.1 3.7e-06   0.890     249.38 3.1129e-07   6.228  -6.26e+03   -6.228   0.164  0.0460    1.0     8.00   1445688  0.950
  98    0.1 3.5e-06   0.894     250.78 2.5579e-07   6.521  -6.25e+03   -6.521   0.159  0.0459    1.0     8.00   1460592  0.950
  99    0.1 3.3e-06   0.898     252.47 2.9908e-07   6.228  -6.27e+03   -6.228   0.155  0.0440    1.0     8.00   1475496  0.950
 100    0.1 3.2e-06   0.887     251.90 2.8888e-07   6.228   -6.3e+03   -6.228   0.158  0.0463    1.0     8.00   1490400  0.950
 101    0.1 3.0e-06   0.896     252.48 3.6593e-07   6.228  -6.26e+03   -6.228   0.157  0.0425    1.0     8.00   1505304  0.950
 102    0.1 2.9e-06   0.884     252.76 3.2955e-07   6.228  -6.31e+03   -6.228   0.151  0.0507    1.0     8.00   1520208  0.950
 103    0.1 2.7e-06   0.895     253.51 3.3064e-07   6.228  -6.28e+03   -6.228   0.155  0.0493    1.0     8.00   1535112  0.950
 104    0.1 2.6e-06   0.888     253.92 3.2082e-07   6.628  -6.29e+03   -6.628   0.152  0.0434    1.0     8.00   1550016  0.950
 105    0.1 2.5e-06   0.894     255.12 3.1534e-07   6.350  -6.29e+03   -6.350   0.150  0.0501    1.0     8.00   1564920  0.950
 106    0.1 2.0e-06   0.893     255.48 3.2025e-07   6.521   -6.3e+03   -6.521   0.148  0.0448    1.0     8.00   1579824  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=255.048, TD costs=3.99497e-07, CPD=  6.628 (ns) 
 107    0.1 1.6e-06   0.900     257.35 3.159e-07    6.628  -6.29e+03   -6.628   0.108  0.0400    1.0     8.00   1594728  0.800
 108    0.1 1.3e-06   0.893     257.71 2.4757e-07   6.466   -6.3e+03   -6.466   0.110  0.0403    1.0     8.00   1609632  0.800
 109    0.1 0.0e+00   0.915     256.63 3.2359e-07   6.960  -6.34e+03   -6.960   0.074  0.0402    1.0     8.00   1624536  0.800
## Placement Quench took 0.11 seconds (max_rss 511.1 MiB)
post-quench CPD = 6.46581 (ns) 

BB estimate of min-dist (placement) wire length: 40879

Completed placement consistency check successfully.

Swaps called: 1626805

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 6.46581 ns
Placement estimated setup Worst Negative Slack (sWNS): -6.46581 ns
Placement estimated setup Total Negative Slack (sTNS): -6315.01 ns

Placement estimated setup slack histogram:
[ -6.5e-09: -5.9e-09)    2 (  0.1%) |
[ -5.9e-09: -5.2e-09)    9 (  0.3%) |
[ -5.2e-09: -4.6e-09)   66 (  1.9%) |**
[ -4.6e-09:   -4e-09)  196 (  5.6%) |*****
[   -4e-09: -3.4e-09)  511 ( 14.7%) |*************
[ -3.4e-09: -2.8e-09)  240 (  6.9%) |******
[ -2.8e-09: -2.2e-09)  105 (  3.0%) |***
[ -2.2e-09: -1.6e-09)  486 ( 14.0%) |*************
[ -1.6e-09: -9.9e-10)  106 (  3.0%) |***
[ -9.9e-10: -3.8e-10) 1757 ( 50.5%) |**********************************************

Placement estimated intra-domain critical path delays (CPDs):

Placement estimated inter-domain critical path delays (CPDs):
  virtual_io_clock to clkA CPD: 2.5905 ns (386.026 MHz)
  virtual_io_clock to clkB CPD: 2.6906 ns (371.664 MHz)
  clkA to virtual_io_clock CPD: 6.46581 ns (154.66 MHz)
  clkB to virtual_io_clock CPD: 5.13024 ns (194.923 MHz)

Placement estimated intra-domain worst setup slacks per constraint:

Placement estimated inter-domain worst setup slacks per constraint:
  virtual_io_clock to clkA worst setup slack: -2.5905 ns
  virtual_io_clock to clkB worst setup slack: -2.6906 ns
  clkA to virtual_io_clock worst setup slack: -6.46581 ns
  clkB to virtual_io_clock worst setup slack: -5.13024 ns

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.858416, bb_cost: 255.495, td_cost: 3.39963e-07, 

Placement resource usage:
  io   implemented as io_top   : 693
  io   implemented as io_bottom: 1366
  io   implemented as io_left  : 1
  clb  implemented as clb      : 194
  bram implemented as bram     : 15

Placement number of temperatures: 109
Placement total # of swap attempts: 1626805
	Swaps accepted:  630139 (38.7 %)
	Swaps rejected:  889494 (54.7 %)
	Swaps aborted:  107172 ( 6.6 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                22.59            28.73           71.27          0.00         
                   Median                 22.36            45.94           44.27          9.79         
                   Centroid               22.34            46.25           44.37          9.38         
                   W. Centroid            22.45            46.57           44.16          9.27         
                   W. Median              0.36             12.61           53.27          34.12        
                   Crit. Uniform          0.13             6.12            93.88          0.00         
                   Feasible Region        0.13             2.78            73.15          24.07        

clb                Uniform                2.09             2.51            97.49          0.00         
                   Median                 2.11             20.55           78.43          1.02         
                   Centroid               2.09             14.10           85.90          0.00         
                   W. Centroid            2.14             15.93           84.00          0.07         
                   W. Median              0.03             3.23            92.79          3.98         
                   Crit. Uniform          0.20             0.52            99.48          0.00         
                   Feasible Region        0.20             0.67            99.24          0.09         

bram               Uniform                0.17             0.26            99.74          0.00         
                   Median                 0.16             0.96            88.97          10.08        
                   Centroid               0.17             0.48            92.98          6.54         
                   W. Centroid            0.16             0.49            98.19          1.32         
                   W. Median              0.00             0.00            74.55          25.45        
                   Crit. Uniform          0.06             0.00            100.00         0.00         
                   Feasible Region        0.05             0.00            75.08          24.92        


Placement Quench timing analysis took 0.0342657 seconds (0.0313589 STA, 0.0029068 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 4.41484 seconds (4.02964 STA, 0.385199 slack) (111 full updates: 111 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 11.77 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 4.41484 seconds (4.02964 STA, 0.385199 slack) (111 full updates: 111 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 98.69 seconds (max_rss 511.1 MiB)
Incr Slack updates 111 in 0.101389 sec
Full Max Req/Worst Slack updates 106 in 0.0389784 sec
Incr Max Req/Worst Slack updates 5 in 0.0029831 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 111 in 0.210129 sec
INFO: PLC: Design tdp_512x10 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: tdp_512x10
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_512x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_512x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_512x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_512x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: tdp_512x10_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 18.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_512x10_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: tdp_512x10_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/synthesis/tdp_512x10_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.13 seconds (max_rss 31.6 MiB, delta_rss +13.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 130
Swept block(s)      : 74
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 5152
    .input   :    1036
    .output  :    1024
    0-LUT    :       3
    6-LUT    :    2048
    RS_TDP36K:      15
    dffre    :    1026
  Nets  : 5137
    Avg Fanout:     2.2
    Max Fanout:  2110.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 16611
  Timing Graph Edges: 22888
  Timing Graph Levels: 8
# Build Timing Graph took 0.02 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clkA' Fanout: 542 pins (3.3%), 528 blocks (10.2%)
  Netlist Clock 'clkB' Fanout: 542 pins (3.3%), 528 blocks (10.2%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clkA' Source: 'clkA.inpad[0]'
  Constrained Clock 'clkB' Source: 'clkB.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 31.6 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_512x10_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 167: Netlist connects net $undef to both global and non-global pins.
Warning 168: Netlist connects net $undef to both global and non-global pins.
Warning 169: Netlist connects net $undef to both global and non-global pins.
Warning 170: Netlist connects net $undef to both global and non-global pins.
Warning 171: Netlist connects net $undef to both global and non-global pins.
Warning 172: Netlist connects net $undef to both global and non-global pins.
Warning 173: Netlist connects net $undef to both global and non-global pins.
Warning 174: Netlist connects net $undef to both global and non-global pins.
Warning 175: Netlist connects net $undef to both global and non-global pins.
Warning 176: Netlist connects net $undef to both global and non-global pins.
Warning 177: Netlist connects net $undef to both global and non-global pins.
Warning 178: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.57 seconds).
# Load packing took 0.60 seconds (max_rss 106.3 MiB, delta_rss +74.7 MiB)
Warning 179: Netlist contains 13 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 3752
Netlist num_blocks: 2269
Netlist EMPTY blocks: 0.
Netlist io blocks: 2060.
Netlist clb blocks: 194.
Netlist dsp blocks: 0.
Netlist bram blocks: 15.
Netlist inputs pins: 1036
Netlist output pins: 1024

Pb types usage...
  io             : 2060
   io_output     : 1024
    outpad       : 1024
   io_input      : 1036
    inpad        : 1036
  clb            : 194
   clb_lr        : 194
    fle          : 1539
     ble5        : 3077
      lut5       : 2051
       lut       : 2051
      ff         : 1026
       DFFRE     : 1026
  bram           : 15
   bram_lr       : 15
    mem_36K      : 15

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		2060	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		194	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		15	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.09 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.48 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.65 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.48 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.65 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.09 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.27 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 106.3 MiB, delta_rss +0.0 MiB)
Warning 180: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 181: Sized nonsensical R=0 transistor to minimum width
Warning 182: Sized nonsensical R=0 transistor to minimum width
Warning 183: Sized nonsensical R=0 transistor to minimum width
Warning 184: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 14.84 seconds (max_rss 511.1 MiB, delta_rss +404.8 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 15.40 seconds (max_rss 511.1 MiB, delta_rss +404.8 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10/results_dir/tdp_512x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_512x10_post_synth.place.

# Load Placement took 0.05 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 31.45 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 185: Found no more sample locations for SOURCE in io_top
Warning 186: Found no more sample locations for OPIN in io_top
Warning 187: Found no more sample locations for SOURCE in io_right
Warning 188: Found no more sample locations for OPIN in io_right
Warning 189: Found no more sample locations for SOURCE in io_bottom
Warning 190: Found no more sample locations for OPIN in io_bottom
Warning 191: Found no more sample locations for SOURCE in io_left
Warning 192: Found no more sample locations for OPIN in io_left
Warning 193: Found no more sample locations for SOURCE in clb
Warning 194: Found no more sample locations for OPIN in clb
Warning 195: Found no more sample locations for SOURCE in dsp
Warning 196: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 31.55 seconds (max_rss 511.1 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 197: 73 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1)  554 (  9.6%) |*******************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)   24 (  0.4%) |*
[      0.3:      0.4) 1309 ( 22.6%) |**********************************************
[      0.4:      0.5) 1204 ( 20.8%) |******************************************
[      0.5:      0.6) 1091 ( 18.8%) |**************************************
[      0.6:      0.7)  584 ( 10.1%) |*********************
[      0.7:      0.8)  713 ( 12.3%) |*************************
[      0.8:      0.9)  272 (  4.7%) |**********
[      0.9:        1)   40 (  0.7%) |*
## Initializing router criticalities took 0.14 seconds (max_rss 527.4 MiB, delta_rss +0.8 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 198: 73 timing endpoints were not constrained during timing analysis
   1    0.6     0.0    0 1702160    3749    5554    4222 ( 0.309%)   62893 ( 7.1%)    7.145     -7090.     -7.145   -0.02110     -0.021      N/A
   2    0.8     0.5  215 2027273    2735    4358    2739 ( 0.201%)   63044 ( 7.1%)    7.142     -7109.     -7.142   -0.02110     -0.021      N/A
   3    0.7     0.6   93 1775148    2222    3597    2099 ( 0.154%)   64667 ( 7.3%)    7.145     -7152.     -7.145   -0.02110     -0.021      N/A
   4    0.8     0.8  120 1801190    1791    3011    1388 ( 0.102%)   65156 ( 7.3%)    7.145     -7168.     -7.145   -0.02110     -0.021      N/A
   5    0.8     1.1   57 1618132    1402    2551     973 ( 0.071%)   65733 ( 7.4%)    7.145     -7199.     -7.145   -0.02110     -0.021      N/A
   6    0.7     1.4   54 1304355    1055    1920     679 ( 0.050%)   66217 ( 7.4%)    7.145     -7223.     -7.145   -0.02110     -0.021      N/A
   7    0.8     1.9   38 1380025     808    1552     437 ( 0.032%)   66964 ( 7.5%)    7.145     -7220.     -7.145   -0.02110     -0.021      N/A
   8    0.5     2.4   31  868730     568    1109     288 ( 0.021%)   67250 ( 7.6%)    7.145     -7238.     -7.145   -0.02110     -0.021      N/A
   9    0.4     3.1   23  674187     374     781     170 ( 0.012%)   67475 ( 7.6%)    7.145     -7243.     -7.145   -0.02110     -0.021      N/A
  10    0.3     4.1   19  452681     215     502      89 ( 0.007%)   67758 ( 7.6%)    7.145     -7247.     -7.145   -0.02110     -0.021       21
  11    0.3     5.3    9  398904     133     355      60 ( 0.004%)   67874 ( 7.6%)    7.145     -7253.     -7.145   -0.02110     -0.021       19
  12    0.3     6.9    6  382897      77     249      30 ( 0.002%)   68022 ( 7.6%)    7.145     -7259.     -7.145   -0.02110     -0.021       19
  13    0.2     9.0    3  171386      40     151      13 ( 0.001%)   67999 ( 7.6%)    7.145     -7263.     -7.145   -0.02110     -0.021       18
  14    0.2    11.6    4  104770      20      76       6 ( 0.000%)   68055 ( 7.6%)    7.145     -7264.     -7.145   -0.02110     -0.021       18
  15    0.2    15.1    3   23420       8      28       5 ( 0.000%)   68073 ( 7.6%)    7.145     -7262.     -7.145   -0.02110     -0.021       17
  16    0.2    19.7    1   11848       9      17       4 ( 0.000%)   68075 ( 7.6%)    7.145     -7262.     -7.145   -0.02110     -0.021       17
  17    0.2    25.6    0    9997       6      12       2 ( 0.000%)   68080 ( 7.7%)    7.145     -7263.     -7.145   -0.02110     -0.021       18
  18    0.2    33.3    0    7240       4       8       2 ( 0.000%)   68073 ( 7.6%)    7.145     -7263.     -7.145   -0.02110     -0.021       18
  19    0.2    43.3    0    1779       4       8       2 ( 0.000%)   68098 ( 7.7%)    7.145     -7263.     -7.145   -0.02110     -0.021       19
  20    0.2    56.2    0    2285       4       8       3 ( 0.000%)   68127 ( 7.7%)    7.145     -7266.     -7.145   -0.02110     -0.021       19
  21    0.2    73.1    2    1576       5      10       3 ( 0.000%)   68125 ( 7.7%)    7.145     -7265.     -7.145   -0.02110     -0.021       21
  22    0.2    95.0    1   40191       6      11       3 ( 0.000%)   68121 ( 7.7%)    7.145     -7265.     -7.145   -0.02110     -0.021       22
  23    0.2   123.5    1   21452       6      25       2 ( 0.000%)   68109 ( 7.7%)    7.145     -7267.     -7.145   -0.02110     -0.021       24
  24    0.2   160.6    1    1971       4       8       2 ( 0.000%)   68109 ( 7.7%)    7.145     -7266.     -7.145   -0.02110     -0.021       25
  25    0.2   208.8    0    3309       4       8       2 ( 0.000%)   68112 ( 7.7%)    7.145     -7267.     -7.145   -0.02110     -0.021       28
  26    0.2   271.4    0    2107       4       8       2 ( 0.000%)   68109 ( 7.7%)    7.145     -7266.     -7.145   -0.02110     -0.021       29
  27    0.2   352.8    0    8986       4       8       2 ( 0.000%)   68140 ( 7.7%)    7.145     -7267.     -7.145   -0.02110     -0.021       34
  28    0.2   458.7    1    2027       4       8       2 ( 0.000%)   68141 ( 7.7%)    7.145     -7268.     -7.145   -0.02110     -0.021       36
  29    0.2   596.3    0    1546       4       8       2 ( 0.000%)   68158 ( 7.7%)    7.145     -7269.     -7.145   -0.02110     -0.021       41
  30    0.2   775.1    0    2054       4       8       2 ( 0.000%)   68141 ( 7.7%)    7.145     -7268.     -7.145   -0.02110     -0.021       43
  31    0.2  1007.7    0    1551       4       8       2 ( 0.000%)   68158 ( 7.7%)    7.145     -7269.     -7.145   -0.02110     -0.021       55
  32    0.2  1310.0    0    2064       4       8       2 ( 0.000%)   68141 ( 7.7%)    7.145     -7268.     -7.145   -0.02110     -0.021       57
  33    0.2  1703.0    0    1581       4       8       2 ( 0.000%)   68158 ( 7.7%)    7.145     -7269.     -7.145   -0.02110     -0.021       86
  34    0.2  2213.9    0    2084       4       8       2 ( 0.000%)   68141 ( 7.7%)    7.145     -7268.     -7.145   -0.02110     -0.021       89
  35    0.2  2878.1    0    1585       4       8       2 ( 0.000%)   68158 ( 7.7%)    7.145     -7269.     -7.145   -0.02110     -0.021       77
  36    0.2  3741.5    0   30650       9      15       1 ( 0.000%)   68207 ( 7.7%)    7.145     -7272.     -7.145   -0.02110     -0.021       82
  37    0.2  4863.9    2    2726       2       4       1 ( 0.000%)   68217 ( 7.7%)    7.145     -7273.     -7.145   -0.02110     -0.021       53
  38    0.2  6323.1    0    5455       2       4       1 ( 0.000%)   68200 ( 7.7%)    7.145     -7272.     -7.145   -0.02110     -0.021       47
  39    0.2  8220.0    0    2706       2       4       1 ( 0.000%)   68210 ( 7.7%)    7.145     -7273.     -7.145   -0.02110     -0.021       43
  40    0.2 10686.0    0    5483       2       4       1 ( 0.000%)   68200 ( 7.7%)    7.145     -7272.     -7.145   -0.02110     -0.021       42
  41    0.2 13891.9    0    2706       2       4       1 ( 0.000%)   68210 ( 7.7%)    7.145     -7273.     -7.145   -0.02110     -0.021       42
  42    0.2 18059.4    0    5483       2       4       1 ( 0.000%)   68200 ( 7.7%)    7.145     -7272.     -7.145   -0.02110     -0.021       42
  43    0.2 23477.2    0    1461       2       4       1 ( 0.000%)   68216 ( 7.7%)    7.145     -7273.     -7.145   -0.02110     -0.021       42
  44    0.2 30520.4    0    6753       3       6       1 ( 0.000%)   68206 ( 7.7%)    7.145     -7272.     -7.145   -0.02110     -0.021       42
  45    0.2 39676.5    0    1806       1       2       1 ( 0.000%)   68219 ( 7.7%)    7.145     -7272.     -7.145   -0.02110     -0.021       42
  46    0.2 51579.5    0    3809       2       3       0 ( 0.000%)   68237 ( 7.7%)    7.145     -7273.     -7.145   -0.02110     -0.021       43
ERROR: RTE: Design tdp_512x10 routing failed
Design tdp_512x10 routing failed
    while executing
"route"
    (file "../raptor_tcl.tcl" line 15)
