0.7
2020.1
May 27 2020
20:09:33
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.sim/sim_1/behav/xsim/glbl.v,1595993040,verilog,,,,glbl,,,,,,,,
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_edge_detect.sv,1595996959,systemVerilog,,,,testbench_edge_detect,,,,,,,,
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_rti_core.sv,1595993040,systemVerilog,,,,testbench_rti_core,,,,,,,,
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_rti_core2.sv,1595997735,systemVerilog,,,,testbench_rti_core2,,,,,,,,
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/diff_counter_transfer.sv,1595993040,systemVerilog,,D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/fifo_dualclk.sv,,diff_counter_transfer,,,,,,,,
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/fifo_dualclk.sv,1595993040,systemVerilog,,D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv,,fifo_dualclk,,,,,,,,
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv,1595993040,systemVerilog,,D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rising_edge_detector.sv,,gray_counter,,,,,,,,
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rising_edge_detector.sv,1595996784,systemVerilog,,D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv,,rising_edge_detector,,,,,,,,
D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv,1595997501,systemVerilog,,D:/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_rti_core2.sv,,rti_core,,,,,,,,
