
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.03

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency input_buffer_valid[1]$_SDFF_PN0_/CK ^
  -0.11 target latency input_buffer[1][14]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: input_buffer_valid[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.55    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   41.62    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_1_0_clk/A (CLKBUF_X3)
    10   18.18    0.02    0.05    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk (net)
                  0.02    0.00    0.11 ^ input_buffer_valid[0]$_SDFF_PN0_/CK (DFF_X1)
     2    3.43    0.01    0.07    0.19 ^ input_buffer_valid[0]$_SDFF_PN0_/QN (DFF_X1)
                                         net237 (net)
                  0.01    0.00    0.19 ^ _2005_/A2 (NOR2_X1)
     1    1.47    0.01    0.01    0.20 v _2005_/ZN (NOR2_X1)
                                         _0282_ (net)
                  0.01    0.00    0.20 v _2006_/B2 (AOI21_X1)
     1    1.29    0.01    0.03    0.22 ^ _2006_/ZN (AOI21_X1)
                                         _0192_ (net)
                  0.01    0.00    0.22 ^ input_buffer_valid[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.55    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   41.62    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_1_0_clk/A (CLKBUF_X3)
    10   18.18    0.02    0.05    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk (net)
                  0.02    0.00    0.11 ^ input_buffer_valid[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: input_buffer[1][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[18] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.55    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   41.62    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   14.29    0.01    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.11 ^ input_buffer[1][30]$_DFFE_PP_/CK (DFF_X1)
     1    1.61    0.01    0.09    0.19 v input_buffer[1][30]$_DFFE_PP_/Q (DFF_X1)
                                         dest_id[1][6] (net)
                  0.01    0.00    0.19 v _1675_/A (BUF_X2)
     5   19.39    0.01    0.04    0.23 v _1675_/Z (BUF_X2)
                                         _1331_ (net)
                  0.01    0.00    0.23 v _1676_/A4 (NOR4_X4)
     5   14.59    0.06    0.10    0.33 ^ _1676_/ZN (NOR4_X4)
                                         _1332_ (net)
                  0.06    0.00    0.33 ^ _1685_/A (OAI21_X4)
     5   29.63    0.03    0.04    0.38 v _1685_/ZN (OAI21_X4)
                                         _1341_ (net)
                  0.03    0.00    0.38 v _1686_/A (INV_X4)
     7   20.93    0.02    0.03    0.41 ^ _1686_/ZN (INV_X4)
                                         _1342_ (net)
                  0.02    0.00    0.41 ^ _1687_/A (BUF_X4)
    10   33.86    0.02    0.04    0.45 ^ _1687_/Z (BUF_X4)
                                         _1558_ (net)
                  0.02    0.00    0.45 ^ _3176_/B (HA_X1)
     2    5.54    0.02    0.04    0.50 ^ _3176_/CO (HA_X1)
                                         _1559_ (net)
                  0.02    0.00    0.50 ^ _2546_/A2 (AND2_X4)
    10   30.91    0.02    0.05    0.54 ^ _2546_/ZN (AND2_X4)
                                         _0752_ (net)
                  0.02    0.00    0.54 ^ _2548_/A (BUF_X4)
    10   32.14    0.02    0.04    0.58 ^ _2548_/Z (BUF_X4)
                                         _0754_ (net)
                  0.02    0.00    0.59 ^ _2549_/A (BUF_X4)
    10   33.68    0.02    0.04    0.63 ^ _2549_/Z (BUF_X4)
                                         _0755_ (net)
                  0.02    0.00    0.63 ^ _2625_/A2 (AOI22_X1)
     1    1.69    0.01    0.02    0.65 v _2625_/ZN (AOI22_X1)
                                         _0822_ (net)
                  0.01    0.00    0.65 v _2627_/B1 (AOI221_X1)
     1    1.85    0.04    0.07    0.72 ^ _2627_/ZN (AOI221_X1)
                                         _0824_ (net)
                  0.04    0.00    0.72 ^ _2628_/A (AOI21_X1)
     1    1.61    0.01    0.02    0.74 v _2628_/ZN (AOI21_X1)
                                         _0825_ (net)
                  0.01    0.00    0.74 v _2629_/B1 (AOI21_X1)
     1    4.05    0.03    0.04    0.78 ^ _2629_/ZN (AOI21_X1)
                                         net247 (net)
                  0.03    0.00    0.78 ^ output247/A (BUF_X1)
     1    0.65    0.01    0.03    0.80 ^ output247/Z (BUF_X1)
                                         north_out_data[18] (net)
                  0.01    0.00    0.80 ^ north_out_data[18] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: input_buffer[1][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[18] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.55    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   41.62    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   14.29    0.01    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.11 ^ input_buffer[1][30]$_DFFE_PP_/CK (DFF_X1)
     1    1.61    0.01    0.09    0.19 v input_buffer[1][30]$_DFFE_PP_/Q (DFF_X1)
                                         dest_id[1][6] (net)
                  0.01    0.00    0.19 v _1675_/A (BUF_X2)
     5   19.39    0.01    0.04    0.23 v _1675_/Z (BUF_X2)
                                         _1331_ (net)
                  0.01    0.00    0.23 v _1676_/A4 (NOR4_X4)
     5   14.59    0.06    0.10    0.33 ^ _1676_/ZN (NOR4_X4)
                                         _1332_ (net)
                  0.06    0.00    0.33 ^ _1685_/A (OAI21_X4)
     5   29.63    0.03    0.04    0.38 v _1685_/ZN (OAI21_X4)
                                         _1341_ (net)
                  0.03    0.00    0.38 v _1686_/A (INV_X4)
     7   20.93    0.02    0.03    0.41 ^ _1686_/ZN (INV_X4)
                                         _1342_ (net)
                  0.02    0.00    0.41 ^ _1687_/A (BUF_X4)
    10   33.86    0.02    0.04    0.45 ^ _1687_/Z (BUF_X4)
                                         _1558_ (net)
                  0.02    0.00    0.45 ^ _3176_/B (HA_X1)
     2    5.54    0.02    0.04    0.50 ^ _3176_/CO (HA_X1)
                                         _1559_ (net)
                  0.02    0.00    0.50 ^ _2546_/A2 (AND2_X4)
    10   30.91    0.02    0.05    0.54 ^ _2546_/ZN (AND2_X4)
                                         _0752_ (net)
                  0.02    0.00    0.54 ^ _2548_/A (BUF_X4)
    10   32.14    0.02    0.04    0.58 ^ _2548_/Z (BUF_X4)
                                         _0754_ (net)
                  0.02    0.00    0.59 ^ _2549_/A (BUF_X4)
    10   33.68    0.02    0.04    0.63 ^ _2549_/Z (BUF_X4)
                                         _0755_ (net)
                  0.02    0.00    0.63 ^ _2625_/A2 (AOI22_X1)
     1    1.69    0.01    0.02    0.65 v _2625_/ZN (AOI22_X1)
                                         _0822_ (net)
                  0.01    0.00    0.65 v _2627_/B1 (AOI221_X1)
     1    1.85    0.04    0.07    0.72 ^ _2627_/ZN (AOI221_X1)
                                         _0824_ (net)
                  0.04    0.00    0.72 ^ _2628_/A (AOI21_X1)
     1    1.61    0.01    0.02    0.74 v _2628_/ZN (AOI21_X1)
                                         _0825_ (net)
                  0.01    0.00    0.74 v _2629_/B1 (AOI21_X1)
     1    4.05    0.03    0.04    0.78 ^ _2629_/ZN (AOI21_X1)
                                         net247 (net)
                  0.03    0.00    0.78 ^ output247/A (BUF_X1)
     1    0.65    0.01    0.03    0.80 ^ output247/Z (BUF_X1)
                                         north_out_data[18] (net)
                  0.01    0.00    0.80 ^ north_out_data[18] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.10438951849937439

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5258

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
7.446373462677002

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7111

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 15

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[0][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer[0][30]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.21 v input_buffer[0][30]$_DFFE_PP_/Q (DFF_X1)
   0.13    0.34 v _1705_/ZN (OR4_X1)
   0.05    0.39 ^ _1709_/ZN (NOR2_X1)
   0.05    0.44 ^ _1710_/ZN (AND2_X1)
   0.02    0.46 v _1711_/ZN (INV_X1)
   0.03    0.49 v _3169_/CO (HA_X1)
   0.03    0.52 v _3171_/CO (HA_X1)
   0.04    0.56 v _1992_/Z (CLKBUF_X3)
   0.04    0.60 v _1993_/Z (BUF_X4)
   0.09    0.69 ^ _1994_/ZN (NOR4_X2)
   0.03    0.72 v _2004_/ZN (AOI221_X2)
   0.03    0.75 ^ _2006_/ZN (AOI21_X1)
   0.00    0.75 ^ input_buffer_valid[0]$_SDFF_PN0_/D (DFF_X1)
           0.75   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ input_buffer_valid[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.03    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer_valid[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer_valid[0]$_SDFF_PN0_/CK (DFF_X1)
   0.07    0.19 ^ input_buffer_valid[0]$_SDFF_PN0_/QN (DFF_X1)
   0.01    0.20 v _2005_/ZN (NOR2_X1)
   0.03    0.22 ^ _2006_/ZN (AOI21_X1)
   0.00    0.22 ^ input_buffer_valid[0]$_SDFF_PN0_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer_valid[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1115

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1136

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.8047

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0047

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-0.584069

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.30e-03   2.25e-04   1.42e-05   1.54e-03  34.9%
Combinational          9.95e-04   1.14e-03   7.00e-05   2.21e-03  50.1%
Clock                  2.61e-04   4.01e-04   1.13e-06   6.64e-04  15.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.55e-03   1.77e-03   8.53e-05   4.41e-03 100.0%
                          57.9%      40.1%       1.9%
