<profile>

<section name = "Vitis HLS Report for 'path_thr_axis'" level="0">
<item name = "Date">Wed Aug 30 10:22:11 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hls_path_Thr</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.838 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">106, 106, 1.060 us, 1.060 us, 107, 107, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82">path_thr_axis_Pipeline_VITIS_LOOP_31_1, 103, 103, 1.030 us, 1.030 us, 103, 103, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 142, 294, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 34, -</column>
<column name="Register">-, -, 70, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Axi_lite_s_axi_U">Axi_lite_s_axi, 0, 0, 68, 104, 0</column>
<column name="grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82">path_thr_axis_Pipeline_VITIS_LOOP_31_1, 0, 0, 74, 190, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82_strm_out_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="strm_in_TREADY_int_regslice">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addr">32, 0, 32, 0</column>
<column name="addr_flag_0_loc_fu_78">1, 0, 1, 0</column>
<column name="addr_loc_0_loc_fu_74">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_path_thr_axis_Pipeline_VITIS_LOOP_31_1_fu_82_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_Axi_lite_AWVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_AWREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_AWADDR">in, 5, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WDATA">in, 32, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WSTRB">in, 4, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARADDR">in, 5, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RVALID">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RREADY">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RDATA">out, 32, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RRESP">out, 2, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BVALID">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BREADY">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BRESP">out, 2, s_axi, Axi_lite, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, path_thr_axis, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, path_thr_axis, return value</column>
<column name="strm_in_TDATA">in, 64, axis, strm_in_V_data_V, pointer</column>
<column name="strm_in_TVALID">in, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TREADY">out, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TDEST">in, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TKEEP">in, 8, axis, strm_in_V_keep_V, pointer</column>
<column name="strm_in_TSTRB">in, 8, axis, strm_in_V_strb_V, pointer</column>
<column name="strm_in_TUSER">in, 1, axis, strm_in_V_user_V, pointer</column>
<column name="strm_in_TLAST">in, 1, axis, strm_in_V_last_V, pointer</column>
<column name="strm_in_TID">in, 1, axis, strm_in_V_id_V, pointer</column>
<column name="strm_out_TDATA">out, 32, axis, strm_out_V_data_V, pointer</column>
<column name="strm_out_TVALID">out, 1, axis, strm_out_V_dest_V, pointer</column>
<column name="strm_out_TREADY">in, 1, axis, strm_out_V_dest_V, pointer</column>
<column name="strm_out_TDEST">out, 1, axis, strm_out_V_dest_V, pointer</column>
<column name="strm_out_TKEEP">out, 4, axis, strm_out_V_keep_V, pointer</column>
<column name="strm_out_TSTRB">out, 4, axis, strm_out_V_strb_V, pointer</column>
<column name="strm_out_TUSER">out, 1, axis, strm_out_V_user_V, pointer</column>
<column name="strm_out_TLAST">out, 1, axis, strm_out_V_last_V, pointer</column>
<column name="strm_out_TID">out, 1, axis, strm_out_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
