<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>IDT_8T49N24x</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>i_q0_phy_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_q0_phy_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_q1_phy_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_q1_phy_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>IDT_8T49N24x</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bddb5a13</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>IDT_8T49N24x</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bddb5a13</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a0275d0a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q1_lnk_rate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_q1_phy_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q1_cfg_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q0_lnk_rate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_q0_phy_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q0_cfg_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_scl_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>init_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfg_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>CLK_DIV</spirit:name>
        <spirit:displayName>Clk Div</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLK_DIV" spirit:bitStringLength="16">0x03E7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ILA_ENABLE</spirit:name>
        <spirit:displayName>Ila Enable</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ILA_ENABLE">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/IDT_8T49N24x.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_739c7d4a</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ila_0/ila_0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/IDT_8T49N24x.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ila_0/ila_0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/IDT_8T49N24x_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a0275d0a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>IDT_8T49N24x_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>CLK_DIV</spirit:name>
      <spirit:displayName>Clk Div</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CLK_DIV" spirit:bitStringLength="16">0x03E7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">IDT_8T49N24x_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ILA_ENABLE</spirit:name>
      <spirit:displayName>Ila Enable</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.ILA_ENABLE">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>IDT_8T49N24x_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-04-02T06:11:34Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4798c919_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2116750d_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f62e7_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39544a4f_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3280694f_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493d8551_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19530d00_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a39432_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a37669_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b860e5_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ff0f66_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b13408b_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536ae91b_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4603c2ac_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205d7f9a_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f99c05_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6302d19c_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150d821f_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6766681e_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3465b0_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d17649_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b87efef_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410de73_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa23123_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23985da3_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42827fe6_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1654d8_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d273aa_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58456151_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2af89c_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c151289_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cbe6214_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d29d24f_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3fd2b7_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12aa69b8_ARCHIVE_LOCATION">e:/TBT02_3/V20230130_/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ffdc19_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1df77_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147a4820_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc8969b_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4a2c9e_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd2a9c7_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1002c798_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736c17f_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4621f905_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419237b9_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264fc6bc_ARCHIVE_LOCATION">h:/Work/TBT02/V20230309/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63883b04_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b05447_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40625316_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500389b3_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac4ed87_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20968279_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aded24d_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0a2ae1_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344c905e_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c65f026_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_1_test/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720ff3bb_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c2486d_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626d4ad2_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dac2828_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265d3a89_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1504fbd3_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b4e74f_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4540e349_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12225b54_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64703369_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71852495_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e09931_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440fe646_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68586e6f_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfa8cb2_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20147034_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_V_3_3__1/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b824f75_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_6/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3b2cab_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_6/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74290b48_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_6/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f673588_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_6/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536d6679_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_6/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a35420b_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcf829c_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66367ed8_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a448f84_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f665d77_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fcbda8_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3486e9c9_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfe22f5_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fc9024_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfea44_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3b67bf_ARCHIVE_LOCATION">e:/DHVT_VLEX/DHVT_VLEX_TOP/DHVT_VLEX_13/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b68046_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785932ab_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff9b1bb_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c37ea2_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12eb52af_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffef2f3_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6662588_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2d4ba9_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df1b5f_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723435ad_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ecae12_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a00e633_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6a1f63_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bba969a_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d59b2e8_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba08d3f_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261b7bed_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fc4ee7_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e0cf2e_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d873f5c_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a54060_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e8e8ff_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b32d38b_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469367b4_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48dfb0ec_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aaac73f_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c62a895_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c893fd2_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d8bd93_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492f9b79_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321340fd_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6cd303_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb3f88_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed17a94_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312edad6_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f839813_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316379a1_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3a8806_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746df351_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1473a096_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aac3376_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2e7d6c_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf1666f_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d78f68_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66077a7c_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e618f34_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ac3edb_ARCHIVE_LOCATION">e:/ATPG2/ATPG2_TOP/ATPG2_TOP_4_sd_test_dp/repo/idt8t49n24x</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fbff5c54"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ca6088d3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="746956e6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="415a280e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dcf52263"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
