# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_7.srcs/sources_1/new/lab_7_3.vhd" \
"../../../../project_7.srcs/sim_1/new/lab_7_3_TB.vhd" \

# Do not sort compile order
nosort
