#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 20 17:00:04 2019
# Process ID: 12596
# Current directory: C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.runs/synth_1/TOP.vds
# Journal file: C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 326.078 ; gain = 80.781
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 438.207 ; gain = 98.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TOP.vhd:11]
INFO: [Synth 8-3491] module 'EightVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:5' bound to instance 'V8' of component 'EightVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TOP.vhd:25]
INFO: [Synth 8-638] synthesizing module 'EightVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:11]
INFO: [Synth 8-3491] module 'FourVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:5' bound to instance 'V4_1' of component 'FourVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:39]
INFO: [Synth 8-638] synthesizing module 'FourVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:11]
INFO: [Synth 8-3491] module 'twoVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd:5' bound to instance 'V2_1' of component 'twoVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:41]
INFO: [Synth 8-638] synthesizing module 'twoVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd:11]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/HalfAdder.vhd:5' bound to instance 'HA_1' of component 'HalfAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd:29]
INFO: [Synth 8-638] synthesizing module 'HalfAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/HalfAdder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'HalfAdder' (1#1) [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/HalfAdder.vhd:12]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/HalfAdder.vhd:5' bound to instance 'HA_2' of component 'HalfAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'twoVedic' (2#1) [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd:11]
INFO: [Synth 8-3491] module 'twoVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd:5' bound to instance 'V2_2' of component 'twoVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:46]
INFO: [Synth 8-3491] module 'twoVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd:5' bound to instance 'V2_3' of component 'twoVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:51]
INFO: [Synth 8-3491] module 'twoVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd:5' bound to instance 'V2_4' of component 'twoVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:56]
INFO: [Synth 8-3491] module 'RCA_4bits' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:5' bound to instance 'RCA_1' of component 'RCA_4bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:61]
INFO: [Synth 8-638] synthesizing module 'RCA_4bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:13]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:28]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FullAdder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (3#1) [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FullAdder.vhd:13]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:35]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RCA_4bits' (4#1) [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:13]
INFO: [Synth 8-3491] module 'RCA_4bits' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:5' bound to instance 'RCA_2' of component 'RCA_4bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:69]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/HalfAdder.vhd:5' bound to instance 'HA_1' of component 'HalfAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:76]
INFO: [Synth 8-3491] module 'RCA_4bits' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:5' bound to instance 'RCA_3' of component 'RCA_4bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'FourVedic' (5#1) [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:11]
INFO: [Synth 8-3491] module 'FourVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:5' bound to instance 'V4_2' of component 'FourVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:44]
INFO: [Synth 8-3491] module 'FourVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:5' bound to instance 'V4_3' of component 'FourVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:49]
INFO: [Synth 8-3491] module 'FourVedic' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd:5' bound to instance 'V4_4' of component 'FourVedic' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:54]
INFO: [Synth 8-3491] module 'RCA_8bits' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_8bit.vhd:5' bound to instance 'RCA_1' of component 'RCA_8bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:59]
INFO: [Synth 8-638] synthesizing module 'RCA_8bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_8bit.vhd:12]
INFO: [Synth 8-3491] module 'RCA_4bits' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:5' bound to instance 'RCA_1' of component 'RCA_4bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_8bit.vhd:26]
INFO: [Synth 8-3491] module 'RCA_4bits' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd:5' bound to instance 'RCA_2' of component 'RCA_4bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_8bit.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'RCA_8bits' (6#1) [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_8bit.vhd:12]
INFO: [Synth 8-3491] module 'RCA_8bits' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_8bit.vhd:5' bound to instance 'RCA_2' of component 'RCA_8bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:66]
INFO: [Synth 8-3491] module 'HalfAdder' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/HalfAdder.vhd:5' bound to instance 'HA_1' of component 'HalfAdder' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:72]
INFO: [Synth 8-3491] module 'RCA_8bits' declared at 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_8bit.vhd:5' bound to instance 'RCA_3' of component 'RCA_8bits' [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'EightVedic' (7#1) [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TOP.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 494.293 ; gain = 154.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 494.293 ; gain = 154.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 494.293 ; gain = 154.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/constrs_1/imports/Codigo_final/Nexys4DDR_Master.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/constrs_1/imports/Codigo_final/Nexys4DDR_Master.xdc:10]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/constrs_1/imports/Codigo_final/Nexys4DDR_Master.xdc:11]
Finished Parsing XDC File [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/constrs_1/imports/Codigo_final/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.srcs/constrs_1/imports/Codigo_final/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.289 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 846.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 846.289 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 846.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 846.289 ; gain = 506.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 846.289 ; gain = 506.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 846.289 ; gain = 506.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 846.289 ; gain = 506.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 37    
	   3 Input      1 Bit         XORs := 72    
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module HalfAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 846.289 ; gain = 506.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 846.289 ; gain = 506.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 934.418 ; gain = 595.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 937.246 ; gain = 597.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 937.246 ; gain = 597.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 937.246 ; gain = 597.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 937.246 ; gain = 597.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 937.246 ; gain = 597.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 937.246 ; gain = 597.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 937.246 ; gain = 597.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     8|
|3     |LUT3 |    16|
|4     |LUT4 |    40|
|5     |LUT5 |    20|
|6     |LUT6 |    59|
|7     |FDRE |    32|
|8     |IBUF |    17|
|9     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   209|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 937.246 ; gain = 597.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 937.246 ; gain = 245.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 937.246 ; gain = 597.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 937.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 937.246 ; gain = 611.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 937.246 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/VedicMultiplier_v1/VedicMultiplier_v1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 17:01:10 2019...
