Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri May 31 20:52:50 2019
| Host         : thinkpad-ssd running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.360        0.000                      0                19239        0.145        0.000                      0                19239        3.000        0.000                       0                  9603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in1               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 17.654}     35.307          28.323          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.360        0.000                      0                19239        0.145        0.000                      0                19239       17.154        0.000                       0                  9599  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.360ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_236_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.402ns  (logic 0.952ns (4.448%)  route 20.450ns (95.552%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 33.883 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.292     2.735    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X34Y6          LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  my_ddu/cpu/datapath/io_mem_mem_addr[4]_INST_0/O
                         net (fo=1133, routed)        7.848    10.707    my_ddu/main_mem/io_mem_addr[4]
    SLICE_X55Y51         LUT2 (Prop_lut2_I1_O)        0.124    10.831 f  my_ddu/main_mem/memory_255[31]_i_2/O
                         net (fo=31, routed)          2.646    13.477    my_ddu/main_mem/memory_255[31]_i_2_n_0
    SLICE_X66Y46         LUT6 (Prop_lut6_I1_O)        0.124    13.601 r  my_ddu/main_mem/memory_236[31]_i_1/O
                         net (fo=32, routed)          7.071    20.672    my_ddu/main_mem/memory_236[31]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  my_ddu/main_mem/memory_236_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.596    33.883    my_ddu/main_mem/clock
    SLICE_X7Y66          FDRE                                         r  my_ddu/main_mem/memory_236_reg[7]/C
                         clock pessimism              0.487    34.370    
                         clock uncertainty           -0.133    34.237    
    SLICE_X7Y66          FDRE (Setup_fdre_C_CE)      -0.205    34.032    my_ddu/main_mem/memory_236_reg[7]
  -------------------------------------------------------------------
                         required time                         34.032    
                         arrival time                         -20.672    
  -------------------------------------------------------------------
                         slack                                 13.360    

Slack (MET) :             13.468ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_228_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.291ns  (logic 1.344ns (6.313%)  route 19.947ns (93.687%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 33.880 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.034     2.477    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.118     2.595 f  my_ddu/cpu/datapath/io_mem_mem_addr[2]_INST_0/O
                         net (fo=2236, routed)        9.150    11.745    my_ddu/main_mem/io_mem_addr[2]
    SLICE_X69Y51         LUT2 (Prop_lut2_I1_O)        0.320    12.065 f  my_ddu/main_mem/memory_246[31]_i_3/O
                         net (fo=11, routed)          1.678    13.743    my_ddu/main_mem/memory_246[31]_i_3_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.326    14.069 r  my_ddu/main_mem/memory_228[31]_i_1/O
                         net (fo=32, routed)          6.492    20.561    my_ddu/main_mem/memory_228[31]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  my_ddu/main_mem/memory_228_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.593    33.880    my_ddu/main_mem/clock
    SLICE_X4Y68          FDRE                                         r  my_ddu/main_mem/memory_228_reg[7]/C
                         clock pessimism              0.487    34.367    
                         clock uncertainty           -0.133    34.234    
    SLICE_X4Y68          FDRE (Setup_fdre_C_CE)      -0.205    34.029    my_ddu/main_mem/memory_228_reg[7]
  -------------------------------------------------------------------
                         required time                         34.029    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 13.468    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_244_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.443ns  (logic 1.344ns (6.268%)  route 20.099ns (93.732%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 33.973 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.034     2.477    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.118     2.595 f  my_ddu/cpu/datapath/io_mem_mem_addr[2]_INST_0/O
                         net (fo=2236, routed)        9.150    11.745    my_ddu/main_mem/io_mem_addr[2]
    SLICE_X69Y51         LUT2 (Prop_lut2_I1_O)        0.320    12.065 f  my_ddu/main_mem/memory_246[31]_i_3/O
                         net (fo=11, routed)          1.130    13.195    my_ddu/main_mem/memory_246[31]_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I4_O)        0.326    13.521 r  my_ddu/main_mem/memory_244[31]_i_1/O
                         net (fo=32, routed)          7.192    20.713    my_ddu/main_mem/memory_244[31]_i_1_n_0
    SLICE_X32Y2          FDRE                                         r  my_ddu/main_mem/memory_244_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.687    33.973    my_ddu/main_mem/clock
    SLICE_X32Y2          FDRE                                         r  my_ddu/main_mem/memory_244_reg[4]/C
                         clock pessimism              0.568    34.541    
                         clock uncertainty           -0.133    34.408    
    SLICE_X32Y2          FDRE (Setup_fdre_C_CE)      -0.205    34.203    my_ddu/main_mem/memory_244_reg[4]
  -------------------------------------------------------------------
                         required time                         34.203    
                         arrival time                         -20.713    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.602ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_237_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.196ns  (logic 0.952ns (4.492%)  route 20.244ns (95.508%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 33.882 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.292     2.735    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X34Y6          LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  my_ddu/cpu/datapath/io_mem_mem_addr[4]_INST_0/O
                         net (fo=1133, routed)        7.848    10.707    my_ddu/main_mem/io_mem_addr[4]
    SLICE_X55Y51         LUT2 (Prop_lut2_I1_O)        0.124    10.831 f  my_ddu/main_mem/memory_255[31]_i_2/O
                         net (fo=31, routed)          2.844    13.675    my_ddu/main_mem/memory_255[31]_i_2_n_0
    SLICE_X66Y46         LUT6 (Prop_lut6_I1_O)        0.124    13.799 r  my_ddu/main_mem/memory_237[31]_i_1/O
                         net (fo=32, routed)          6.667    20.466    my_ddu/main_mem/memory_237[31]_i_1_n_0
    SLICE_X6Y67          FDRE                                         r  my_ddu/main_mem/memory_237_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.595    33.882    my_ddu/main_mem/clock
    SLICE_X6Y67          FDRE                                         r  my_ddu/main_mem/memory_237_reg[7]/C
                         clock pessimism              0.487    34.369    
                         clock uncertainty           -0.133    34.236    
    SLICE_X6Y67          FDRE (Setup_fdre_C_CE)      -0.169    34.067    my_ddu/main_mem/memory_237_reg[7]
  -------------------------------------------------------------------
                         required time                         34.067    
                         arrival time                         -20.466    
  -------------------------------------------------------------------
                         slack                                 13.602    

Slack (MET) :             14.236ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_236_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.782ns  (logic 0.952ns (4.581%)  route 19.830ns (95.419%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 34.058 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.292     2.735    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X34Y6          LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  my_ddu/cpu/datapath/io_mem_mem_addr[4]_INST_0/O
                         net (fo=1133, routed)        7.848    10.707    my_ddu/main_mem/io_mem_addr[4]
    SLICE_X55Y51         LUT2 (Prop_lut2_I1_O)        0.124    10.831 f  my_ddu/main_mem/memory_255[31]_i_2/O
                         net (fo=31, routed)          2.646    13.477    my_ddu/main_mem/memory_255[31]_i_2_n_0
    SLICE_X66Y46         LUT6 (Prop_lut6_I1_O)        0.124    13.601 r  my_ddu/main_mem/memory_236[31]_i_1/O
                         net (fo=32, routed)          6.451    20.052    my_ddu/main_mem/memory_236[31]_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  my_ddu/main_mem/memory_236_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.772    34.058    my_ddu/main_mem/clock
    SLICE_X1Y47          FDRE                                         r  my_ddu/main_mem/memory_236_reg[23]/C
                         clock pessimism              0.568    34.626    
                         clock uncertainty           -0.133    34.493    
    SLICE_X1Y47          FDRE (Setup_fdre_C_CE)      -0.205    34.288    my_ddu/main_mem/memory_236_reg[23]
  -------------------------------------------------------------------
                         required time                         34.288    
                         arrival time                         -20.052    
  -------------------------------------------------------------------
                         slack                                 14.236    

Slack (MET) :             14.236ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_236_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.782ns  (logic 0.952ns (4.581%)  route 19.830ns (95.419%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 34.058 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.292     2.735    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X34Y6          LUT3 (Prop_lut3_I1_O)        0.124     2.859 r  my_ddu/cpu/datapath/io_mem_mem_addr[4]_INST_0/O
                         net (fo=1133, routed)        7.848    10.707    my_ddu/main_mem/io_mem_addr[4]
    SLICE_X55Y51         LUT2 (Prop_lut2_I1_O)        0.124    10.831 f  my_ddu/main_mem/memory_255[31]_i_2/O
                         net (fo=31, routed)          2.646    13.477    my_ddu/main_mem/memory_255[31]_i_2_n_0
    SLICE_X66Y46         LUT6 (Prop_lut6_I1_O)        0.124    13.601 r  my_ddu/main_mem/memory_236[31]_i_1/O
                         net (fo=32, routed)          6.451    20.052    my_ddu/main_mem/memory_236[31]_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  my_ddu/main_mem/memory_236_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.772    34.058    my_ddu/main_mem/clock
    SLICE_X1Y47          FDRE                                         r  my_ddu/main_mem/memory_236_reg[8]/C
                         clock pessimism              0.568    34.626    
                         clock uncertainty           -0.133    34.493    
    SLICE_X1Y47          FDRE (Setup_fdre_C_CE)      -0.205    34.288    my_ddu/main_mem/memory_236_reg[8]
  -------------------------------------------------------------------
                         required time                         34.288    
                         arrival time                         -20.052    
  -------------------------------------------------------------------
                         slack                                 14.236    

Slack (MET) :             14.368ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_205_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.673ns  (logic 1.378ns (6.666%)  route 19.295ns (93.334%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 34.045 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.034     2.477    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.118     2.595 r  my_ddu/cpu/datapath/io_mem_mem_addr[2]_INST_0/O
                         net (fo=2236, routed)        8.195    10.791    my_ddu/main_mem/io_mem_addr[2]
    SLICE_X72Y48         LUT2 (Prop_lut2_I1_O)        0.354    11.145 f  my_ddu/main_mem/memory_253[31]_i_2/O
                         net (fo=16, routed)          1.769    12.913    my_ddu/main_mem/memory_253[31]_i_2_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.326    13.239 r  my_ddu/main_mem/memory_205[31]_i_1/O
                         net (fo=32, routed)          6.704    19.943    my_ddu/main_mem/memory_205[31]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  my_ddu/main_mem/memory_205_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.759    34.045    my_ddu/main_mem/clock
    SLICE_X6Y29          FDRE                                         r  my_ddu/main_mem/memory_205_reg[28]/C
                         clock pessimism              0.568    34.613    
                         clock uncertainty           -0.133    34.480    
    SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.169    34.311    my_ddu/main_mem/memory_205_reg[28]
  -------------------------------------------------------------------
                         required time                         34.311    
                         arrival time                         -19.943    
  -------------------------------------------------------------------
                         slack                                 14.368    

Slack (MET) :             14.378ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_228_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.640ns  (logic 1.344ns (6.512%)  route 19.296ns (93.488%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 34.058 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.034     2.477    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.118     2.595 f  my_ddu/cpu/datapath/io_mem_mem_addr[2]_INST_0/O
                         net (fo=2236, routed)        9.150    11.745    my_ddu/main_mem/io_mem_addr[2]
    SLICE_X69Y51         LUT2 (Prop_lut2_I1_O)        0.320    12.065 f  my_ddu/main_mem/memory_246[31]_i_3/O
                         net (fo=11, routed)          1.678    13.743    my_ddu/main_mem/memory_246[31]_i_3_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.326    14.069 r  my_ddu/main_mem/memory_228[31]_i_1/O
                         net (fo=32, routed)          5.841    19.910    my_ddu/main_mem/memory_228[31]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  my_ddu/main_mem/memory_228_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.772    34.058    my_ddu/main_mem/clock
    SLICE_X1Y48          FDRE                                         r  my_ddu/main_mem/memory_228_reg[23]/C
                         clock pessimism              0.568    34.626    
                         clock uncertainty           -0.133    34.493    
    SLICE_X1Y48          FDRE (Setup_fdre_C_CE)      -0.205    34.288    my_ddu/main_mem/memory_228_reg[23]
  -------------------------------------------------------------------
                         required time                         34.288    
                         arrival time                         -19.910    
  -------------------------------------------------------------------
                         slack                                 14.378    

Slack (MET) :             14.378ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_228_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.640ns  (logic 1.344ns (6.512%)  route 19.296ns (93.488%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 34.058 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.034     2.477    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.118     2.595 f  my_ddu/cpu/datapath/io_mem_mem_addr[2]_INST_0/O
                         net (fo=2236, routed)        9.150    11.745    my_ddu/main_mem/io_mem_addr[2]
    SLICE_X69Y51         LUT2 (Prop_lut2_I1_O)        0.320    12.065 f  my_ddu/main_mem/memory_246[31]_i_3/O
                         net (fo=11, routed)          1.678    13.743    my_ddu/main_mem/memory_246[31]_i_3_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.326    14.069 r  my_ddu/main_mem/memory_228[31]_i_1/O
                         net (fo=32, routed)          5.841    19.910    my_ddu/main_mem/memory_228[31]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  my_ddu/main_mem/memory_228_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.772    34.058    my_ddu/main_mem/clock
    SLICE_X1Y48          FDRE                                         r  my_ddu/main_mem/memory_228_reg[8]/C
                         clock pessimism              0.568    34.626    
                         clock uncertainty           -0.133    34.493    
    SLICE_X1Y48          FDRE (Setup_fdre_C_CE)      -0.205    34.288    my_ddu/main_mem/memory_228_reg[8]
  -------------------------------------------------------------------
                         required time                         34.288    
                         arrival time                         -19.910    
  -------------------------------------------------------------------
                         slack                                 14.378    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 my_ddu/cpu/ctrl/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/main_mem/memory_244_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.307ns  (clk_out1_clk_wiz_0 rise@35.307ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.540ns  (logic 1.344ns (6.543%)  route 19.196ns (93.457%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 33.968 - 35.307 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.810    -0.730    my_ddu/cpu/ctrl/clock
    SLICE_X26Y16         FDRE                                         r  my_ddu/cpu/ctrl/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  my_ddu/cpu/ctrl/cur_state_reg[0]/Q
                         net (fo=34, routed)          1.593     1.319    my_ddu/cpu/ctrl/cur_state_reg_n_0_[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     1.443 r  my_ddu/cpu/ctrl/io_base_IorD_INST_0/O
                         net (fo=32, routed)          1.034     2.477    my_ddu/cpu/datapath/io_ctrl_IorD
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.118     2.595 f  my_ddu/cpu/datapath/io_mem_mem_addr[2]_INST_0/O
                         net (fo=2236, routed)        9.150    11.745    my_ddu/main_mem/io_mem_addr[2]
    SLICE_X69Y51         LUT2 (Prop_lut2_I1_O)        0.320    12.065 f  my_ddu/main_mem/memory_246[31]_i_3/O
                         net (fo=11, routed)          1.130    13.195    my_ddu/main_mem/memory_246[31]_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I4_O)        0.326    13.521 r  my_ddu/main_mem/memory_244[31]_i_1/O
                         net (fo=32, routed)          6.289    19.810    my_ddu/main_mem/memory_244[31]_i_1_n_0
    SLICE_X18Y16         FDRE                                         r  my_ddu/main_mem/memory_244_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.307    35.307 r  
    E3                                                0.000    35.307 r  clk_in1 (IN)
                         net (fo=0)                   0.000    35.307    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    36.718 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.880    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    30.556 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    32.195    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.286 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        1.682    33.968    my_ddu/main_mem/clock
    SLICE_X18Y16         FDRE                                         r  my_ddu/main_mem/memory_244_reg[9]/C
                         clock pessimism              0.568    34.536    
                         clock uncertainty           -0.133    34.403    
    SLICE_X18Y16         FDRE (Setup_fdre_C_CE)      -0.205    34.198    my_ddu/main_mem/memory_244_reg[9]
  -------------------------------------------------------------------
                         required time                         34.198    
                         arrival time                         -19.810    
  -------------------------------------------------------------------
                         slack                                 14.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/ready_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            uart_inst/ready_bit_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.629    -0.535    uart_inst/mem_clk
    SLICE_X33Y29         FDRE                                         r  uart_inst/ready_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  uart_inst/ready_bit_reg/Q
                         net (fo=4, routed)           0.079    -0.315    uart_inst/mem_rdata[31]
    SLICE_X33Y29         FDRE                                         r  uart_inst/ready_bit_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.901    -0.772    uart_inst/mem_clk
    SLICE_X33Y29         FDRE                                         r  uart_inst/ready_bit_prev_reg/C
                         clock pessimism              0.238    -0.535    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.075    -0.460    uart_inst/ready_bit_prev_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 my_ddu/cpu/datapath/aluout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/cpu/datapath/pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.636    -0.528    my_ddu/cpu/datapath/clock
    SLICE_X32Y11         FDRE                                         r  my_ddu/cpu/datapath/aluout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  my_ddu/cpu/datapath/aluout_reg[22]/Q
                         net (fo=3, routed)           0.065    -0.322    my_ddu/cpu/datapath/aluout[22]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  my_ddu/cpu/datapath/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    my_ddu/cpu/datapath/pc[22]
    SLICE_X33Y11         FDRE                                         r  my_ddu/cpu/datapath/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.910    -0.763    my_ddu/cpu/datapath/clock
    SLICE_X33Y11         FDRE                                         r  my_ddu/cpu/datapath/pc_reg[22]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.092    -0.423    my_ddu/cpu/datapath/pc_reg[22]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_ddu/cpu/datapath/aluout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/cpu/datapath/pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.657%)  route 0.116ns (38.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.636    -0.528    my_ddu/cpu/datapath/clock
    SLICE_X32Y11         FDRE                                         r  my_ddu/cpu/datapath/aluout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  my_ddu/cpu/datapath/aluout_reg[20]/Q
                         net (fo=3, routed)           0.116    -0.271    my_ddu/cpu/datapath/aluout[20]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.045    -0.226 r  my_ddu/cpu/datapath/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    my_ddu/cpu/datapath/pc[20]
    SLICE_X30Y10         FDRE                                         r  my_ddu/cpu/datapath/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.910    -0.763    my_ddu/cpu/datapath/clock
    SLICE_X30Y10         FDRE                                         r  my_ddu/cpu/datapath/pc_reg[20]/C
                         clock pessimism              0.252    -0.512    
    SLICE_X30Y10         FDRE (Hold_fdre_C_D)         0.121    -0.391    my_ddu/cpu/datapath/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_inst/ready_bit_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            uart_inst/ready_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.629    -0.535    uart_inst/mem_clk
    SLICE_X33Y29         FDRE                                         r  uart_inst/ready_bit_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  uart_inst/ready_bit_prev_reg/Q
                         net (fo=1, routed)           0.054    -0.352    uart_inst/ready_bit_prev
    SLICE_X33Y29         LUT4 (Prop_lut4_I2_O)        0.099    -0.253 r  uart_inst/ready_bit_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_inst/ready_bit_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  uart_inst/ready_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.901    -0.772    uart_inst/mem_clk
    SLICE_X33Y29         FDRE                                         r  uart_inst/ready_bit_reg/C
                         clock pessimism              0.238    -0.535    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.091    -0.444    uart_inst/ready_bit_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 my_ddu/cpu/datapath/aluout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/cpu/datapath/pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.636    -0.528    my_ddu/cpu/datapath/clock
    SLICE_X34Y9          FDRE                                         r  my_ddu/cpu/datapath/aluout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  my_ddu/cpu/datapath/aluout_reg[16]/Q
                         net (fo=3, routed)           0.105    -0.258    my_ddu/cpu/datapath/aluout[16]
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  my_ddu/cpu/datapath/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    my_ddu/cpu/datapath/pc[16]
    SLICE_X35Y9          FDRE                                         r  my_ddu/cpu/datapath/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.910    -0.763    my_ddu/cpu/datapath/clock
    SLICE_X35Y9          FDRE                                         r  my_ddu/cpu/datapath/pc_reg[16]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X35Y9          FDRE (Hold_fdre_C_D)         0.091    -0.424    my_ddu/cpu/datapath/pc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 my_ddu/_T_209_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/_T_216_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.565    -0.599    my_ddu/clock
    SLICE_X10Y71         FDRE                                         r  my_ddu/_T_209_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  my_ddu/_T_209_reg/Q
                         net (fo=12, routed)          0.130    -0.306    my_ddu/_T_209
    SLICE_X11Y71         LUT4 (Prop_lut4_I2_O)        0.048    -0.258 r  my_ddu/_T_216[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    my_ddu/_T_216[21]_i_2_n_0
    SLICE_X11Y71         FDRE                                         r  my_ddu/_T_216_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.834    -0.839    my_ddu/clock
    SLICE_X11Y71         FDRE                                         r  my_ddu/_T_216_reg[21]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.107    -0.479    my_ddu/_T_216_reg[21]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 my_ddu/vga_inst/col_tick_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.400%)  route 0.298ns (61.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.635    -0.529    my_ddu/vga_inst/clock
    SLICE_X67Y2          FDRE                                         r  my_ddu/vga_inst/col_tick_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  my_ddu/vga_inst/col_tick_reg[1]/Q
                         net (fo=8, routed)           0.066    -0.321    my_ddu/vga_inst/col_tick_reg__0[1]
    SLICE_X66Y2          LUT5 (Prop_lut5_I4_O)        0.045    -0.276 r  my_ddu/vga_inst/io_vram_raddr[1]_INST_0/O
                         net (fo=2, routed)           0.232    -0.044    your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y0          RAMB36E1                                     r  your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.952    -0.721    your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.449    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.266    your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uart_rx_inst/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            uart_rx_inst/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.381%)  route 0.144ns (43.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.562    -0.602    uart_rx_inst/i_Clock
    SLICE_X35Y69         FDRE                                         r  uart_rx_inst/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  uart_rx_inst/r_SM_Main_reg[1]/Q
                         net (fo=44, routed)          0.144    -0.317    uart_rx_inst/r_SM_Main_reg_n_0_[1]
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.272 r  uart_rx_inst/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    uart_rx_inst/r_Clock_Count[2]_i_1_n_0
    SLICE_X35Y67         FDRE                                         r  uart_rx_inst/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.833    -0.840    uart_rx_inst/i_Clock
    SLICE_X35Y67         FDRE                                         r  uart_rx_inst/r_Clock_Count_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.091    -0.495    uart_rx_inst/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 my_ddu/cpu/datapath/ir_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/cpu/datapath/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.127%)  route 0.151ns (39.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.634    -0.530    my_ddu/cpu/datapath/clock
    SLICE_X32Y13         FDRE                                         r  my_ddu/cpu/datapath/ir_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  my_ddu/cpu/datapath/ir_reg[22]/Q
                         net (fo=261, routed)         0.151    -0.251    my_ddu/cpu/datapath/io_ctrl_Inst[22]
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.099    -0.152 r  my_ddu/cpu/datapath/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    my_ddu/cpu/datapath/pc[24]
    SLICE_X34Y14         FDRE                                         r  my_ddu/cpu/datapath/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.906    -0.767    my_ddu/cpu/datapath/clock
    SLICE_X34Y14         FDRE                                         r  my_ddu/cpu/datapath/pc_reg[24]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.120    -0.376    my_ddu/cpu/datapath/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 my_ddu/cpu/datapath/aluout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Destination:            my_ddu/cpu/datapath/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@17.654ns period=35.307ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.248%)  route 0.151ns (44.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.637    -0.527    my_ddu/cpu/datapath/clock
    SLICE_X32Y9          FDRE                                         r  my_ddu/cpu/datapath/aluout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  my_ddu/cpu/datapath/aluout_reg[15]/Q
                         net (fo=3, routed)           0.151    -0.235    my_ddu/cpu/datapath/aluout[15]
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.190 r  my_ddu/cpu/datapath/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    my_ddu/cpu/datapath/pc[15]
    SLICE_X31Y9          FDRE                                         r  my_ddu/cpu/datapath/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk/inst/clkout1_buf/O
                         net (fo=9597, routed)        0.911    -0.762    my_ddu/cpu/datapath/clock
    SLICE_X31Y9          FDRE                                         r  my_ddu/cpu/datapath/pc_reg[15]/C
                         clock pessimism              0.252    -0.511    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092    -0.419    my_ddu/cpu/datapath/pc_reg[15]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 17.654 }
Period(ns):         35.307
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         35.307      32.731     RAMB36_X1Y0      your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         35.307      32.731     RAMB36_X1Y0      your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         35.307      32.731     RAMB36_X2Y0      your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         35.307      32.731     RAMB36_X2Y0      your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         35.307      33.152     BUFGCTRL_X0Y16   my_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         35.307      34.058     MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         35.307      34.307     SLICE_X8Y7       my_ddu/cpu/datapath/regFile/regs_18_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.307      34.307     SLICE_X11Y15     my_ddu/cpu/datapath/regFile/regs_18_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.307      34.307     SLICE_X24Y11     my_ddu/cpu/datapath/regFile/regs_18_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.307      34.307     SLICE_X11Y15     my_ddu/cpu/datapath/regFile/regs_18_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       35.307      178.053    MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X8Y7       my_ddu/cpu/datapath/regFile/regs_18_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X14Y8      my_ddu/cpu/datapath/regFile/regs_18_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X8Y7       my_ddu/cpu/datapath/regFile/regs_18_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X11Y9      my_ddu/cpu/datapath/regFile/regs_18_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X8Y7       my_ddu/cpu/datapath/regFile/regs_18_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X8Y7       my_ddu/cpu/datapath/regFile/regs_18_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X24Y9      my_ddu/cpu/datapath/regFile/regs_18_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X32Y5      my_ddu/cpu/datapath/regFile/regs_19_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X32Y5      my_ddu/cpu/datapath/regFile/regs_19_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X32Y5      my_ddu/cpu/datapath/regFile/regs_19_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X8Y7       my_ddu/cpu/datapath/regFile/regs_18_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X11Y15     my_ddu/cpu/datapath/regFile/regs_18_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X24Y11     my_ddu/cpu/datapath/regFile/regs_18_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X11Y15     my_ddu/cpu/datapath/regFile/regs_18_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X14Y8      my_ddu/cpu/datapath/regFile/regs_18_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X24Y11     my_ddu/cpu/datapath/regFile/regs_18_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X11Y15     my_ddu/cpu/datapath/regFile/regs_18_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X8Y7       my_ddu/cpu/datapath/regFile/regs_18_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X25Y3      my_ddu/cpu/datapath/regFile/regs_18_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.654      17.154     SLICE_X11Y9      my_ddu/cpu/datapath/regFile/regs_18_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   my_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  my_clk/inst/mmcm_adv_inst/CLKFBOUT



