{"vcs1":{"timestamp_begin":1680402860.137525813, "rt":0.86, "ut":0.27, "st":0.15}}
{"vcselab":{"timestamp_begin":1680402861.025714583, "rt":1.18, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680402862.231923056, "rt":0.59, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680402859.859262397}
{"VCS_COMP_START_TIME": 1680402859.859262397}
{"VCS_COMP_END_TIME": 1680402864.420646467}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340120}}
{"stitch_vcselab": {"peak_mem": 239092}}
