VCD info: dumpfile top_level_ESN_system_step.vcd opened for output.
/Users/ingaschoyen/NE/NE_Project/verilog/testbench_step.sv:175: $finish called at 50005000 (1ps)
