/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  reg [13:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire [13:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  reg [4:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_86z;
  wire [12:0] celloutsig_0_87z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  reg [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_0z[1] & ~(celloutsig_0_1z[3]);
  assign celloutsig_1_11z = celloutsig_1_0z[1] & ~(celloutsig_1_0z[3]);
  assign celloutsig_1_19z = celloutsig_1_0z[0] & ~(in_data[178]);
  assign celloutsig_0_16z = celloutsig_0_8z[3] & ~(celloutsig_0_13z[2]);
  assign celloutsig_0_19z = celloutsig_0_11z[0] & ~(celloutsig_0_10z[4]);
  assign celloutsig_0_20z = celloutsig_0_6z[4] & ~(celloutsig_0_17z);
  assign celloutsig_0_21z = celloutsig_0_11z[0] & ~(celloutsig_0_15z);
  assign celloutsig_0_22z = celloutsig_0_17z & ~(celloutsig_0_9z);
  assign celloutsig_0_32z = celloutsig_0_17z & ~(celloutsig_0_30z[9]);
  assign celloutsig_1_1z = in_data[111:109] !== in_data[175:173];
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z } !== { celloutsig_0_0z[8:7], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_0z } !== { celloutsig_0_2z[11:8], celloutsig_0_2z[11:10], celloutsig_0_2z[5:0] };
  assign celloutsig_0_15z = { celloutsig_0_2z[9:8], celloutsig_0_8z } !== { celloutsig_0_11z[1:0], celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_0z[8:0] !== { celloutsig_0_4z[2:0], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_28z = celloutsig_0_0z[9:4] !== { in_data[30:26], celloutsig_0_21z };
  assign celloutsig_0_3z = celloutsig_0_0z[7:0] !== { celloutsig_0_2z[9:8], celloutsig_0_2z[11:10], celloutsig_0_2z[5:2] };
  assign celloutsig_0_39z = ~ { celloutsig_0_26z[3:1], celloutsig_0_17z, celloutsig_0_32z };
  assign celloutsig_0_48z = ~ { celloutsig_0_25z[15:13], celloutsig_0_25z[16], celloutsig_0_25z[11:2] };
  assign celloutsig_0_49z = ~ { celloutsig_0_42z[4:2], celloutsig_0_22z };
  assign celloutsig_0_87z = ~ celloutsig_0_48z[12:0];
  assign celloutsig_1_12z = ~ celloutsig_1_10z[13:1];
  assign celloutsig_0_12z = ~ { celloutsig_0_8z[3:1], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_29z = ~ { celloutsig_0_23z[15:14], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_35z = { celloutsig_0_0z[2:0], celloutsig_0_7z } | celloutsig_0_1z[4:1];
  assign celloutsig_0_42z = celloutsig_0_39z | { celloutsig_0_35z, celloutsig_0_28z };
  assign celloutsig_0_6z = in_data[37:33] | celloutsig_0_0z[7:3];
  assign celloutsig_0_73z = { celloutsig_0_29z[2:0], celloutsig_0_7z, celloutsig_0_49z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_20z } | { celloutsig_0_30z[12:7], celloutsig_0_42z };
  assign celloutsig_1_2z = in_data[123:110] | { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_11z = in_data[82:79] | celloutsig_0_8z[4:1];
  assign celloutsig_0_1z = in_data[74:65] | celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[15:6] << in_data[93:84];
  assign celloutsig_0_86z = in_data[8:6] << celloutsig_0_73z[10:8];
  assign celloutsig_0_8z = { in_data[22], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z } << { in_data[90:87], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[182:178] << in_data[132:128];
  assign celloutsig_1_18z = { celloutsig_1_12z[9:1], celloutsig_1_11z } << { celloutsig_1_10z[9:5], celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[90:79] << { celloutsig_0_0z[6:3], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_13z = celloutsig_0_11z[3:1] << celloutsig_0_10z[11:9];
  assign celloutsig_0_18z = { in_data[38:32], celloutsig_0_16z } << { celloutsig_0_6z[2:0], celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_10z[6:2], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z } << { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_1z[6:1], celloutsig_0_9z, celloutsig_0_19z } << { celloutsig_0_0z[9:5], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_26z = celloutsig_0_0z[6:2] << { celloutsig_0_18z[3:1], celloutsig_0_21z, celloutsig_0_20z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_4z = celloutsig_0_1z[5:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 14'h0000;
    else if (clkin_data[0]) celloutsig_1_10z = celloutsig_1_2z;
  always_latch
    if (clkin_data[32]) celloutsig_0_30z = 14'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_30z = { celloutsig_0_12z[6:3], celloutsig_0_6z, celloutsig_0_26z };
  assign { celloutsig_0_2z[9:8], celloutsig_0_2z[11:10], celloutsig_0_2z[5:0] } = ~ celloutsig_0_0z;
  assign { celloutsig_0_25z[15:13], celloutsig_0_25z[16], celloutsig_0_25z[11:0] } = ~ { celloutsig_0_2z[9:8], celloutsig_0_2z[11:10], celloutsig_0_2z[5:2], celloutsig_0_24z };
  assign celloutsig_0_25z[12] = celloutsig_0_25z[16];
  assign celloutsig_0_2z[7:6] = celloutsig_0_2z[11:10];
  assign { out_data[137:128], out_data[96], out_data[34:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
