
Xrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000136a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba8  08013838  08013838  00023838  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080143e0  080143e0  00030270  2**0
                  CONTENTS
  4 .ARM          00000008  080143e0  080143e0  000243e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080143e8  080143e8  00030270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080143e8  080143e8  000243e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080143ec  080143ec  000243ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  080143f0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030270  2**0
                  CONTENTS
 10 .bss          000058ac  20000270  20000270  00030270  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20005b1c  20005b1c  00030270  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030270  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023385  00000000  00000000  000302a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ecd  00000000  00000000  00053625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ac8  00000000  00000000  000584f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018d0  00000000  00000000  00059fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000073b6  00000000  00000000  0005b890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fd01  00000000  00000000  00062c46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2602  00000000  00000000  00082947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00154f49  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008468  00000000  00000000  00154f9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801381c 	.word	0x0801381c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	0801381c 	.word	0x0801381c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ws2812NumOn>:

uint16_t g_led_data[(TOTALNUM*32)+CYCLE_RESET]={0,};//CYCLE_RESET of data = 0, not BIT_HIGH or BIT_LOW


void ws2812NumOn(uint32_t led_cnt)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, (uint16_t *)g_led_data, (TOTALNUM*32)+CYCLE_RESET);
 8000eb4:	f240 4304 	movw	r3, #1028	; 0x404
 8000eb8:	4a0e      	ldr	r2, [pc, #56]	; (8000ef4 <ws2812NumOn+0x48>)
 8000eba:	2100      	movs	r1, #0
 8000ebc:	480e      	ldr	r0, [pc, #56]	; (8000ef8 <ws2812NumOn+0x4c>)
 8000ebe:	f007 f801 	bl	8007ec4 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_2, (uint16_t *)g_led_data, (TOTALNUM*32)+CYCLE_RESET);
 8000ec2:	f240 4304 	movw	r3, #1028	; 0x404
 8000ec6:	4a0b      	ldr	r2, [pc, #44]	; (8000ef4 <ws2812NumOn+0x48>)
 8000ec8:	2104      	movs	r1, #4
 8000eca:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <ws2812NumOn+0x4c>)
 8000ecc:	f006 fffa 	bl	8007ec4 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_3, (uint16_t *)g_led_data, (TOTALNUM*32)+CYCLE_RESET);
 8000ed0:	f240 4304 	movw	r3, #1028	; 0x404
 8000ed4:	4a07      	ldr	r2, [pc, #28]	; (8000ef4 <ws2812NumOn+0x48>)
 8000ed6:	2108      	movs	r1, #8
 8000ed8:	4807      	ldr	r0, [pc, #28]	; (8000ef8 <ws2812NumOn+0x4c>)
 8000eda:	f006 fff3 	bl	8007ec4 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_4, (uint16_t *)g_led_data, (TOTALNUM*32)+CYCLE_RESET);
 8000ede:	f240 4304 	movw	r3, #1028	; 0x404
 8000ee2:	4a04      	ldr	r2, [pc, #16]	; (8000ef4 <ws2812NumOn+0x48>)
 8000ee4:	210c      	movs	r1, #12
 8000ee6:	4804      	ldr	r0, [pc, #16]	; (8000ef8 <ws2812NumOn+0x4c>)
 8000ee8:	f006 ffec 	bl	8007ec4 <HAL_TIM_PWM_Start_DMA>
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	2000028c 	.word	0x2000028c
 8000ef8:	20000de8 	.word	0x20000de8

08000efc <ws2812AllColor>:
	}
}


void ws2812AllColor(uint8_t red, uint8_t green, uint8_t blue)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b087      	sub	sp, #28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
 8000f06:	460b      	mov	r3, r1
 8000f08:	71bb      	strb	r3, [r7, #6]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	717b      	strb	r3, [r7, #5]
	uint32_t buf=0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]

	buf = green*0x1000000 + red*0x10000 + blue*0x100;	//8bit+8bit+8bit=24bit
 8000f12:	79bb      	ldrb	r3, [r7, #6]
 8000f14:	021a      	lsls	r2, r3, #8
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	4413      	add	r3, r2
 8000f1a:	021a      	lsls	r2, r3, #8
 8000f1c:	797b      	ldrb	r3, [r7, #5]
 8000f1e:	4413      	add	r3, r2
 8000f20:	021b      	lsls	r3, r3, #8
 8000f22:	60fb      	str	r3, [r7, #12]

	for(int j=TOTALNUM;j>0;j--)
 8000f24:	231d      	movs	r3, #29
 8000f26:	617b      	str	r3, [r7, #20]
 8000f28:	e025      	b.n	8000f76 <ws2812AllColor+0x7a>
	{
		for(int i=0;i<32;i++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	e01c      	b.n	8000f6a <ws2812AllColor+0x6e>
		{
			if(buf&(1<<i)) {g_led_data[(j*32)-i] = BIT_HIGH;}
 8000f30:	2201      	movs	r2, #1
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	461a      	mov	r2, r3
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d008      	beq.n	8000f54 <ws2812AllColor+0x58>
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	015a      	lsls	r2, r3, #5
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	4a10      	ldr	r2, [pc, #64]	; (8000f8c <ws2812AllColor+0x90>)
 8000f4c:	2134      	movs	r1, #52	; 0x34
 8000f4e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f52:	e007      	b.n	8000f64 <ws2812AllColor+0x68>
			else {g_led_data[(j*32)-i] = BIT_LOW;}
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	015a      	lsls	r2, r3, #5
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	4a0b      	ldr	r2, [pc, #44]	; (8000f8c <ws2812AllColor+0x90>)
 8000f5e:	2123      	movs	r1, #35	; 0x23
 8000f60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0;i<32;i++)
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	3301      	adds	r3, #1
 8000f68:	613b      	str	r3, [r7, #16]
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	2b1f      	cmp	r3, #31
 8000f6e:	dddf      	ble.n	8000f30 <ws2812AllColor+0x34>
	for(int j=TOTALNUM;j>0;j--)
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	617b      	str	r3, [r7, #20]
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	dcd6      	bgt.n	8000f2a <ws2812AllColor+0x2e>
		}
	}
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	371c      	adds	r7, #28
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	2000028c 	.word	0x2000028c

08000f90 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000f94:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000f96:	4a18      	ldr	r2, [pc, #96]	; (8000ff8 <MX_CAN1_Init+0x68>)
 8000f98:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8000f9a:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000f9c:	2206      	movs	r2, #6
 8000f9e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000fa0:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fa6:	4b13      	ldr	r3, [pc, #76]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000fac:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fae:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8000fb2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fb6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000fba:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000fc2:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000fce:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000fd4:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000fda:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000fe0:	4804      	ldr	r0, [pc, #16]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fe2:	f004 fa89 	bl	80054f8 <HAL_CAN_Init>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000fec:	f003 f9a2 	bl	8004334 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000b98 	.word	0x20000b98
 8000ff8:	40006400 	.word	0x40006400

08000ffc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b08a      	sub	sp, #40	; 0x28
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a1d      	ldr	r2, [pc, #116]	; (8001090 <HAL_CAN_MspInit+0x94>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d134      	bne.n	8001088 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b1c      	ldr	r3, [pc, #112]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	4a1b      	ldr	r2, [pc, #108]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001028:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800102c:	6413      	str	r3, [r2, #64]	; 0x40
 800102e:	4b19      	ldr	r3, [pc, #100]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b15      	ldr	r3, [pc, #84]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a14      	ldr	r2, [pc, #80]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001044:	f043 0302 	orr.w	r3, r3, #2
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b12      	ldr	r3, [pc, #72]	; (8001094 <HAL_CAN_MspInit+0x98>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001056:	f44f 7340 	mov.w	r3, #768	; 0x300
 800105a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001068:	2309      	movs	r3, #9
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	4619      	mov	r1, r3
 8001072:	4809      	ldr	r0, [pc, #36]	; (8001098 <HAL_CAN_MspInit+0x9c>)
 8001074:	f005 fdee 	bl	8006c54 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2105      	movs	r1, #5
 800107c:	2014      	movs	r0, #20
 800107e:	f005 f9af 	bl	80063e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001082:	2014      	movs	r0, #20
 8001084:	f005 f9c8 	bl	8006418 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	; 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40006400 	.word	0x40006400
 8001094:	40023800 	.word	0x40023800
 8001098:	40020400 	.word	0x40020400

0800109c <CAN_disableirq>:
  }
}

/* USER CODE BEGIN 1 */

void CAN_disableirq(void){HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);}
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
 80010a0:	2014      	movs	r0, #20
 80010a2:	f005 f9c7 	bl	8006434 <HAL_NVIC_DisableIRQ>
 80010a6:	2015      	movs	r0, #21
 80010a8:	f005 f9c4 	bl	8006434 <HAL_NVIC_DisableIRQ>
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <CAN_enableirq>:
void CAN_enableirq(void){HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);/*HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);*/}
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	2014      	movs	r0, #20
 80010b6:	f005 f9af 	bl	8006418 <HAL_NVIC_EnableIRQ>
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <CanInit>:

void CanInit(uint32_t id, uint32_t mask, uint8_t EXT_Select)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	4613      	mov	r3, r2
 80010cc:	71fb      	strb	r3, [r7, #7]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 80010ce:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <CanInit+0x88>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80010d4:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <CanInit+0x88>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80010da:	4b1b      	ldr	r3, [pc, #108]	; (8001148 <CanInit+0x88>)
 80010dc:	2201      	movs	r2, #1
 80010de:	61da      	str	r2, [r3, #28]
//    sFilterConfig.FilterIdHigh = (id<<3)>>16;
//    sFilterConfig.FilterIdLow = ((id<<3)&0xffff)|(EXT_Select<<2);//(0x1<<2) is extended id check register
//    sFilterConfig.FilterMaskIdHigh = (mask<<3)>>16;
//    sFilterConfig.FilterMaskIdLow = ((mask<<3)&0xffff)|(EXT_Select<<2);
    sFilterConfig.FilterIdHigh = (id<<5);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	015b      	lsls	r3, r3, #5
 80010e4:	4a18      	ldr	r2, [pc, #96]	; (8001148 <CanInit+0x88>)
 80010e6:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = 0;//(0x1<<2) is extended id check register
 80010e8:	4b17      	ldr	r3, [pc, #92]	; (8001148 <CanInit+0x88>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterMaskIdHigh = (mask<<5);
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	015b      	lsls	r3, r3, #5
 80010f2:	4a15      	ldr	r2, [pc, #84]	; (8001148 <CanInit+0x88>)
 80010f4:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = 0;
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <CanInit+0x88>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <CanInit+0x88>)
 80010fe:	2200      	movs	r2, #0
 8001100:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <CanInit+0x88>)
 8001104:	2201      	movs	r2, #1
 8001106:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <CanInit+0x88>)
 800110a:	2200      	movs	r2, #0
 800110c:	625a      	str	r2, [r3, #36]	; 0x24
    #endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 800110e:	480f      	ldr	r0, [pc, #60]	; (800114c <CanInit+0x8c>)
 8001110:	f004 fbce 	bl	80058b0 <HAL_CAN_Start>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <CanInit+0x5e>
 800111a:	f003 f90b 	bl	8004334 <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 800111e:	2102      	movs	r1, #2
 8001120:	480a      	ldr	r0, [pc, #40]	; (800114c <CanInit+0x8c>)
 8001122:	f004 fe2b 	bl	8005d7c <HAL_CAN_ActivateNotification>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d000      	beq.n	800112e <CanInit+0x6e>
 800112c:	e7fe      	b.n	800112c <CanInit+0x6c>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800112e:	4906      	ldr	r1, [pc, #24]	; (8001148 <CanInit+0x88>)
 8001130:	4806      	ldr	r0, [pc, #24]	; (800114c <CanInit+0x8c>)
 8001132:	f004 fadd 	bl	80056f0 <HAL_CAN_ConfigFilter>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <CanInit+0x80>
    {
		/* Filter configuration Error */
		Error_Handler();
 800113c:	f003 f8fa 	bl	8004334 <Error_Handler>
    }
}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000b70 	.word	0x20000b70
 800114c:	20000b98 	.word	0x20000b98

08001150 <sendCan>:
		Error_Handler();
    }
}

void sendCan(uint32_t ID, int8_t *buf, uint8_t len, uint8_t ext)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b08c      	sub	sp, #48	; 0x30
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	4611      	mov	r1, r2
 800115c:	461a      	mov	r2, r3
 800115e:	460b      	mov	r3, r1
 8001160:	71fb      	strb	r3, [r7, #7]
 8001162:	4613      	mov	r3, r2
 8001164:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 800116e:	2300      	movs	r3, #0
 8001170:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 8001172:	79bb      	ldrb	r3, [r7, #6]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <sendCan+0x2c>
 8001178:	2304      	movs	r3, #4
 800117a:	e000      	b.n	800117e <sendCan+0x2e>
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = DISABLE;
 8001184:	2300      	movs	r3, #0
 8001186:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 800118a:	480e      	ldr	r0, [pc, #56]	; (80011c4 <sendCan+0x74>)
 800118c:	f004 fcaf 	bl	8005aee <HAL_CAN_GetTxMailboxesFreeLevel>
 8001190:	4603      	mov	r3, r0
 8001192:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d00d      	beq.n	80011b6 <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 800119a:	f107 0310 	add.w	r3, r7, #16
 800119e:	f107 0114 	add.w	r1, r7, #20
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	4807      	ldr	r0, [pc, #28]	; (80011c4 <sendCan+0x74>)
 80011a6:	f004 fbc7 	bl	8005938 <HAL_CAN_AddTxMessage>
 80011aa:	4603      	mov	r3, r0
 80011ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 80011ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d000      	beq.n	80011b6 <sendCan+0x66>
 80011b4:	e7fe      	b.n	80011b4 <sendCan+0x64>
    }
    osDelay(1);//must be
 80011b6:	2001      	movs	r0, #1
 80011b8:	f009 fdf0 	bl	800ad9c <osDelay>
}
 80011bc:	bf00      	nop
 80011be:	3730      	adds	r7, #48	; 0x30
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000b98 	.word	0x20000b98

080011c8 <SDOMsg>:

void SDOMsg(uint8_t Node_id,uint16_t index, uint8_t subindex, uint32_t msg, uint8_t len)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	603b      	str	r3, [r7, #0]
 80011d0:	4603      	mov	r3, r0
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	460b      	mov	r3, r1
 80011d6:	80bb      	strh	r3, [r7, #4]
 80011d8:	4613      	mov	r3, r2
 80011da:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 80011dc:	2300      	movs	r3, #0
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	2300      	movs	r3, #0
 80011e2:	60fb      	str	r3, [r7, #12]

	switch (len) {
 80011e4:	7e3b      	ldrb	r3, [r7, #24]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	2b03      	cmp	r3, #3
 80011ea:	d817      	bhi.n	800121c <SDOMsg+0x54>
 80011ec:	a201      	add	r2, pc, #4	; (adr r2, 80011f4 <SDOMsg+0x2c>)
 80011ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f2:	bf00      	nop
 80011f4:	08001205 	.word	0x08001205
 80011f8:	0800120b 	.word	0x0800120b
 80011fc:	08001211 	.word	0x08001211
 8001200:	08001217 	.word	0x08001217
		case 1:
			buf[0]=0x2f;	break;	//1byte
 8001204:	232f      	movs	r3, #47	; 0x2f
 8001206:	723b      	strb	r3, [r7, #8]
 8001208:	e008      	b.n	800121c <SDOMsg+0x54>
		case 2:
			buf[0]=0x2b;	break;	//2byte
 800120a:	232b      	movs	r3, #43	; 0x2b
 800120c:	723b      	strb	r3, [r7, #8]
 800120e:	e005      	b.n	800121c <SDOMsg+0x54>
		case 3:
			buf[0]=0x27;	break;	//3byte
 8001210:	2327      	movs	r3, #39	; 0x27
 8001212:	723b      	strb	r3, [r7, #8]
 8001214:	e002      	b.n	800121c <SDOMsg+0x54>
		case 4:
			buf[0]=0x23;	break;	//4byte
 8001216:	2323      	movs	r3, #35	; 0x23
 8001218:	723b      	strb	r3, [r7, #8]
 800121a:	bf00      	nop
	}

	memcpy(buf+1,&index,2);	//index
 800121c:	f107 0308 	add.w	r3, r7, #8
 8001220:	3301      	adds	r3, #1
 8001222:	88ba      	ldrh	r2, [r7, #4]
 8001224:	801a      	strh	r2, [r3, #0]
	buf[3]=subindex;		//subindex
 8001226:	79bb      	ldrb	r3, [r7, #6]
 8001228:	72fb      	strb	r3, [r7, #11]
	memcpy(buf+4,&msg,len);	//data
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	3304      	adds	r3, #4
 8001230:	7e3a      	ldrb	r2, [r7, #24]
 8001232:	4639      	mov	r1, r7
 8001234:	4618      	mov	r0, r3
 8001236:	f00d fd1c 	bl	800ec72 <memcpy>

	sendCan(0x600+Node_id,buf,8,0);
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8001240:	4618      	mov	r0, r3
 8001242:	f107 0108 	add.w	r1, r7, #8
 8001246:	2300      	movs	r3, #0
 8001248:	2208      	movs	r2, #8
 800124a:	f7ff ff81 	bl	8001150 <sendCan>
}
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop

08001258 <NMT_Mode>:

void NMT_Mode(uint8_t command, uint8_t Node_id)// command 1= pre-operation, 2=operation
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	460a      	mov	r2, r1
 8001262:	71fb      	strb	r3, [r7, #7]
 8001264:	4613      	mov	r3, r2
 8001266:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]


	if(command == 1){buf[0]=0x80;}//enter nmt pre-operational command
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d102      	bne.n	800127c <NMT_Mode+0x24>
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	723b      	strb	r3, [r7, #8]
 800127a:	e001      	b.n	8001280 <NMT_Mode+0x28>
	else{buf[0]=0x01;}//enter nmt operational command for PDO operation
 800127c:	2301      	movs	r3, #1
 800127e:	723b      	strb	r3, [r7, #8]
	buf[1]=Node_id;//node id
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	727b      	strb	r3, [r7, #9]

	sendCan(0, buf, 8, 0);
 8001284:	f107 0108 	add.w	r1, r7, #8
 8001288:	2300      	movs	r3, #0
 800128a:	2208      	movs	r2, #8
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff ff5f 	bl	8001150 <sendCan>
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <PDOMapping>:


int PDOMapping(uint8_t Node_id, uint16_t PDO_index, MappingPar Param, uint8_t Num_entry)//entry rr
{
 800129c:	b082      	sub	sp, #8
 800129e:	b590      	push	{r4, r7, lr}
 80012a0:	b089      	sub	sp, #36	; 0x24
 80012a2:	af02      	add	r7, sp, #8
 80012a4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80012a8:	e884 000c 	stmia.w	r4, {r2, r3}
 80012ac:	4603      	mov	r3, r0
 80012ae:	71fb      	strb	r3, [r7, #7]
 80012b0:	460b      	mov	r3, r1
 80012b2:	80bb      	strh	r3, [r7, #4]
	uint32_t tmp = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
	uint16_t tmp_TxRx = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	82fb      	strh	r3, [r7, #22]
	uint8_t type = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	757b      	strb	r3, [r7, #21]

	if(Num_entry>=5){printf("Num_entry error: %d\n", Num_entry); return 0;}
 80012c0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d907      	bls.n	80012d8 <PDOMapping+0x3c>
 80012c8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80012cc:	4619      	mov	r1, r3
 80012ce:	4858      	ldr	r0, [pc, #352]	; (8001430 <PDOMapping+0x194>)
 80012d0:	f00e f9e4 	bl	800f69c <iprintf>
 80012d4:	2300      	movs	r3, #0
 80012d6:	e0a4      	b.n	8001422 <PDOMapping+0x186>

	if(PDO_index>=0x1600&&PDO_index<=0x17ff){tmp_TxRx=0x200+0x100*(PDO_index-0x1600); type=0xff;}
 80012d8:	88bb      	ldrh	r3, [r7, #4]
 80012da:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 80012de:	d30d      	bcc.n	80012fc <PDOMapping+0x60>
 80012e0:	88bb      	ldrh	r3, [r7, #4]
 80012e2:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80012e6:	d209      	bcs.n	80012fc <PDOMapping+0x60>
 80012e8:	88bb      	ldrh	r3, [r7, #4]
 80012ea:	f5a3 53af 	sub.w	r3, r3, #5600	; 0x15e0
 80012ee:	3b1e      	subs	r3, #30
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	82fb      	strh	r3, [r7, #22]
 80012f6:	23ff      	movs	r3, #255	; 0xff
 80012f8:	757b      	strb	r3, [r7, #21]
 80012fa:	e021      	b.n	8001340 <PDOMapping+0xa4>
	else if(PDO_index>=0x1a00&&PDO_index<=0x1bff) {
 80012fc:	88bb      	ldrh	r3, [r7, #4]
 80012fe:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8001302:	d316      	bcc.n	8001332 <PDOMapping+0x96>
 8001304:	88bb      	ldrh	r3, [r7, #4]
 8001306:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800130a:	d212      	bcs.n	8001332 <PDOMapping+0x96>
		tmp_TxRx=0x180+0x100*(PDO_index-0x1a00);
 800130c:	88bb      	ldrh	r3, [r7, #4]
 800130e:	f5a3 53d0 	sub.w	r3, r3, #6656	; 0x1a00
 8001312:	b29b      	uxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b29b      	uxth	r3, r3
 8001318:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800131c:	82fb      	strh	r3, [r7, #22]
		if(Param.option==0){type=0xfe;}
 800131e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001322:	2b00      	cmp	r3, #0
 8001324:	d102      	bne.n	800132c <PDOMapping+0x90>
 8001326:	23fe      	movs	r3, #254	; 0xfe
 8001328:	757b      	strb	r3, [r7, #21]
 800132a:	e009      	b.n	8001340 <PDOMapping+0xa4>
		else {type=0xff;}
 800132c:	23ff      	movs	r3, #255	; 0xff
 800132e:	757b      	strb	r3, [r7, #21]
		if(Param.option==0){type=0xfe;}
 8001330:	e006      	b.n	8001340 <PDOMapping+0xa4>
		}
	else {printf("PDO_index error: %d\n", PDO_index); return 0;}
 8001332:	88bb      	ldrh	r3, [r7, #4]
 8001334:	4619      	mov	r1, r3
 8001336:	483f      	ldr	r0, [pc, #252]	; (8001434 <PDOMapping+0x198>)
 8001338:	f00e f9b0 	bl	800f69c <iprintf>
 800133c:	2300      	movs	r3, #0
 800133e:	e070      	b.n	8001422 <PDOMapping+0x186>

	NMT_Mode(PRE_OPERATION, Node_id);//pre-operation mode
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4619      	mov	r1, r3
 8001344:	2001      	movs	r0, #1
 8001346:	f7ff ff87 	bl	8001258 <NMT_Mode>

	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	e05d      	b.n	800140c <PDOMapping+0x170>
		SDOMsg(Node_id, PDO_index, 0, 0, 1);//clear rpdo0 mapping
 8001350:	88b9      	ldrh	r1, [r7, #4]
 8001352:	79f8      	ldrb	r0, [r7, #7]
 8001354:	2301      	movs	r3, #1
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	2300      	movs	r3, #0
 800135a:	2200      	movs	r2, #0
 800135c:	f7ff ff34 	bl	80011c8 <SDOMsg>
		tmp=(0x10000*Param.index[i])+(0x100* Param.subindex[i])+(Param.length[i]);
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	440a      	add	r2, r1
 8001374:	7812      	ldrb	r2, [r2, #0]
 8001376:	4413      	add	r3, r2
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	440a      	add	r2, r1
 8001382:	7812      	ldrb	r2, [r2, #0]
 8001384:	4413      	add	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
		SDOMsg(Node_id, PDO_index, i+1, tmp, 4);
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	3301      	adds	r3, #1
 800138e:	b2da      	uxtb	r2, r3
 8001390:	88b9      	ldrh	r1, [r7, #4]
 8001392:	79f8      	ldrb	r0, [r7, #7]
 8001394:	2304      	movs	r3, #4
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f7ff ff15 	bl	80011c8 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 1, tmp_TxRx+Node_id, 4);//cob-id??
 800139e:	88bb      	ldrh	r3, [r7, #4]
 80013a0:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80013a4:	b299      	uxth	r1, r3
 80013a6:	8afa      	ldrh	r2, [r7, #22]
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	4413      	add	r3, r2
 80013ac:	461a      	mov	r2, r3
 80013ae:	79f8      	ldrb	r0, [r7, #7]
 80013b0:	2304      	movs	r3, #4
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	4613      	mov	r3, r2
 80013b6:	2201      	movs	r2, #1
 80013b8:	f7ff ff06 	bl	80011c8 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 2, type, 1);//transmission type, fix asynchronous with 0xff
 80013bc:	88bb      	ldrh	r3, [r7, #4]
 80013be:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80013c2:	b299      	uxth	r1, r3
 80013c4:	7d7b      	ldrb	r3, [r7, #21]
 80013c6:	79f8      	ldrb	r0, [r7, #7]
 80013c8:	2201      	movs	r2, #1
 80013ca:	9200      	str	r2, [sp, #0]
 80013cc:	2202      	movs	r2, #2
 80013ce:	f7ff fefb 	bl	80011c8 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 3+(Param.option*2), Param.option_time, 2);//not necessary 3= inhibit mode, 5=event timer mode
 80013d2:	88bb      	ldrh	r3, [r7, #4]
 80013d4:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80013d8:	b299      	uxth	r1, r3
 80013da:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	3303      	adds	r3, #3
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80013e8:	461c      	mov	r4, r3
 80013ea:	79f8      	ldrb	r0, [r7, #7]
 80013ec:	2302      	movs	r3, #2
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	4623      	mov	r3, r4
 80013f2:	f7ff fee9 	bl	80011c8 <SDOMsg>
		SDOMsg(Node_id, PDO_index, 0, 0x01, 1);//set rpdo0 mapping
 80013f6:	88b9      	ldrh	r1, [r7, #4]
 80013f8:	79f8      	ldrb	r0, [r7, #7]
 80013fa:	2301      	movs	r3, #1
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2301      	movs	r3, #1
 8001400:	2200      	movs	r2, #0
 8001402:	f7ff fee1 	bl	80011c8 <SDOMsg>
	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	3301      	adds	r3, #1
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	429a      	cmp	r2, r3
 8001414:	db9c      	blt.n	8001350 <PDOMapping+0xb4>
	}

	NMT_Mode(OPERATION, Node_id);//operation mode
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	4619      	mov	r1, r3
 800141a:	2002      	movs	r0, #2
 800141c:	f7ff ff1c 	bl	8001258 <NMT_Mode>

	return 1;
 8001420:	2301      	movs	r3, #1
}
 8001422:	4618      	mov	r0, r3
 8001424:	371c      	adds	r7, #28
 8001426:	46bd      	mov	sp, r7
 8001428:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800142c:	b002      	add	sp, #8
 800142e:	4770      	bx	lr
 8001430:	08013838 	.word	0x08013838
 8001434:	08013850 	.word	0x08013850

08001438 <PDOMsg>:

void PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint8_t *buf, uint8_t length)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	603a      	str	r2, [r7, #0]
 8001440:	461a      	mov	r2, r3
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
 8001446:	460b      	mov	r3, r1
 8001448:	80bb      	strh	r3, [r7, #4]
 800144a:	4613      	mov	r3, r2
 800144c:	71bb      	strb	r3, [r7, #6]
	sendCan((PDO_index-0x1800)+Node_id,buf,length,0);
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	f5a3 52c0 	sub.w	r2, r3, #6144	; 0x1800
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	4413      	add	r3, r2
 8001458:	4618      	mov	r0, r3
 800145a:	79ba      	ldrb	r2, [r7, #6]
 800145c:	2300      	movs	r3, #0
 800145e:	6839      	ldr	r1, [r7, #0]
 8001460:	f7ff fe76 	bl	8001150 <sendCan>
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <Vel_PDOMsg>:

void Vel_PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint16_t vel_left, uint16_t vel_right)
{
 800146c:	b590      	push	{r4, r7, lr}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	4604      	mov	r4, r0
 8001474:	4608      	mov	r0, r1
 8001476:	4611      	mov	r1, r2
 8001478:	461a      	mov	r2, r3
 800147a:	4623      	mov	r3, r4
 800147c:	71fb      	strb	r3, [r7, #7]
 800147e:	4603      	mov	r3, r0
 8001480:	80bb      	strh	r3, [r7, #4]
 8001482:	460b      	mov	r3, r1
 8001484:	807b      	strh	r3, [r7, #2]
 8001486:	4613      	mov	r3, r2
 8001488:	803b      	strh	r3, [r7, #0]
	uint8_t buf[8];

	buf[0]=(uint8_t)vel_left;
 800148a:	887b      	ldrh	r3, [r7, #2]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	723b      	strb	r3, [r7, #8]
	buf[1]=(uint8_t)(vel_left>>8);
 8001490:	887b      	ldrh	r3, [r7, #2]
 8001492:	0a1b      	lsrs	r3, r3, #8
 8001494:	b29b      	uxth	r3, r3
 8001496:	b2db      	uxtb	r3, r3
 8001498:	727b      	strb	r3, [r7, #9]
	buf[2]=(uint8_t)vel_right;
 800149a:	883b      	ldrh	r3, [r7, #0]
 800149c:	b2db      	uxtb	r3, r3
 800149e:	72bb      	strb	r3, [r7, #10]
	buf[3]=(uint8_t)(vel_right>>8);
 80014a0:	883b      	ldrh	r3, [r7, #0]
 80014a2:	0a1b      	lsrs	r3, r3, #8
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	72fb      	strb	r3, [r7, #11]

	PDOMsg(Node_id, PDO_index, buf, 4);
 80014aa:	f107 0208 	add.w	r2, r7, #8
 80014ae:	88b9      	ldrh	r1, [r7, #4]
 80014b0:	79f8      	ldrb	r0, [r7, #7]
 80014b2:	2304      	movs	r3, #4
 80014b4:	f7ff ffc0 	bl	8001438 <PDOMsg>
}
 80014b8:	bf00      	nop
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd90      	pop	{r4, r7, pc}

080014c0 <Tor_OnOff>:


void Tor_OnOff(uint8_t OnOff)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af02      	add	r7, sp, #8
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]
	if(OnOff==1){
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d139      	bne.n	8001544 <Tor_OnOff+0x84>
		for(int i=0;i<2;i++){
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	e032      	b.n	800153c <Tor_OnOff+0x7c>
			SDOMsg(i+1,0x6040, 0x0, 0x00, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	3301      	adds	r3, #1
 80014dc:	b2d8      	uxtb	r0, r3
 80014de:	2302      	movs	r3, #2
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2300      	movs	r3, #0
 80014e4:	2200      	movs	r2, #0
 80014e6:	f246 0140 	movw	r1, #24640	; 0x6040
 80014ea:	f7ff fe6d 	bl	80011c8 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x06, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 1: At this time, the low 4-bit status of 6041 is 0001, motor is released;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	3301      	adds	r3, #1
 80014f4:	b2d8      	uxtb	r0, r3
 80014f6:	2302      	movs	r3, #2
 80014f8:	9300      	str	r3, [sp, #0]
 80014fa:	2306      	movs	r3, #6
 80014fc:	2200      	movs	r2, #0
 80014fe:	f246 0140 	movw	r1, #24640	; 0x6040
 8001502:	f7ff fe61 	bl	80011c8 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x07, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 2: At this time, the low 4-bit status of 6041 is 0011, motor is enabled;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	3301      	adds	r3, #1
 800150c:	b2d8      	uxtb	r0, r3
 800150e:	2302      	movs	r3, #2
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	2307      	movs	r3, #7
 8001514:	2200      	movs	r2, #0
 8001516:	f246 0140 	movw	r1, #24640	; 0x6040
 800151a:	f7ff fe55 	bl	80011c8 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x0f, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 3: At this time, the low 4-bit status of 6041 is 0111, motor is enabled;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	3301      	adds	r3, #1
 8001524:	b2d8      	uxtb	r0, r3
 8001526:	2302      	movs	r3, #2
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	230f      	movs	r3, #15
 800152c:	2200      	movs	r2, #0
 800152e:	f246 0140 	movw	r1, #24640	; 0x6040
 8001532:	f7ff fe49 	bl	80011c8 <SDOMsg>
		for(int i=0;i<2;i++){
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	3301      	adds	r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2b01      	cmp	r3, #1
 8001540:	ddc9      	ble.n	80014d6 <Tor_OnOff+0x16>
		}
	}
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
}
 8001542:	e014      	b.n	800156e <Tor_OnOff+0xae>
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	e00e      	b.n	8001568 <Tor_OnOff+0xa8>
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	3301      	adds	r3, #1
 8001550:	b2d8      	uxtb	r0, r3
 8001552:	2302      	movs	r3, #2
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	2300      	movs	r3, #0
 8001558:	2200      	movs	r2, #0
 800155a:	f246 0140 	movw	r1, #24640	; 0x6040
 800155e:	f7ff fe33 	bl	80011c8 <SDOMsg>
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	3301      	adds	r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	2b01      	cmp	r3, #1
 800156c:	dded      	ble.n	800154a <Tor_OnOff+0x8a>
}
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Get RX message */
	if(FLAG_RxCplt<5)
 8001580:	4b16      	ldr	r3, [pc, #88]	; (80015dc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b04      	cmp	r3, #4
 8001586:	d81a      	bhi.n	80015be <HAL_CAN_RxFifo0MsgPendingCallback+0x46>
	{
		if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header[FLAG_RxCplt], g_uCAN_Rx_Data[FLAG_RxCplt]) != HAL_OK){while(1){;}}
 8001588:	4b14      	ldr	r3, [pc, #80]	; (80015dc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4613      	mov	r3, r2
 800158e:	00db      	lsls	r3, r3, #3
 8001590:	1a9b      	subs	r3, r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4a12      	ldr	r2, [pc, #72]	; (80015e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001596:	441a      	add	r2, r3
 8001598:	4b10      	ldr	r3, [pc, #64]	; (80015dc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	4911      	ldr	r1, [pc, #68]	; (80015e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80015a0:	440b      	add	r3, r1
 80015a2:	2100      	movs	r1, #0
 80015a4:	4810      	ldr	r0, [pc, #64]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80015a6:	f004 fad7 	bl	8005b58 <HAL_CAN_GetRxMessage>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d000      	beq.n	80015b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
 80015b0:	e7fe      	b.n	80015b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
//		printf("%d: RF %d %d %d\n", osKernelGetTickCount(),
//				g_tCan_Rx_Header[FLAG_RxCplt].StdId, g_tCan_Rx_Header[FLAG_RxCplt].ExtId, g_tCan_Rx_Header[FLAG_RxCplt].IDE);
		FLAG_RxCplt++;
 80015b2:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	3301      	adds	r3, #1
 80015b8:	4a08      	ldr	r2, [pc, #32]	; (80015dc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80015ba:	6013      	str	r3, [r2, #0]
//		printf("%d: RF_TC %d %d %d\n", osKernelGetTickCount(),
//						g_tCan_Rx_Header[FLAG_RxCplt].StdId, g_tCan_Rx_Header[FLAG_RxCplt].ExtId, g_tCan_Rx_Header[FLAG_RxCplt].IDE);
	}


}
 80015bc:	e009      	b.n	80015d2 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
		if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header[6], g_uCAN_Rx_Data[6]) != HAL_OK){while(1){;}}
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80015c0:	4a0b      	ldr	r2, [pc, #44]	; (80015f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80015c2:	2100      	movs	r1, #0
 80015c4:	4808      	ldr	r0, [pc, #32]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80015c6:	f004 fac7 	bl	8005b58 <HAL_CAN_GetRxMessage>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d000      	beq.n	80015d2 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
 80015d0:	e7fe      	b.n	80015d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	20000a94 	.word	0x20000a94
 80015e0:	20000ac8 	.word	0x20000ac8
 80015e4:	20000a98 	.word	0x20000a98
 80015e8:	20000b98 	.word	0x20000b98
 80015ec:	20000ac8 	.word	0x20000ac8
 80015f0:	20000b70 	.word	0x20000b70

080015f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	4b27      	ldr	r3, [pc, #156]	; (800169c <MX_DMA_Init+0xa8>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	4a26      	ldr	r2, [pc, #152]	; (800169c <MX_DMA_Init+0xa8>)
 8001604:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001608:	6313      	str	r3, [r2, #48]	; 0x30
 800160a:	4b24      	ldr	r3, [pc, #144]	; (800169c <MX_DMA_Init+0xa8>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	603b      	str	r3, [r7, #0]
 800161a:	4b20      	ldr	r3, [pc, #128]	; (800169c <MX_DMA_Init+0xa8>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a1f      	ldr	r2, [pc, #124]	; (800169c <MX_DMA_Init+0xa8>)
 8001620:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b1d      	ldr	r3, [pc, #116]	; (800169c <MX_DMA_Init+0xa8>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2105      	movs	r1, #5
 8001636:	200e      	movs	r0, #14
 8001638:	f004 fed2 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800163c:	200e      	movs	r0, #14
 800163e:	f004 feeb 	bl	8006418 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2105      	movs	r1, #5
 8001646:	2011      	movs	r0, #17
 8001648:	f004 feca 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800164c:	2011      	movs	r0, #17
 800164e:	f004 fee3 	bl	8006418 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2105      	movs	r1, #5
 8001656:	203a      	movs	r0, #58	; 0x3a
 8001658:	f004 fec2 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800165c:	203a      	movs	r0, #58	; 0x3a
 800165e:	f004 fedb 	bl	8006418 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2105      	movs	r1, #5
 8001666:	203b      	movs	r0, #59	; 0x3b
 8001668:	f004 feba 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800166c:	203b      	movs	r0, #59	; 0x3b
 800166e:	f004 fed3 	bl	8006418 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2105      	movs	r1, #5
 8001676:	203c      	movs	r0, #60	; 0x3c
 8001678:	f004 feb2 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800167c:	203c      	movs	r0, #60	; 0x3c
 800167e:	f004 fecb 	bl	8006418 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2105      	movs	r1, #5
 8001686:	2046      	movs	r0, #70	; 0x46
 8001688:	f004 feaa 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800168c:	2046      	movs	r0, #70	; 0x46
 800168e:	f004 fec3 	bl	8006418 <HAL_NVIC_EnableIRQ>

}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40023800 	.word	0x40023800

080016a0 <fanInit>:

#include <fan.h>


void fanInit(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
    //HAL_TIMEx_OCN_Start(&htim1, TIM_CHANNEL_1);//stm32f103
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016a4:	2100      	movs	r1, #0
 80016a6:	4802      	ldr	r0, [pc, #8]	; (80016b0 <fanInit+0x10>)
 80016a8:	f006 fb44 	bl	8007d34 <HAL_TIM_PWM_Start>
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000d58 	.word	0x20000d58

080016b4 <fanOn>:

void fanOn(uint8_t duty)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	71fb      	strb	r3, [r7, #7]
	if(duty>=100){duty = 100;}
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	2b63      	cmp	r3, #99	; 0x63
 80016c2:	d901      	bls.n	80016c8 <fanOn+0x14>
 80016c4:	2364      	movs	r3, #100	; 0x64
 80016c6:	71fb      	strb	r3, [r7, #7]

	if(duty==0){htim1.Instance->CCR1 = 0;}
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d104      	bne.n	80016d8 <fanOn+0x24>
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <fanOn+0x38>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2200      	movs	r2, #0
 80016d4:	635a      	str	r2, [r3, #52]	; 0x34
	else {htim1.Instance->CCR1 = duty;}//write gogo
}
 80016d6:	e003      	b.n	80016e0 <fanOn+0x2c>
	else {htim1.Instance->CCR1 = duty;}//write gogo
 80016d8:	4b04      	ldr	r3, [pc, #16]	; (80016ec <fanOn+0x38>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	79fa      	ldrb	r2, [r7, #7]
 80016de:	635a      	str	r2, [r3, #52]	; 0x34
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	20000d58 	.word	0x20000d58

080016f0 <debugcansend>:

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */

void debugcansend(int8_t * tmp)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
	int8_t buf[8]={0,};
 80016f8:	2300      	movs	r3, #0
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
	memcpy(buf, tmp, sizeof(tmp));
 8001704:	60bb      	str	r3, [r7, #8]

	sendCan(0x3e8, buf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)
 8001706:	f107 0108 	add.w	r1, r7, #8
 800170a:	2300      	movs	r3, #0
 800170c:	2208      	movs	r2, #8
 800170e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001712:	f7ff fd1d 	bl	8001150 <sendCan>
}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <Cal_Real_cmd>:
void Cal_Real_cmd(void)
{
 8001720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001724:	b088      	sub	sp, #32
 8001726:	af00      	add	r7, sp, #0

	double tempL;
	double tempR;

	tempL=(double)(Tmp_cmd_FL+Tmp_cmd_RL)/(2*10);
 8001728:	4bc3      	ldr	r3, [pc, #780]	; (8001a38 <Cal_Real_cmd+0x318>)
 800172a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800172e:	461a      	mov	r2, r3
 8001730:	4bc2      	ldr	r3, [pc, #776]	; (8001a3c <Cal_Real_cmd+0x31c>)
 8001732:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001736:	4413      	add	r3, r2
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe fef3 	bl	8000524 <__aeabi_i2d>
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	4bbf      	ldr	r3, [pc, #764]	; (8001a40 <Cal_Real_cmd+0x320>)
 8001744:	f7ff f882 	bl	800084c <__aeabi_ddiv>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	tempR=-(double)(Tmp_cmd_FR+Tmp_cmd_RR)/(2*10);
 8001750:	4bbc      	ldr	r3, [pc, #752]	; (8001a44 <Cal_Real_cmd+0x324>)
 8001752:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001756:	461a      	mov	r2, r3
 8001758:	4bbb      	ldr	r3, [pc, #748]	; (8001a48 <Cal_Real_cmd+0x328>)
 800175a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800175e:	4413      	add	r3, r2
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe fedf 	bl	8000524 <__aeabi_i2d>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4614      	mov	r4, r2
 800176c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001770:	f04f 0200 	mov.w	r2, #0
 8001774:	4bb2      	ldr	r3, [pc, #712]	; (8001a40 <Cal_Real_cmd+0x320>)
 8001776:	4620      	mov	r0, r4
 8001778:	4629      	mov	r1, r5
 800177a:	f7ff f867 	bl	800084c <__aeabi_ddiv>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	e9c7 2304 	strd	r2, r3, [r7, #16]
//	Real_cmd_v_x = C_2PIRxINv60*(((double)(Tmp_cmd_FL+Tmp_cmd_RL-Tmp_cmd_FR-Tmp_cmd_RR))/4)/10*fabs(cos(ANGLE_RAD_A));
//	Real_cmd_v_y = C_2PIRxINv60*(((double)(Tmp_cmd_FL+Tmp_cmd_RL-Tmp_cmd_FR-Tmp_cmd_RR))/4)/10*fabs(sin(ANGLE_RAD_A));

//	Real_cmd_v_x = (C_2PIRxINv60/2)*((sin(angle_rad_i)*tempL/2)+(sin(angle_rad_o)*tempR/2))/sin(angle_rad_c);
	if(angle_rad_c == 0){
 8001786:	4bb1      	ldr	r3, [pc, #708]	; (8001a4c <Cal_Real_cmd+0x32c>)
 8001788:	e9d3 0100 	ldrd	r0, r1, [r3]
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	f04f 0300 	mov.w	r3, #0
 8001794:	f7ff f998 	bl	8000ac8 <__aeabi_dcmpeq>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d047      	beq.n	800182e <Cal_Real_cmd+0x10e>
//		Real_cmd_v_x = C_2PIRxINv60*(((double)(Tmp_cmd_FL+Tmp_cmd_RL-Tmp_cmd_FR-Tmp_cmd_RR))/4)*fabs(cos(ANGLE_RAD_A));
		Real_cmd_v_x = C_2PIRxINv60*((tempL+tempR)/2)*fabs(cos(ANGLE_RAD_A));
 800179e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80017a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017a6:	f7fe fd71 	bl	800028c <__adddf3>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4610      	mov	r0, r2
 80017b0:	4619      	mov	r1, r3
 80017b2:	f04f 0200 	mov.w	r2, #0
 80017b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017ba:	f7ff f847 	bl	800084c <__aeabi_ddiv>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4610      	mov	r0, r2
 80017c4:	4619      	mov	r1, r3
 80017c6:	a398      	add	r3, pc, #608	; (adr r3, 8001a28 <Cal_Real_cmd+0x308>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	f7fe ff14 	bl	80005f8 <__aeabi_dmul>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4614      	mov	r4, r2
 80017d6:	461d      	mov	r5, r3
 80017d8:	4b9d      	ldr	r3, [pc, #628]	; (8001a50 <Cal_Real_cmd+0x330>)
 80017da:	ed93 7b00 	vldr	d7, [r3]
 80017de:	4b9d      	ldr	r3, [pc, #628]	; (8001a54 <Cal_Real_cmd+0x334>)
 80017e0:	ed93 6b00 	vldr	d6, [r3]
 80017e4:	eeb0 1a46 	vmov.f32	s2, s12
 80017e8:	eef0 1a66 	vmov.f32	s3, s13
 80017ec:	eeb0 0a47 	vmov.f32	s0, s14
 80017f0:	eef0 0a67 	vmov.f32	s1, s15
 80017f4:	f010 f8d0 	bl	8011998 <atan2>
 80017f8:	eeb0 7a40 	vmov.f32	s14, s0
 80017fc:	eef0 7a60 	vmov.f32	s15, s1
 8001800:	eeb0 0a47 	vmov.f32	s0, s14
 8001804:	eef0 0a67 	vmov.f32	s1, s15
 8001808:	f00f ffb2 	bl	8011770 <cos>
 800180c:	ec53 2b10 	vmov	r2, r3, d0
 8001810:	4690      	mov	r8, r2
 8001812:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001816:	4642      	mov	r2, r8
 8001818:	464b      	mov	r3, r9
 800181a:	4620      	mov	r0, r4
 800181c:	4629      	mov	r1, r5
 800181e:	f7fe feeb 	bl	80005f8 <__aeabi_dmul>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	498c      	ldr	r1, [pc, #560]	; (8001a58 <Cal_Real_cmd+0x338>)
 8001828:	e9c1 2300 	strd	r2, r3, [r1]
 800182c:	e211      	b.n	8001c52 <Cal_Real_cmd+0x532>
	}
	else{
		if((tempL<tempR)  &&  ((tempL>0) && (tempR>0))){
 800182e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001832:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001836:	f7ff f951 	bl	8000adc <__aeabi_dcmplt>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d072      	beq.n	8001926 <Cal_Real_cmd+0x206>
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	f04f 0300 	mov.w	r3, #0
 8001848:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800184c:	f7ff f964 	bl	8000b18 <__aeabi_dcmpgt>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d067      	beq.n	8001926 <Cal_Real_cmd+0x206>
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	f04f 0300 	mov.w	r3, #0
 800185e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001862:	f7ff f959 	bl	8000b18 <__aeabi_dcmpgt>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d05c      	beq.n	8001926 <Cal_Real_cmd+0x206>
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(angle_rad_i)/sin(angle_rad_c))*tempL)
 800186c:	4b7b      	ldr	r3, [pc, #492]	; (8001a5c <Cal_Real_cmd+0x33c>)
 800186e:	ed93 7b00 	vldr	d7, [r3]
 8001872:	eeb0 0a47 	vmov.f32	s0, s14
 8001876:	eef0 0a67 	vmov.f32	s1, s15
 800187a:	f00f ffcd 	bl	8011818 <sin>
 800187e:	ec55 4b10 	vmov	r4, r5, d0
 8001882:	4b72      	ldr	r3, [pc, #456]	; (8001a4c <Cal_Real_cmd+0x32c>)
 8001884:	ed93 7b00 	vldr	d7, [r3]
 8001888:	eeb0 0a47 	vmov.f32	s0, s14
 800188c:	eef0 0a67 	vmov.f32	s1, s15
 8001890:	f00f ffc2 	bl	8011818 <sin>
 8001894:	ec53 2b10 	vmov	r2, r3, d0
 8001898:	4620      	mov	r0, r4
 800189a:	4629      	mov	r1, r5
 800189c:	f7fe ffd6 	bl	800084c <__aeabi_ddiv>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	4610      	mov	r0, r2
 80018a6:	4619      	mov	r1, r3
 80018a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018ac:	f7fe fea4 	bl	80005f8 <__aeabi_dmul>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4614      	mov	r4, r2
 80018b6:	461d      	mov	r5, r3
				+((sin(angle_rad_o)/sin(angle_rad_c))*tempR));
 80018b8:	4b69      	ldr	r3, [pc, #420]	; (8001a60 <Cal_Real_cmd+0x340>)
 80018ba:	ed93 7b00 	vldr	d7, [r3]
 80018be:	eeb0 0a47 	vmov.f32	s0, s14
 80018c2:	eef0 0a67 	vmov.f32	s1, s15
 80018c6:	f00f ffa7 	bl	8011818 <sin>
 80018ca:	ec59 8b10 	vmov	r8, r9, d0
 80018ce:	4b5f      	ldr	r3, [pc, #380]	; (8001a4c <Cal_Real_cmd+0x32c>)
 80018d0:	ed93 7b00 	vldr	d7, [r3]
 80018d4:	eeb0 0a47 	vmov.f32	s0, s14
 80018d8:	eef0 0a67 	vmov.f32	s1, s15
 80018dc:	f00f ff9c 	bl	8011818 <sin>
 80018e0:	ec53 2b10 	vmov	r2, r3, d0
 80018e4:	4640      	mov	r0, r8
 80018e6:	4649      	mov	r1, r9
 80018e8:	f7fe ffb0 	bl	800084c <__aeabi_ddiv>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018f8:	f7fe fe7e 	bl	80005f8 <__aeabi_dmul>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	4620      	mov	r0, r4
 8001902:	4629      	mov	r1, r5
 8001904:	f7fe fcc2 	bl	800028c <__adddf3>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4610      	mov	r0, r2
 800190e:	4619      	mov	r1, r3
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(angle_rad_i)/sin(angle_rad_c))*tempL)
 8001910:	a347      	add	r3, pc, #284	; (adr r3, 8001a30 <Cal_Real_cmd+0x310>)
 8001912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001916:	f7fe fe6f 	bl	80005f8 <__aeabi_dmul>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	494e      	ldr	r1, [pc, #312]	; (8001a58 <Cal_Real_cmd+0x338>)
 8001920:	e9c1 2300 	strd	r2, r3, [r1]
 8001924:	e195      	b.n	8001c52 <Cal_Real_cmd+0x532>
		}

		else if((tempL>tempR)  &&  ((tempL>0) && (tempR>0))){
 8001926:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800192a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800192e:	f7ff f8f3 	bl	8000b18 <__aeabi_dcmpgt>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	f000 8095 	beq.w	8001a64 <Cal_Real_cmd+0x344>
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001946:	f7ff f8e7 	bl	8000b18 <__aeabi_dcmpgt>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	f000 8089 	beq.w	8001a64 <Cal_Real_cmd+0x344>
 8001952:	f04f 0200 	mov.w	r2, #0
 8001956:	f04f 0300 	mov.w	r3, #0
 800195a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800195e:	f7ff f8db 	bl	8000b18 <__aeabi_dcmpgt>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d07d      	beq.n	8001a64 <Cal_Real_cmd+0x344>
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(angle_rad_i)/sin(angle_rad_c))*tempR)
 8001968:	4b3c      	ldr	r3, [pc, #240]	; (8001a5c <Cal_Real_cmd+0x33c>)
 800196a:	ed93 7b00 	vldr	d7, [r3]
 800196e:	eeb0 0a47 	vmov.f32	s0, s14
 8001972:	eef0 0a67 	vmov.f32	s1, s15
 8001976:	f00f ff4f 	bl	8011818 <sin>
 800197a:	ec55 4b10 	vmov	r4, r5, d0
 800197e:	4b33      	ldr	r3, [pc, #204]	; (8001a4c <Cal_Real_cmd+0x32c>)
 8001980:	ed93 7b00 	vldr	d7, [r3]
 8001984:	eeb0 0a47 	vmov.f32	s0, s14
 8001988:	eef0 0a67 	vmov.f32	s1, s15
 800198c:	f00f ff44 	bl	8011818 <sin>
 8001990:	ec53 2b10 	vmov	r2, r3, d0
 8001994:	4620      	mov	r0, r4
 8001996:	4629      	mov	r1, r5
 8001998:	f7fe ff58 	bl	800084c <__aeabi_ddiv>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4610      	mov	r0, r2
 80019a2:	4619      	mov	r1, r3
 80019a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80019a8:	f7fe fe26 	bl	80005f8 <__aeabi_dmul>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4614      	mov	r4, r2
 80019b2:	461d      	mov	r5, r3
				+((sin(angle_rad_o)/sin(angle_rad_c))*tempL));
 80019b4:	4b2a      	ldr	r3, [pc, #168]	; (8001a60 <Cal_Real_cmd+0x340>)
 80019b6:	ed93 7b00 	vldr	d7, [r3]
 80019ba:	eeb0 0a47 	vmov.f32	s0, s14
 80019be:	eef0 0a67 	vmov.f32	s1, s15
 80019c2:	f00f ff29 	bl	8011818 <sin>
 80019c6:	ec59 8b10 	vmov	r8, r9, d0
 80019ca:	4b20      	ldr	r3, [pc, #128]	; (8001a4c <Cal_Real_cmd+0x32c>)
 80019cc:	ed93 7b00 	vldr	d7, [r3]
 80019d0:	eeb0 0a47 	vmov.f32	s0, s14
 80019d4:	eef0 0a67 	vmov.f32	s1, s15
 80019d8:	f00f ff1e 	bl	8011818 <sin>
 80019dc:	ec53 2b10 	vmov	r2, r3, d0
 80019e0:	4640      	mov	r0, r8
 80019e2:	4649      	mov	r1, r9
 80019e4:	f7fe ff32 	bl	800084c <__aeabi_ddiv>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4610      	mov	r0, r2
 80019ee:	4619      	mov	r1, r3
 80019f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019f4:	f7fe fe00 	bl	80005f8 <__aeabi_dmul>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4620      	mov	r0, r4
 80019fe:	4629      	mov	r1, r5
 8001a00:	f7fe fc44 	bl	800028c <__adddf3>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(angle_rad_i)/sin(angle_rad_c))*tempR)
 8001a0c:	a308      	add	r3, pc, #32	; (adr r3, 8001a30 <Cal_Real_cmd+0x310>)
 8001a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a12:	f7fe fdf1 	bl	80005f8 <__aeabi_dmul>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	490f      	ldr	r1, [pc, #60]	; (8001a58 <Cal_Real_cmd+0x338>)
 8001a1c:	e9c1 2300 	strd	r2, r3, [r1]
 8001a20:	e117      	b.n	8001c52 <Cal_Real_cmd+0x532>
 8001a22:	bf00      	nop
 8001a24:	f3af 8000 	nop.w
 8001a28:	198abd1e 	.word	0x198abd1e
 8001a2c:	40221dd4 	.word	0x40221dd4
 8001a30:	198abd1e 	.word	0x198abd1e
 8001a34:	40121dd4 	.word	0x40121dd4
 8001a38:	20000c40 	.word	0x20000c40
 8001a3c:	20000c44 	.word	0x20000c44
 8001a40:	40340000 	.word	0x40340000
 8001a44:	20000c42 	.word	0x20000c42
 8001a48:	20000c46 	.word	0x20000c46
 8001a4c:	20000be0 	.word	0x20000be0
 8001a50:	20000c10 	.word	0x20000c10
 8001a54:	20000bf8 	.word	0x20000bf8
 8001a58:	20000c28 	.word	0x20000c28
 8001a5c:	20000be8 	.word	0x20000be8
 8001a60:	20000bf0 	.word	0x20000bf0
		}

		else if((tempL<tempR)  &&  ((tempL<0) && (tempR<0))){
 8001a64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a68:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a6c:	f7ff f836 	bl	8000adc <__aeabi_dcmplt>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d072      	beq.n	8001b5c <Cal_Real_cmd+0x43c>
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	f04f 0300 	mov.w	r3, #0
 8001a7e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a82:	f7ff f82b 	bl	8000adc <__aeabi_dcmplt>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d067      	beq.n	8001b5c <Cal_Real_cmd+0x43c>
 8001a8c:	f04f 0200 	mov.w	r2, #0
 8001a90:	f04f 0300 	mov.w	r3, #0
 8001a94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a98:	f7ff f820 	bl	8000adc <__aeabi_dcmplt>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d05c      	beq.n	8001b5c <Cal_Real_cmd+0x43c>
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(angle_rad_i)/sin(angle_rad_c))*tempR)
 8001aa2:	4bb1      	ldr	r3, [pc, #708]	; (8001d68 <Cal_Real_cmd+0x648>)
 8001aa4:	ed93 7b00 	vldr	d7, [r3]
 8001aa8:	eeb0 0a47 	vmov.f32	s0, s14
 8001aac:	eef0 0a67 	vmov.f32	s1, s15
 8001ab0:	f00f feb2 	bl	8011818 <sin>
 8001ab4:	ec55 4b10 	vmov	r4, r5, d0
 8001ab8:	4bac      	ldr	r3, [pc, #688]	; (8001d6c <Cal_Real_cmd+0x64c>)
 8001aba:	ed93 7b00 	vldr	d7, [r3]
 8001abe:	eeb0 0a47 	vmov.f32	s0, s14
 8001ac2:	eef0 0a67 	vmov.f32	s1, s15
 8001ac6:	f00f fea7 	bl	8011818 <sin>
 8001aca:	ec53 2b10 	vmov	r2, r3, d0
 8001ace:	4620      	mov	r0, r4
 8001ad0:	4629      	mov	r1, r5
 8001ad2:	f7fe febb 	bl	800084c <__aeabi_ddiv>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4610      	mov	r0, r2
 8001adc:	4619      	mov	r1, r3
 8001ade:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ae2:	f7fe fd89 	bl	80005f8 <__aeabi_dmul>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4614      	mov	r4, r2
 8001aec:	461d      	mov	r5, r3
				+((sin(angle_rad_o)/sin(angle_rad_c))*tempL));
 8001aee:	4ba0      	ldr	r3, [pc, #640]	; (8001d70 <Cal_Real_cmd+0x650>)
 8001af0:	ed93 7b00 	vldr	d7, [r3]
 8001af4:	eeb0 0a47 	vmov.f32	s0, s14
 8001af8:	eef0 0a67 	vmov.f32	s1, s15
 8001afc:	f00f fe8c 	bl	8011818 <sin>
 8001b00:	ec59 8b10 	vmov	r8, r9, d0
 8001b04:	4b99      	ldr	r3, [pc, #612]	; (8001d6c <Cal_Real_cmd+0x64c>)
 8001b06:	ed93 7b00 	vldr	d7, [r3]
 8001b0a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b0e:	eef0 0a67 	vmov.f32	s1, s15
 8001b12:	f00f fe81 	bl	8011818 <sin>
 8001b16:	ec53 2b10 	vmov	r2, r3, d0
 8001b1a:	4640      	mov	r0, r8
 8001b1c:	4649      	mov	r1, r9
 8001b1e:	f7fe fe95 	bl	800084c <__aeabi_ddiv>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	4610      	mov	r0, r2
 8001b28:	4619      	mov	r1, r3
 8001b2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b2e:	f7fe fd63 	bl	80005f8 <__aeabi_dmul>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4620      	mov	r0, r4
 8001b38:	4629      	mov	r1, r5
 8001b3a:	f7fe fba7 	bl	800028c <__adddf3>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4610      	mov	r0, r2
 8001b44:	4619      	mov	r1, r3
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(angle_rad_i)/sin(angle_rad_c))*tempR)
 8001b46:	a382      	add	r3, pc, #520	; (adr r3, 8001d50 <Cal_Real_cmd+0x630>)
 8001b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4c:	f7fe fd54 	bl	80005f8 <__aeabi_dmul>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4987      	ldr	r1, [pc, #540]	; (8001d74 <Cal_Real_cmd+0x654>)
 8001b56:	e9c1 2300 	strd	r2, r3, [r1]
 8001b5a:	e07a      	b.n	8001c52 <Cal_Real_cmd+0x532>
		}

		else if((tempL>tempR)  &&  ((tempL<0) && (tempR<0))){
 8001b5c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001b60:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b64:	f7fe ffd8 	bl	8000b18 <__aeabi_dcmpgt>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d071      	beq.n	8001c52 <Cal_Real_cmd+0x532>
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b7a:	f7fe ffaf 	bl	8000adc <__aeabi_dcmplt>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d066      	beq.n	8001c52 <Cal_Real_cmd+0x532>
 8001b84:	f04f 0200 	mov.w	r2, #0
 8001b88:	f04f 0300 	mov.w	r3, #0
 8001b8c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b90:	f7fe ffa4 	bl	8000adc <__aeabi_dcmplt>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d05b      	beq.n	8001c52 <Cal_Real_cmd+0x532>
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(angle_rad_i)/sin(angle_rad_c))*tempL)
 8001b9a:	4b73      	ldr	r3, [pc, #460]	; (8001d68 <Cal_Real_cmd+0x648>)
 8001b9c:	ed93 7b00 	vldr	d7, [r3]
 8001ba0:	eeb0 0a47 	vmov.f32	s0, s14
 8001ba4:	eef0 0a67 	vmov.f32	s1, s15
 8001ba8:	f00f fe36 	bl	8011818 <sin>
 8001bac:	ec55 4b10 	vmov	r4, r5, d0
 8001bb0:	4b6e      	ldr	r3, [pc, #440]	; (8001d6c <Cal_Real_cmd+0x64c>)
 8001bb2:	ed93 7b00 	vldr	d7, [r3]
 8001bb6:	eeb0 0a47 	vmov.f32	s0, s14
 8001bba:	eef0 0a67 	vmov.f32	s1, s15
 8001bbe:	f00f fe2b 	bl	8011818 <sin>
 8001bc2:	ec53 2b10 	vmov	r2, r3, d0
 8001bc6:	4620      	mov	r0, r4
 8001bc8:	4629      	mov	r1, r5
 8001bca:	f7fe fe3f 	bl	800084c <__aeabi_ddiv>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4610      	mov	r0, r2
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bda:	f7fe fd0d 	bl	80005f8 <__aeabi_dmul>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4614      	mov	r4, r2
 8001be4:	461d      	mov	r5, r3
				+((sin(angle_rad_o)/sin(angle_rad_c))*tempR));
 8001be6:	4b62      	ldr	r3, [pc, #392]	; (8001d70 <Cal_Real_cmd+0x650>)
 8001be8:	ed93 7b00 	vldr	d7, [r3]
 8001bec:	eeb0 0a47 	vmov.f32	s0, s14
 8001bf0:	eef0 0a67 	vmov.f32	s1, s15
 8001bf4:	f00f fe10 	bl	8011818 <sin>
 8001bf8:	ec59 8b10 	vmov	r8, r9, d0
 8001bfc:	4b5b      	ldr	r3, [pc, #364]	; (8001d6c <Cal_Real_cmd+0x64c>)
 8001bfe:	ed93 7b00 	vldr	d7, [r3]
 8001c02:	eeb0 0a47 	vmov.f32	s0, s14
 8001c06:	eef0 0a67 	vmov.f32	s1, s15
 8001c0a:	f00f fe05 	bl	8011818 <sin>
 8001c0e:	ec53 2b10 	vmov	r2, r3, d0
 8001c12:	4640      	mov	r0, r8
 8001c14:	4649      	mov	r1, r9
 8001c16:	f7fe fe19 	bl	800084c <__aeabi_ddiv>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4619      	mov	r1, r3
 8001c22:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c26:	f7fe fce7 	bl	80005f8 <__aeabi_dmul>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4620      	mov	r0, r4
 8001c30:	4629      	mov	r1, r5
 8001c32:	f7fe fb2b 	bl	800028c <__adddf3>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(angle_rad_i)/sin(angle_rad_c))*tempL)
 8001c3e:	a344      	add	r3, pc, #272	; (adr r3, 8001d50 <Cal_Real_cmd+0x630>)
 8001c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c44:	f7fe fcd8 	bl	80005f8 <__aeabi_dmul>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4949      	ldr	r1, [pc, #292]	; (8001d74 <Cal_Real_cmd+0x654>)
 8001c4e:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}

	if((Tmp_cmd_FL>=0) && (Tmp_cmd_FR>=0)  ||  (Tmp_cmd_FL<=0) && (Tmp_cmd_FR<=0))//mode C
 8001c52:	4b49      	ldr	r3, [pc, #292]	; (8001d78 <Cal_Real_cmd+0x658>)
 8001c54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	db04      	blt.n	8001c66 <Cal_Real_cmd+0x546>
 8001c5c:	4b47      	ldr	r3, [pc, #284]	; (8001d7c <Cal_Real_cmd+0x65c>)
 8001c5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	da09      	bge.n	8001c7a <Cal_Real_cmd+0x55a>
 8001c66:	4b44      	ldr	r3, [pc, #272]	; (8001d78 <Cal_Real_cmd+0x658>)
 8001c68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	dc26      	bgt.n	8001cbe <Cal_Real_cmd+0x59e>
 8001c70:	4b42      	ldr	r3, [pc, #264]	; (8001d7c <Cal_Real_cmd+0x65c>)
 8001c72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	dc21      	bgt.n	8001cbe <Cal_Real_cmd+0x59e>
	{
		Real_cmd_w = -(CONSTANT_C_AxC_V*((tempL-tempR)/2));
 8001c7a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c7e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c82:	f7fe fb01 	bl	8000288 <__aeabi_dsub>
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	4610      	mov	r0, r2
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f04f 0200 	mov.w	r2, #0
 8001c92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c96:	f7fe fdd9 	bl	800084c <__aeabi_ddiv>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	a32d      	add	r3, pc, #180	; (adr r3, 8001d58 <Cal_Real_cmd+0x638>)
 8001ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca8:	f7fe fca6 	bl	80005f8 <__aeabi_dmul>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4692      	mov	sl, r2
 8001cb2:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8001cb6:	4b32      	ldr	r3, [pc, #200]	; (8001d80 <Cal_Real_cmd+0x660>)
 8001cb8:	e9c3 ab00 	strd	sl, fp, [r3]
 8001cbc:	e140      	b.n	8001f40 <Cal_Real_cmd+0x820>
	}
	else//mode B
	{
//		Real_cmd_w = (C_4PIRxINv60WB*((tempL+tempR)/2)*fabs(sin(angle_rad_c)))*1000;
		if		((tempL<tempR)  &&  ((tempL>0) && (tempR>0))){Real_cmd_w = ((Real_cmd_v_x*sin(angle_rad_c))/230)*1000;}
 8001cbe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001cc2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cc6:	f7fe ff09 	bl	8000adc <__aeabi_dcmplt>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d05b      	beq.n	8001d88 <Cal_Real_cmd+0x668>
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	f04f 0300 	mov.w	r3, #0
 8001cd8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cdc:	f7fe ff1c 	bl	8000b18 <__aeabi_dcmpgt>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d050      	beq.n	8001d88 <Cal_Real_cmd+0x668>
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cf2:	f7fe ff11 	bl	8000b18 <__aeabi_dcmpgt>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d045      	beq.n	8001d88 <Cal_Real_cmd+0x668>
 8001cfc:	4b1b      	ldr	r3, [pc, #108]	; (8001d6c <Cal_Real_cmd+0x64c>)
 8001cfe:	ed93 7b00 	vldr	d7, [r3]
 8001d02:	eeb0 0a47 	vmov.f32	s0, s14
 8001d06:	eef0 0a67 	vmov.f32	s1, s15
 8001d0a:	f00f fd85 	bl	8011818 <sin>
 8001d0e:	ec51 0b10 	vmov	r0, r1, d0
 8001d12:	4b18      	ldr	r3, [pc, #96]	; (8001d74 <Cal_Real_cmd+0x654>)
 8001d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d18:	f7fe fc6e 	bl	80005f8 <__aeabi_dmul>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	460b      	mov	r3, r1
 8001d20:	4610      	mov	r0, r2
 8001d22:	4619      	mov	r1, r3
 8001d24:	a30e      	add	r3, pc, #56	; (adr r3, 8001d60 <Cal_Real_cmd+0x640>)
 8001d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2a:	f7fe fd8f 	bl	800084c <__aeabi_ddiv>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	4610      	mov	r0, r2
 8001d34:	4619      	mov	r1, r3
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <Cal_Real_cmd+0x664>)
 8001d3c:	f7fe fc5c 	bl	80005f8 <__aeabi_dmul>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	490e      	ldr	r1, [pc, #56]	; (8001d80 <Cal_Real_cmd+0x660>)
 8001d46:	e9c1 2300 	strd	r2, r3, [r1]
 8001d4a:	e0f9      	b.n	8001f40 <Cal_Real_cmd+0x820>
 8001d4c:	f3af 8000 	nop.w
 8001d50:	198abd1e 	.word	0x198abd1e
 8001d54:	40121dd4 	.word	0x40121dd4
 8001d58:	8ccd1fe0 	.word	0x8ccd1fe0
 8001d5c:	40412c3c 	.word	0x40412c3c
 8001d60:	00000000 	.word	0x00000000
 8001d64:	406cc000 	.word	0x406cc000
 8001d68:	20000be8 	.word	0x20000be8
 8001d6c:	20000be0 	.word	0x20000be0
 8001d70:	20000bf0 	.word	0x20000bf0
 8001d74:	20000c28 	.word	0x20000c28
 8001d78:	20000c40 	.word	0x20000c40
 8001d7c:	20000c42 	.word	0x20000c42
 8001d80:	20000c38 	.word	0x20000c38
 8001d84:	408f4000 	.word	0x408f4000
		else if	((tempL>tempR)  &&  ((tempL>0) && (tempR>0))){Real_cmd_w = -((Real_cmd_v_x*sin(angle_rad_c))/230)*1000;}
 8001d88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d90:	f7fe fec2 	bl	8000b18 <__aeabi_dcmpgt>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d041      	beq.n	8001e1e <Cal_Real_cmd+0x6fe>
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	f04f 0300 	mov.w	r3, #0
 8001da2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001da6:	f7fe feb7 	bl	8000b18 <__aeabi_dcmpgt>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d036      	beq.n	8001e1e <Cal_Real_cmd+0x6fe>
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	f04f 0300 	mov.w	r3, #0
 8001db8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001dbc:	f7fe feac 	bl	8000b18 <__aeabi_dcmpgt>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d02b      	beq.n	8001e1e <Cal_Real_cmd+0x6fe>
 8001dc6:	4b8a      	ldr	r3, [pc, #552]	; (8001ff0 <Cal_Real_cmd+0x8d0>)
 8001dc8:	ed93 7b00 	vldr	d7, [r3]
 8001dcc:	eeb0 0a47 	vmov.f32	s0, s14
 8001dd0:	eef0 0a67 	vmov.f32	s1, s15
 8001dd4:	f00f fd20 	bl	8011818 <sin>
 8001dd8:	ec51 0b10 	vmov	r0, r1, d0
 8001ddc:	4b85      	ldr	r3, [pc, #532]	; (8001ff4 <Cal_Real_cmd+0x8d4>)
 8001dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de2:	f7fe fc09 	bl	80005f8 <__aeabi_dmul>
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	4610      	mov	r0, r2
 8001dec:	4619      	mov	r1, r3
 8001dee:	a37e      	add	r3, pc, #504	; (adr r3, 8001fe8 <Cal_Real_cmd+0x8c8>)
 8001df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df4:	f7fe fd2a 	bl	800084c <__aeabi_ddiv>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	60ba      	str	r2, [r7, #8]
 8001dfe:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	4b7b      	ldr	r3, [pc, #492]	; (8001ff8 <Cal_Real_cmd+0x8d8>)
 8001e0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e0e:	f7fe fbf3 	bl	80005f8 <__aeabi_dmul>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4979      	ldr	r1, [pc, #484]	; (8001ffc <Cal_Real_cmd+0x8dc>)
 8001e18:	e9c1 2300 	strd	r2, r3, [r1]
 8001e1c:	e090      	b.n	8001f40 <Cal_Real_cmd+0x820>
		else if	((tempL<tempR)  &&  ((tempL<0) && (tempR<0))){Real_cmd_w = -((Real_cmd_v_x*sin(angle_rad_c))/230)*1000;}
 8001e1e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e26:	f7fe fe59 	bl	8000adc <__aeabi_dcmplt>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d041      	beq.n	8001eb4 <Cal_Real_cmd+0x794>
 8001e30:	f04f 0200 	mov.w	r2, #0
 8001e34:	f04f 0300 	mov.w	r3, #0
 8001e38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e3c:	f7fe fe4e 	bl	8000adc <__aeabi_dcmplt>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d036      	beq.n	8001eb4 <Cal_Real_cmd+0x794>
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	f04f 0300 	mov.w	r3, #0
 8001e4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e52:	f7fe fe43 	bl	8000adc <__aeabi_dcmplt>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d02b      	beq.n	8001eb4 <Cal_Real_cmd+0x794>
 8001e5c:	4b64      	ldr	r3, [pc, #400]	; (8001ff0 <Cal_Real_cmd+0x8d0>)
 8001e5e:	ed93 7b00 	vldr	d7, [r3]
 8001e62:	eeb0 0a47 	vmov.f32	s0, s14
 8001e66:	eef0 0a67 	vmov.f32	s1, s15
 8001e6a:	f00f fcd5 	bl	8011818 <sin>
 8001e6e:	ec51 0b10 	vmov	r0, r1, d0
 8001e72:	4b60      	ldr	r3, [pc, #384]	; (8001ff4 <Cal_Real_cmd+0x8d4>)
 8001e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e78:	f7fe fbbe 	bl	80005f8 <__aeabi_dmul>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4610      	mov	r0, r2
 8001e82:	4619      	mov	r1, r3
 8001e84:	a358      	add	r3, pc, #352	; (adr r3, 8001fe8 <Cal_Real_cmd+0x8c8>)
 8001e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8a:	f7fe fcdf 	bl	800084c <__aeabi_ddiv>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	603a      	str	r2, [r7, #0]
 8001e94:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001e98:	607b      	str	r3, [r7, #4]
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	4b56      	ldr	r3, [pc, #344]	; (8001ff8 <Cal_Real_cmd+0x8d8>)
 8001ea0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ea4:	f7fe fba8 	bl	80005f8 <__aeabi_dmul>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4953      	ldr	r1, [pc, #332]	; (8001ffc <Cal_Real_cmd+0x8dc>)
 8001eae:	e9c1 2300 	strd	r2, r3, [r1]
 8001eb2:	e045      	b.n	8001f40 <Cal_Real_cmd+0x820>
		else if	((tempL>tempR)  &&  ((tempL<0) && (tempR<0))){Real_cmd_w = ((Real_cmd_v_x*sin(angle_rad_c))/230)*1000;}
 8001eb4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001eb8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ebc:	f7fe fe2c 	bl	8000b18 <__aeabi_dcmpgt>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d03c      	beq.n	8001f40 <Cal_Real_cmd+0x820>
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	f04f 0300 	mov.w	r3, #0
 8001ece:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ed2:	f7fe fe03 	bl	8000adc <__aeabi_dcmplt>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d031      	beq.n	8001f40 <Cal_Real_cmd+0x820>
 8001edc:	f04f 0200 	mov.w	r2, #0
 8001ee0:	f04f 0300 	mov.w	r3, #0
 8001ee4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ee8:	f7fe fdf8 	bl	8000adc <__aeabi_dcmplt>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d026      	beq.n	8001f40 <Cal_Real_cmd+0x820>
 8001ef2:	4b3f      	ldr	r3, [pc, #252]	; (8001ff0 <Cal_Real_cmd+0x8d0>)
 8001ef4:	ed93 7b00 	vldr	d7, [r3]
 8001ef8:	eeb0 0a47 	vmov.f32	s0, s14
 8001efc:	eef0 0a67 	vmov.f32	s1, s15
 8001f00:	f00f fc8a 	bl	8011818 <sin>
 8001f04:	ec51 0b10 	vmov	r0, r1, d0
 8001f08:	4b3a      	ldr	r3, [pc, #232]	; (8001ff4 <Cal_Real_cmd+0x8d4>)
 8001f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0e:	f7fe fb73 	bl	80005f8 <__aeabi_dmul>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4610      	mov	r0, r2
 8001f18:	4619      	mov	r1, r3
 8001f1a:	a333      	add	r3, pc, #204	; (adr r3, 8001fe8 <Cal_Real_cmd+0x8c8>)
 8001f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f20:	f7fe fc94 	bl	800084c <__aeabi_ddiv>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4610      	mov	r0, r2
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	4b31      	ldr	r3, [pc, #196]	; (8001ff8 <Cal_Real_cmd+0x8d8>)
 8001f32:	f7fe fb61 	bl	80005f8 <__aeabi_dmul>
 8001f36:	4602      	mov	r2, r0
 8001f38:	460b      	mov	r3, r1
 8001f3a:	4930      	ldr	r1, [pc, #192]	; (8001ffc <Cal_Real_cmd+0x8dc>)
 8001f3c:	e9c1 2300 	strd	r2, r3, [r1]

	}

	sendcanbuf[5] = (((int16_t)(Real_cmd_w)))>>8 & 0xff;
 8001f40:	4b2e      	ldr	r3, [pc, #184]	; (8001ffc <Cal_Real_cmd+0x8dc>)
 8001f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f46:	4610      	mov	r0, r2
 8001f48:	4619      	mov	r1, r3
 8001f4a:	f7fe fe05 	bl	8000b58 <__aeabi_d2iz>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	b21b      	sxth	r3, r3
 8001f52:	121b      	asrs	r3, r3, #8
 8001f54:	b21b      	sxth	r3, r3
 8001f56:	b25a      	sxtb	r2, r3
 8001f58:	4b29      	ldr	r3, [pc, #164]	; (8002000 <Cal_Real_cmd+0x8e0>)
 8001f5a:	715a      	strb	r2, [r3, #5]
	sendcanbuf[4] = (int16_t)(Real_cmd_w)&0xff;
 8001f5c:	4b27      	ldr	r3, [pc, #156]	; (8001ffc <Cal_Real_cmd+0x8dc>)
 8001f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f62:	4610      	mov	r0, r2
 8001f64:	4619      	mov	r1, r3
 8001f66:	f7fe fdf7 	bl	8000b58 <__aeabi_d2iz>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	b21b      	sxth	r3, r3
 8001f6e:	b25a      	sxtb	r2, r3
 8001f70:	4b23      	ldr	r3, [pc, #140]	; (8002000 <Cal_Real_cmd+0x8e0>)
 8001f72:	711a      	strb	r2, [r3, #4]
	sendcanbuf[3] = (((int16_t)(Real_cmd_v_y)))>>8 & 0xff;
 8001f74:	4b23      	ldr	r3, [pc, #140]	; (8002004 <Cal_Real_cmd+0x8e4>)
 8001f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7a:	4610      	mov	r0, r2
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f7fe fdeb 	bl	8000b58 <__aeabi_d2iz>
 8001f82:	4603      	mov	r3, r0
 8001f84:	b21b      	sxth	r3, r3
 8001f86:	121b      	asrs	r3, r3, #8
 8001f88:	b21b      	sxth	r3, r3
 8001f8a:	b25a      	sxtb	r2, r3
 8001f8c:	4b1c      	ldr	r3, [pc, #112]	; (8002000 <Cal_Real_cmd+0x8e0>)
 8001f8e:	70da      	strb	r2, [r3, #3]
	sendcanbuf[2] = (int16_t)(Real_cmd_v_y)&0xff;
 8001f90:	4b1c      	ldr	r3, [pc, #112]	; (8002004 <Cal_Real_cmd+0x8e4>)
 8001f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f96:	4610      	mov	r0, r2
 8001f98:	4619      	mov	r1, r3
 8001f9a:	f7fe fddd 	bl	8000b58 <__aeabi_d2iz>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	b21b      	sxth	r3, r3
 8001fa2:	b25a      	sxtb	r2, r3
 8001fa4:	4b16      	ldr	r3, [pc, #88]	; (8002000 <Cal_Real_cmd+0x8e0>)
 8001fa6:	709a      	strb	r2, [r3, #2]
	sendcanbuf[1] = (((int16_t)(Real_cmd_v_x)))>>8 & 0xff;
 8001fa8:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <Cal_Real_cmd+0x8d4>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	4610      	mov	r0, r2
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f7fe fdd1 	bl	8000b58 <__aeabi_d2iz>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	b21b      	sxth	r3, r3
 8001fba:	121b      	asrs	r3, r3, #8
 8001fbc:	b21b      	sxth	r3, r3
 8001fbe:	b25a      	sxtb	r2, r3
 8001fc0:	4b0f      	ldr	r3, [pc, #60]	; (8002000 <Cal_Real_cmd+0x8e0>)
 8001fc2:	705a      	strb	r2, [r3, #1]
	sendcanbuf[0] = (int16_t)(Real_cmd_v_x)&0xff;
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <Cal_Real_cmd+0x8d4>)
 8001fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fca:	4610      	mov	r0, r2
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f7fe fdc3 	bl	8000b58 <__aeabi_d2iz>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	b21b      	sxth	r3, r3
 8001fd6:	b25a      	sxtb	r2, r3
 8001fd8:	4b09      	ldr	r3, [pc, #36]	; (8002000 <Cal_Real_cmd+0x8e0>)
 8001fda:	701a      	strb	r2, [r3, #0]
}
 8001fdc:	bf00      	nop
 8001fde:	3720      	adds	r7, #32
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fe6:	bf00      	nop
 8001fe8:	00000000 	.word	0x00000000
 8001fec:	406cc000 	.word	0x406cc000
 8001ff0:	20000be0 	.word	0x20000be0
 8001ff4:	20000c28 	.word	0x20000c28
 8001ff8:	408f4000 	.word	0x408f4000
 8001ffc:	20000c38 	.word	0x20000c38
 8002000:	20000c58 	.word	0x20000c58
 8002004:	20000c30 	.word	0x20000c30

08002008 <Stopflagcheck>:


int32_t Stopflagcheck(uint8_t RW, uint8_t value)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	460a      	mov	r2, r1
 8002012:	71fb      	strb	r3, [r7, #7]
 8002014:	4613      	mov	r3, r2
 8002016:	71bb      	strb	r3, [r7, #6]
	if(osMutexWait(Stop_flagHandle, osWaitForever)==osOK)
 8002018:	4b19      	ldr	r3, [pc, #100]	; (8002080 <Stopflagcheck+0x78>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f04f 31ff 	mov.w	r1, #4294967295
 8002020:	4618      	mov	r0, r3
 8002022:	f009 f849 	bl	800b0b8 <osMutexAcquire>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d124      	bne.n	8002076 <Stopflagcheck+0x6e>
	{
		if(RW){
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d019      	beq.n	8002066 <Stopflagcheck+0x5e>
			if(value == 0){Stop_flag = 0;}
 8002032:	79bb      	ldrb	r3, [r7, #6]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d103      	bne.n	8002040 <Stopflagcheck+0x38>
 8002038:	4b12      	ldr	r3, [pc, #72]	; (8002084 <Stopflagcheck+0x7c>)
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	e004      	b.n	800204a <Stopflagcheck+0x42>
			else {Stop_flag++;}
 8002040:	4b10      	ldr	r3, [pc, #64]	; (8002084 <Stopflagcheck+0x7c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	3301      	adds	r3, #1
 8002046:	4a0f      	ldr	r2, [pc, #60]	; (8002084 <Stopflagcheck+0x7c>)
 8002048:	6013      	str	r3, [r2, #0]
			if(Stop_flag>0xfffffff0){Stop_flag = 1;}
 800204a:	4b0e      	ldr	r3, [pc, #56]	; (8002084 <Stopflagcheck+0x7c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f113 0f10 	cmn.w	r3, #16
 8002052:	d902      	bls.n	800205a <Stopflagcheck+0x52>
 8002054:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <Stopflagcheck+0x7c>)
 8002056:	2201      	movs	r2, #1
 8002058:	601a      	str	r2, [r3, #0]
			osMutexRelease(Stop_flagHandle);
 800205a:	4b09      	ldr	r3, [pc, #36]	; (8002080 <Stopflagcheck+0x78>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f009 f875 	bl	800b14e <osMutexRelease>
 8002064:	e007      	b.n	8002076 <Stopflagcheck+0x6e>
		}
		else {
			osMutexRelease(Stop_flagHandle);
 8002066:	4b06      	ldr	r3, [pc, #24]	; (8002080 <Stopflagcheck+0x78>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f009 f86f 	bl	800b14e <osMutexRelease>
			return Stop_flag;
 8002070:	4b04      	ldr	r3, [pc, #16]	; (8002084 <Stopflagcheck+0x7c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	e7ff      	b.n	8002076 <Stopflagcheck+0x6e>
		}
	}
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000c98 	.word	0x20000c98
 8002084:	20000bd8 	.word	0x20000bd8

08002088 <Deg2Ste>:

int16_t Deg2Ste(uint8_t RW, int16_t deg, uint8_t num)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	71fb      	strb	r3, [r7, #7]
 8002092:	460b      	mov	r3, r1
 8002094:	80bb      	strh	r3, [r7, #4]
 8002096:	4613      	mov	r3, r2
 8002098:	71bb      	strb	r3, [r7, #6]
	if(num>4){
 800209a:	79bb      	ldrb	r3, [r7, #6]
 800209c:	2b04      	cmp	r3, #4
 800209e:	d901      	bls.n	80020a4 <Deg2Ste+0x1c>
		//printf("%d:osError\n", osKernelGetTickCount());
		return 0;}
 80020a0:	2300      	movs	r3, #0
 80020a2:	e023      	b.n	80020ec <Deg2Ste+0x64>
	if(osMutexWait(DegmsgHandle, osWaitForever)==osOK)
 80020a4:	4b13      	ldr	r3, [pc, #76]	; (80020f4 <Deg2Ste+0x6c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ac:	4618      	mov	r0, r3
 80020ae:	f009 f803 	bl	800b0b8 <osMutexAcquire>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d118      	bne.n	80020ea <Deg2Ste+0x62>
	{
		if(RW){//write
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d00b      	beq.n	80020d6 <Deg2Ste+0x4e>
			SteDeg[num] = deg; //printf("%d:deg in mut:%d \n", osKernelGetTickCount(), SteDeg);
 80020be:	79bb      	ldrb	r3, [r7, #6]
 80020c0:	490d      	ldr	r1, [pc, #52]	; (80020f8 <Deg2Ste+0x70>)
 80020c2:	88ba      	ldrh	r2, [r7, #4]
 80020c4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			osMutexRelease(DegmsgHandle);
 80020c8:	4b0a      	ldr	r3, [pc, #40]	; (80020f4 <Deg2Ste+0x6c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f009 f83e 	bl	800b14e <osMutexRelease>
			return 1;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e00a      	b.n	80020ec <Deg2Ste+0x64>
		}
		else{//read
			osMutexRelease(DegmsgHandle);
 80020d6:	4b07      	ldr	r3, [pc, #28]	; (80020f4 <Deg2Ste+0x6c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f009 f837 	bl	800b14e <osMutexRelease>
			return SteDeg[num];
 80020e0:	79bb      	ldrb	r3, [r7, #6]
 80020e2:	4a05      	ldr	r2, [pc, #20]	; (80020f8 <Deg2Ste+0x70>)
 80020e4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80020e8:	e000      	b.n	80020ec <Deg2Ste+0x64>
		}
	}
	else{
		//printf("%d:osError\n", osKernelGetTickCount());
		return 0;
 80020ea:	2300      	movs	r3, #0
	}
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000c94 	.word	0x20000c94
 80020f8:	20000bcc 	.word	0x20000bcc
 80020fc:	00000000 	.word	0x00000000

08002100 <rad2deg>:

int16_t rad2deg(double radian)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)(radian*180/MATH_PI);
 800210a:	f04f 0200 	mov.w	r2, #0
 800210e:	4b10      	ldr	r3, [pc, #64]	; (8002150 <rad2deg+0x50>)
 8002110:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002114:	f7fe fa70 	bl	80005f8 <__aeabi_dmul>
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	4610      	mov	r0, r2
 800211e:	4619      	mov	r1, r3
 8002120:	a309      	add	r3, pc, #36	; (adr r3, 8002148 <rad2deg+0x48>)
 8002122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002126:	f7fe fb91 	bl	800084c <__aeabi_ddiv>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4610      	mov	r0, r2
 8002130:	4619      	mov	r1, r3
 8002132:	f7fe fd11 	bl	8000b58 <__aeabi_d2iz>
 8002136:	4603      	mov	r3, r0
 8002138:	b21b      	sxth	r3, r3
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	f3af 8000 	nop.w
 8002148:	54442d18 	.word	0x54442d18
 800214c:	400921fb 	.word	0x400921fb
 8002150:	40668000 	.word	0x40668000

08002154 <HAL_GPIO_EXTI_Callback>:
	//ModeD//for stop
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	80fb      	strh	r3, [r7, #6]


    if(GPIO_Pin == PS_SIG1_Pin) {
 800215e:	88fb      	ldrh	r3, [r7, #6]
 8002160:	2b10      	cmp	r3, #16
 8002162:	d109      	bne.n	8002178 <HAL_GPIO_EXTI_Callback+0x24>
    	PS_SIGx_Pin |= 0b00000001;
 8002164:	4b1a      	ldr	r3, [pc, #104]	; (80021d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4b18      	ldr	r3, [pc, #96]	; (80021d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002170:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG1_Pin.\n");
 8002172:	4818      	ldr	r0, [pc, #96]	; (80021d4 <HAL_GPIO_EXTI_Callback+0x80>)
 8002174:	f00d fb2e 	bl	800f7d4 <puts>
	}

    if(GPIO_Pin == PS_SIG2_Pin) {
 8002178:	88fb      	ldrh	r3, [r7, #6]
 800217a:	2b20      	cmp	r3, #32
 800217c:	d109      	bne.n	8002192 <HAL_GPIO_EXTI_Callback+0x3e>
    	PS_SIGx_Pin |= 0b00000010;
 800217e:	4b14      	ldr	r3, [pc, #80]	; (80021d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	f043 0302 	orr.w	r3, r3, #2
 8002186:	b2da      	uxtb	r2, r3
 8002188:	4b11      	ldr	r3, [pc, #68]	; (80021d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 800218a:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG2_Pin.\n");
 800218c:	4812      	ldr	r0, [pc, #72]	; (80021d8 <HAL_GPIO_EXTI_Callback+0x84>)
 800218e:	f00d fb21 	bl	800f7d4 <puts>
    }

    if(GPIO_Pin == PS_SIG3_Pin) {
 8002192:	88fb      	ldrh	r3, [r7, #6]
 8002194:	2b40      	cmp	r3, #64	; 0x40
 8002196:	d109      	bne.n	80021ac <HAL_GPIO_EXTI_Callback+0x58>
    	PS_SIGx_Pin |= 0b00000100;
 8002198:	4b0d      	ldr	r3, [pc, #52]	; (80021d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	f043 0304 	orr.w	r3, r3, #4
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4b0b      	ldr	r3, [pc, #44]	; (80021d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 80021a4:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG3_Pin.\n");
 80021a6:	480d      	ldr	r0, [pc, #52]	; (80021dc <HAL_GPIO_EXTI_Callback+0x88>)
 80021a8:	f00d fb14 	bl	800f7d4 <puts>
    }

    if(GPIO_Pin == PS_SIG4_Pin) {
 80021ac:	88fb      	ldrh	r3, [r7, #6]
 80021ae:	2b80      	cmp	r3, #128	; 0x80
 80021b0:	d109      	bne.n	80021c6 <HAL_GPIO_EXTI_Callback+0x72>
    	PS_SIGx_Pin |= 0b00001000;
 80021b2:	4b07      	ldr	r3, [pc, #28]	; (80021d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	f043 0308 	orr.w	r3, r3, #8
 80021ba:	b2da      	uxtb	r2, r3
 80021bc:	4b04      	ldr	r3, [pc, #16]	; (80021d0 <HAL_GPIO_EXTI_Callback+0x7c>)
 80021be:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG4_Pin.\n");
 80021c0:	4807      	ldr	r0, [pc, #28]	; (80021e0 <HAL_GPIO_EXTI_Callback+0x8c>)
 80021c2:	f00d fb07 	bl	800f7d4 <puts>
    }
}
 80021c6:	bf00      	nop
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000bc8 	.word	0x20000bc8
 80021d4:	0801390c 	.word	0x0801390c
 80021d8:	0801392c 	.word	0x0801392c
 80021dc:	0801394c 	.word	0x0801394c
 80021e0:	0801396c 	.word	0x0801396c

080021e4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of canmsg */
  canmsgHandle = osMutexNew(&canmsg_attributes);
 80021e8:	483d      	ldr	r0, [pc, #244]	; (80022e0 <MX_FREERTOS_Init+0xfc>)
 80021ea:	f008 fedf 	bl	800afac <osMutexNew>
 80021ee:	4603      	mov	r3, r0
 80021f0:	4a3c      	ldr	r2, [pc, #240]	; (80022e4 <MX_FREERTOS_Init+0x100>)
 80021f2:	6013      	str	r3, [r2, #0]

  /* creation of Degmsg */
  DegmsgHandle = osMutexNew(&Degmsg_attributes);
 80021f4:	483c      	ldr	r0, [pc, #240]	; (80022e8 <MX_FREERTOS_Init+0x104>)
 80021f6:	f008 fed9 	bl	800afac <osMutexNew>
 80021fa:	4603      	mov	r3, r0
 80021fc:	4a3b      	ldr	r2, [pc, #236]	; (80022ec <MX_FREERTOS_Init+0x108>)
 80021fe:	6013      	str	r3, [r2, #0]

  /* creation of Stop_flag */
  Stop_flagHandle = osMutexNew(&Stop_flag_attributes);
 8002200:	483b      	ldr	r0, [pc, #236]	; (80022f0 <MX_FREERTOS_Init+0x10c>)
 8002202:	f008 fed3 	bl	800afac <osMutexNew>
 8002206:	4603      	mov	r3, r0
 8002208:	4a3a      	ldr	r2, [pc, #232]	; (80022f4 <MX_FREERTOS_Init+0x110>)
 800220a:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of PSx_SIG_BinSem */
  PSx_SIG_BinSemHandle = osSemaphoreNew(1, 1, &PSx_SIG_BinSem_attributes);
 800220c:	4a3a      	ldr	r2, [pc, #232]	; (80022f8 <MX_FREERTOS_Init+0x114>)
 800220e:	2101      	movs	r1, #1
 8002210:	2001      	movs	r0, #1
 8002212:	f008 ffd9 	bl	800b1c8 <osSemaphoreNew>
 8002216:	4603      	mov	r3, r0
 8002218:	4a38      	ldr	r2, [pc, #224]	; (80022fc <MX_FREERTOS_Init+0x118>)
 800221a:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of VelStopTimer */
  VelStopTimerHandle = osTimerNew(VelStopTimerCallback, osTimerPeriodic, NULL, &VelStopTimer_attributes);
 800221c:	4b38      	ldr	r3, [pc, #224]	; (8002300 <MX_FREERTOS_Init+0x11c>)
 800221e:	2200      	movs	r2, #0
 8002220:	2101      	movs	r1, #1
 8002222:	4838      	ldr	r0, [pc, #224]	; (8002304 <MX_FREERTOS_Init+0x120>)
 8002224:	f008 fe18 	bl	800ae58 <osTimerNew>
 8002228:	4603      	mov	r3, r0
 800222a:	4a37      	ldr	r2, [pc, #220]	; (8002308 <MX_FREERTOS_Init+0x124>)
 800222c:	6013      	str	r3, [r2, #0]

  /* creation of EndModeDTimer */
  EndModeDTimerHandle = osTimerNew(EndModeDTimerCallback, osTimerOnce, NULL, &EndModeDTimer_attributes);
 800222e:	4b37      	ldr	r3, [pc, #220]	; (800230c <MX_FREERTOS_Init+0x128>)
 8002230:	2200      	movs	r2, #0
 8002232:	2100      	movs	r1, #0
 8002234:	4836      	ldr	r0, [pc, #216]	; (8002310 <MX_FREERTOS_Init+0x12c>)
 8002236:	f008 fe0f 	bl	800ae58 <osTimerNew>
 800223a:	4603      	mov	r3, r0
 800223c:	4a35      	ldr	r2, [pc, #212]	; (8002314 <MX_FREERTOS_Init+0x130>)
 800223e:	6013      	str	r3, [r2, #0]

  /* creation of SendCanTimer */
  SendCanTimerHandle = osTimerNew(SendCanTimerCallback, osTimerPeriodic, NULL, &SendCanTimer_attributes);
 8002240:	4b35      	ldr	r3, [pc, #212]	; (8002318 <MX_FREERTOS_Init+0x134>)
 8002242:	2200      	movs	r2, #0
 8002244:	2101      	movs	r1, #1
 8002246:	4835      	ldr	r0, [pc, #212]	; (800231c <MX_FREERTOS_Init+0x138>)
 8002248:	f008 fe06 	bl	800ae58 <osTimerNew>
 800224c:	4603      	mov	r3, r0
 800224e:	4a34      	ldr	r2, [pc, #208]	; (8002320 <MX_FREERTOS_Init+0x13c>)
 8002250:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  osTimerStart(VelStopTimerHandle, 1000);
 8002252:	4b2d      	ldr	r3, [pc, #180]	; (8002308 <MX_FREERTOS_Init+0x124>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800225a:	4618      	mov	r0, r3
 800225c:	f008 fe78 	bl	800af50 <osTimerStart>
  osTimerStart(SendCanTimerHandle, 100);
 8002260:	4b2f      	ldr	r3, [pc, #188]	; (8002320 <MX_FREERTOS_Init+0x13c>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2164      	movs	r1, #100	; 0x64
 8002266:	4618      	mov	r0, r3
 8002268:	f008 fe72 	bl	800af50 <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800226c:	4a2d      	ldr	r2, [pc, #180]	; (8002324 <MX_FREERTOS_Init+0x140>)
 800226e:	2100      	movs	r1, #0
 8002270:	482d      	ldr	r0, [pc, #180]	; (8002328 <MX_FREERTOS_Init+0x144>)
 8002272:	f008 fc10 	bl	800aa96 <osThreadNew>
 8002276:	4603      	mov	r3, r0
 8002278:	4a2c      	ldr	r2, [pc, #176]	; (800232c <MX_FREERTOS_Init+0x148>)
 800227a:	6013      	str	r3, [r2, #0]

  /* creation of canTask */
  canTaskHandle = osThreadNew(StartTask02, NULL, &canTask_attributes);
 800227c:	4a2c      	ldr	r2, [pc, #176]	; (8002330 <MX_FREERTOS_Init+0x14c>)
 800227e:	2100      	movs	r1, #0
 8002280:	482c      	ldr	r0, [pc, #176]	; (8002334 <MX_FREERTOS_Init+0x150>)
 8002282:	f008 fc08 	bl	800aa96 <osThreadNew>
 8002286:	4603      	mov	r3, r0
 8002288:	4a2b      	ldr	r2, [pc, #172]	; (8002338 <MX_FREERTOS_Init+0x154>)
 800228a:	6013      	str	r3, [r2, #0]

  /* creation of UartComm */
  UartCommHandle = osThreadNew(StartTask03, NULL, &UartComm_attributes);
 800228c:	4a2b      	ldr	r2, [pc, #172]	; (800233c <MX_FREERTOS_Init+0x158>)
 800228e:	2100      	movs	r1, #0
 8002290:	482b      	ldr	r0, [pc, #172]	; (8002340 <MX_FREERTOS_Init+0x15c>)
 8002292:	f008 fc00 	bl	800aa96 <osThreadNew>
 8002296:	4603      	mov	r3, r0
 8002298:	4a2a      	ldr	r2, [pc, #168]	; (8002344 <MX_FREERTOS_Init+0x160>)
 800229a:	6013      	str	r3, [r2, #0]

  /* creation of NP_LED */
  NP_LEDHandle = osThreadNew(StartTask04, NULL, &NP_LED_attributes);
 800229c:	4a2a      	ldr	r2, [pc, #168]	; (8002348 <MX_FREERTOS_Init+0x164>)
 800229e:	2100      	movs	r1, #0
 80022a0:	482a      	ldr	r0, [pc, #168]	; (800234c <MX_FREERTOS_Init+0x168>)
 80022a2:	f008 fbf8 	bl	800aa96 <osThreadNew>
 80022a6:	4603      	mov	r3, r0
 80022a8:	4a29      	ldr	r2, [pc, #164]	; (8002350 <MX_FREERTOS_Init+0x16c>)
 80022aa:	6013      	str	r3, [r2, #0]

  /* creation of fancntl */
  fancntlHandle = osThreadNew(StartTask05, NULL, &fancntl_attributes);
 80022ac:	4a29      	ldr	r2, [pc, #164]	; (8002354 <MX_FREERTOS_Init+0x170>)
 80022ae:	2100      	movs	r1, #0
 80022b0:	4829      	ldr	r0, [pc, #164]	; (8002358 <MX_FREERTOS_Init+0x174>)
 80022b2:	f008 fbf0 	bl	800aa96 <osThreadNew>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4a28      	ldr	r2, [pc, #160]	; (800235c <MX_FREERTOS_Init+0x178>)
 80022ba:	6013      	str	r3, [r2, #0]

  /* creation of IRQ_PSx */
  IRQ_PSxHandle = osThreadNew(StartTask06, NULL, &IRQ_PSx_attributes);
 80022bc:	4a28      	ldr	r2, [pc, #160]	; (8002360 <MX_FREERTOS_Init+0x17c>)
 80022be:	2100      	movs	r1, #0
 80022c0:	4828      	ldr	r0, [pc, #160]	; (8002364 <MX_FREERTOS_Init+0x180>)
 80022c2:	f008 fbe8 	bl	800aa96 <osThreadNew>
 80022c6:	4603      	mov	r3, r0
 80022c8:	4a27      	ldr	r2, [pc, #156]	; (8002368 <MX_FREERTOS_Init+0x184>)
 80022ca:	6013      	str	r3, [r2, #0]

  /* creation of steeringtask */
  steeringtaskHandle = osThreadNew(StartTask07, NULL, &steeringtask_attributes);
 80022cc:	4a27      	ldr	r2, [pc, #156]	; (800236c <MX_FREERTOS_Init+0x188>)
 80022ce:	2100      	movs	r1, #0
 80022d0:	4827      	ldr	r0, [pc, #156]	; (8002370 <MX_FREERTOS_Init+0x18c>)
 80022d2:	f008 fbe0 	bl	800aa96 <osThreadNew>
 80022d6:	4603      	mov	r3, r0
 80022d8:	4a26      	ldr	r2, [pc, #152]	; (8002374 <MX_FREERTOS_Init+0x190>)
 80022da:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80022dc:	bf00      	nop
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	08013d5c 	.word	0x08013d5c
 80022e4:	20000c90 	.word	0x20000c90
 80022e8:	08013d6c 	.word	0x08013d6c
 80022ec:	20000c94 	.word	0x20000c94
 80022f0:	08013d7c 	.word	0x08013d7c
 80022f4:	20000c98 	.word	0x20000c98
 80022f8:	08013d8c 	.word	0x08013d8c
 80022fc:	20000c9c 	.word	0x20000c9c
 8002300:	08013d2c 	.word	0x08013d2c
 8002304:	08003d11 	.word	0x08003d11
 8002308:	20000c84 	.word	0x20000c84
 800230c:	08013d3c 	.word	0x08013d3c
 8002310:	08003d79 	.word	0x08003d79
 8002314:	20000c88 	.word	0x20000c88
 8002318:	08013d4c 	.word	0x08013d4c
 800231c:	08003da1 	.word	0x08003da1
 8002320:	20000c8c 	.word	0x20000c8c
 8002324:	08013c30 	.word	0x08013c30
 8002328:	08002379 	.word	0x08002379
 800232c:	20000c68 	.word	0x20000c68
 8002330:	08013c54 	.word	0x08013c54
 8002334:	080023a9 	.word	0x080023a9
 8002338:	20000c6c 	.word	0x20000c6c
 800233c:	08013c78 	.word	0x08013c78
 8002340:	080032c1 	.word	0x080032c1
 8002344:	20000c70 	.word	0x20000c70
 8002348:	08013c9c 	.word	0x08013c9c
 800234c:	08003aa5 	.word	0x08003aa5
 8002350:	20000c74 	.word	0x20000c74
 8002354:	08013cc0 	.word	0x08013cc0
 8002358:	08003afd 	.word	0x08003afd
 800235c:	20000c78 	.word	0x20000c78
 8002360:	08013ce4 	.word	0x08013ce4
 8002364:	08003b25 	.word	0x08003b25
 8002368:	20000c7c 	.word	0x20000c7c
 800236c:	08013d08 	.word	0x08013d08
 8002370:	08003cc1 	.word	0x08003cc1
 8002374:	20000c80 	.word	0x20000c80

08002378 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	//StartTask01 is related gpio toggle for state check //
	uint32_t lastTime = osKernelGetTickCount();
 8002380:	f008 fb74 	bl	800aa6c <osKernelGetTickCount>
 8002384:	60f8      	str	r0, [r7, #12]


  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STATUS_LED;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800238c:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f008 fd1f 	bl	800add2 <osDelayUntil>


	//printf("uxHighWaterMark: %d\n", uxTaskGetStackHighWaterMark( NULL ));

	HAL_GPIO_TogglePin(testled_GPIO_Port, testled_Pin);
 8002394:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002398:	4801      	ldr	r0, [pc, #4]	; (80023a0 <StartDefaultTask+0x28>)
 800239a:	f004 fe28 	bl	8006fee <HAL_GPIO_TogglePin>
	lastTime += PERIOD_STATUS_LED;
 800239e:	e7f2      	b.n	8002386 <StartDefaultTask+0xe>
 80023a0:	40020800 	.word	0x40020800
 80023a4:	00000000 	.word	0x00000000

080023a8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80023a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023ac:	b090      	sub	sp, #64	; 0x40
 80023ae:	af04      	add	r7, sp, #16
 80023b0:	6178      	str	r0, [r7, #20]
//	int16_t Tar_cmd_v_y = 0;
//	int16_t Tar_cmd_w = 0;



	uint8_t torqueSW = 0;
 80023b2:	2300      	movs	r3, #0
 80023b4:	77fb      	strb	r3, [r7, #31]
	uint8_t Oncetimer = 1;
 80023b6:	2301      	movs	r3, #1
 80023b8:	77bb      	strb	r3, [r7, #30]
	uint8_t tempflag = 0;
 80023ba:	2300      	movs	r3, #0
 80023bc:	777b      	strb	r3, [r7, #29]
	//////////////////////////////
	uint32_t lastTime;



	osDelay(3000);//must delay for nmt from motor driver
 80023be:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80023c2:	f008 fceb 	bl	800ad9c <osDelay>
	while(!(STinitdone)){osDelay(100);;}
 80023c6:	e002      	b.n	80023ce <StartTask02+0x26>
 80023c8:	2064      	movs	r0, #100	; 0x64
 80023ca:	f008 fce7 	bl	800ad9c <osDelay>
 80023ce:	4bb1      	ldr	r3, [pc, #708]	; (8002694 <StartTask02+0x2ec>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0f8      	beq.n	80023c8 <StartTask02+0x20>

	CanInit(FILTERID,MASKID,STDID);//must be to use it
 80023d6:	2200      	movs	r2, #0
 80023d8:	f640 4194 	movw	r1, #3220	; 0xc94
 80023dc:	2080      	movs	r0, #128	; 0x80
 80023de:	f7fe fe6f 	bl	80010c0 <CanInit>
	CAN_enableirq();
 80023e2:	f7fe fe65 	bl	80010b0 <CAN_enableirq>


	PDOMapping(1, RxPDO0, vel_RxPDO0, 1);
 80023e6:	4bac      	ldr	r3, [pc, #688]	; (8002698 <StartTask02+0x2f0>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	9203      	str	r2, [sp, #12]
 80023ec:	466c      	mov	r4, sp
 80023ee:	f103 0208 	add.w	r2, r3, #8
 80023f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80023f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80023f8:	cb0c      	ldmia	r3, {r2, r3}
 80023fa:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 80023fe:	2001      	movs	r0, #1
 8002400:	f7fe ff4c 	bl	800129c <PDOMapping>
	PDOMapping(2, RxPDO0, vel_RxPDO0, 1);
 8002404:	4ba4      	ldr	r3, [pc, #656]	; (8002698 <StartTask02+0x2f0>)
 8002406:	2201      	movs	r2, #1
 8002408:	9203      	str	r2, [sp, #12]
 800240a:	466c      	mov	r4, sp
 800240c:	f103 0208 	add.w	r2, r3, #8
 8002410:	ca07      	ldmia	r2, {r0, r1, r2}
 8002412:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002416:	cb0c      	ldmia	r3, {r2, r3}
 8002418:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 800241c:	2002      	movs	r0, #2
 800241e:	f7fe ff3d 	bl	800129c <PDOMapping>

	PDOMapping(1, TxPDO0, vel_TxPDO0, 1);//event time mode 100ms
 8002422:	4b9e      	ldr	r3, [pc, #632]	; (800269c <StartTask02+0x2f4>)
 8002424:	2201      	movs	r2, #1
 8002426:	9203      	str	r2, [sp, #12]
 8002428:	466c      	mov	r4, sp
 800242a:	f103 0208 	add.w	r2, r3, #8
 800242e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002430:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002434:	cb0c      	ldmia	r3, {r2, r3}
 8002436:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 800243a:	2001      	movs	r0, #1
 800243c:	f7fe ff2e 	bl	800129c <PDOMapping>
	PDOMapping(2, TxPDO0, vel_TxPDO0, 1);//event time mode
 8002440:	4b96      	ldr	r3, [pc, #600]	; (800269c <StartTask02+0x2f4>)
 8002442:	2201      	movs	r2, #1
 8002444:	9203      	str	r2, [sp, #12]
 8002446:	466c      	mov	r4, sp
 8002448:	f103 0208 	add.w	r2, r3, #8
 800244c:	ca07      	ldmia	r2, {r0, r1, r2}
 800244e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002452:	cb0c      	ldmia	r3, {r2, r3}
 8002454:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8002458:	2002      	movs	r0, #2
 800245a:	f7fe ff1f 	bl	800129c <PDOMapping>
	PDOMapping(1, TxPDO1, vel_TxPDO1, 1);//inhibit mode 100ms
 800245e:	4b90      	ldr	r3, [pc, #576]	; (80026a0 <StartTask02+0x2f8>)
 8002460:	2201      	movs	r2, #1
 8002462:	9203      	str	r2, [sp, #12]
 8002464:	466c      	mov	r4, sp
 8002466:	f103 0208 	add.w	r2, r3, #8
 800246a:	ca07      	ldmia	r2, {r0, r1, r2}
 800246c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002470:	cb0c      	ldmia	r3, {r2, r3}
 8002472:	f641 2101 	movw	r1, #6657	; 0x1a01
 8002476:	2001      	movs	r0, #1
 8002478:	f7fe ff10 	bl	800129c <PDOMapping>
	PDOMapping(2, TxPDO1, vel_TxPDO1, 1);//inhibit mode
 800247c:	4b88      	ldr	r3, [pc, #544]	; (80026a0 <StartTask02+0x2f8>)
 800247e:	2201      	movs	r2, #1
 8002480:	9203      	str	r2, [sp, #12]
 8002482:	466c      	mov	r4, sp
 8002484:	f103 0208 	add.w	r2, r3, #8
 8002488:	ca07      	ldmia	r2, {r0, r1, r2}
 800248a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800248e:	cb0c      	ldmia	r3, {r2, r3}
 8002490:	f641 2101 	movw	r1, #6657	; 0x1a01
 8002494:	2002      	movs	r0, #2
 8002496:	f7fe ff01 	bl	800129c <PDOMapping>

	for(int i=0;i<2;i++){
 800249a:	2300      	movs	r3, #0
 800249c:	62bb      	str	r3, [r7, #40]	; 0x28
 800249e:	e029      	b.n	80024f4 <StartTask02+0x14c>
		SDOMsg(i+1,0x2010, 0x0, 0x01, 1);//Node_id, index,  subindex,  msg,  len//save eeprom
 80024a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	3301      	adds	r3, #1
 80024a6:	b2d8      	uxtb	r0, r3
 80024a8:	2301      	movs	r3, #1
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	2301      	movs	r3, #1
 80024ae:	2200      	movs	r2, #0
 80024b0:	f242 0110 	movw	r1, #8208	; 0x2010
 80024b4:	f7fe fe88 	bl	80011c8 <SDOMsg>
		SDOMsg(i+1,0x6060, 0x0, 0x03, 1);//Node_id, index,  subindex,  msg,  len//3: Profile velocity mode;
 80024b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	3301      	adds	r3, #1
 80024be:	b2d8      	uxtb	r0, r3
 80024c0:	2301      	movs	r3, #1
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	2303      	movs	r3, #3
 80024c6:	2200      	movs	r2, #0
 80024c8:	f246 0160 	movw	r1, #24672	; 0x6060
 80024cc:	f7fe fe7c 	bl	80011c8 <SDOMsg>
		Tor_OnOff(TORQUEON);
 80024d0:	2001      	movs	r0, #1
 80024d2:	f7fe fff5 	bl	80014c0 <Tor_OnOff>
		SDOMsg(i+1,0x200f, 0x0, 0x01, 2);//Node_id, index,  subindex,  msg,  len//1e: Synchronization control
 80024d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	3301      	adds	r3, #1
 80024dc:	b2d8      	uxtb	r0, r3
 80024de:	2302      	movs	r3, #2
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	2301      	movs	r3, #1
 80024e4:	2200      	movs	r2, #0
 80024e6:	f242 010f 	movw	r1, #8207	; 0x200f
 80024ea:	f7fe fe6d 	bl	80011c8 <SDOMsg>
	for(int i=0;i<2;i++){
 80024ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f0:	3301      	adds	r3, #1
 80024f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80024f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	ddd2      	ble.n	80024a0 <StartTask02+0xf8>
	}

  /* Infinite loop */
	//printf("%d: format\n", osKernelGetTickCount());
	lastTime = osKernelGetTickCount ();
 80024fa:	f008 fab7 	bl	800aa6c <osKernelGetTickCount>
 80024fe:	62f8      	str	r0, [r7, #44]	; 0x2c
  for(;;)
  {

	lastTime += PERIOD_CANCOMM;;
 8002500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002502:	330a      	adds	r3, #10
 8002504:	62fb      	str	r3, [r7, #44]	; 0x2c
	osDelayUntil(lastTime);
 8002506:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002508:	f008 fc63 	bl	800add2 <osDelayUntil>
	//osDelay(10);
	//printf("%d: t02\n", osKernelGetTickCount());

	if(FLAG_RxCplt>0)	//real time, check stdid, extid
 800250c:	4b65      	ldr	r3, [pc, #404]	; (80026a4 <StartTask02+0x2fc>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 8147 	beq.w	80027a4 <StartTask02+0x3fc>
	{
		while(FLAG_RxCplt>0){
 8002516:	e140      	b.n	800279a <StartTask02+0x3f2>
			FLAG_RxCplt--;
 8002518:	4b62      	ldr	r3, [pc, #392]	; (80026a4 <StartTask02+0x2fc>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	3b01      	subs	r3, #1
 800251e:	4a61      	ldr	r2, [pc, #388]	; (80026a4 <StartTask02+0x2fc>)
 8002520:	6013      	str	r3, [r2, #0]
			for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[FLAG_RxCplt][i];}
 8002522:	2300      	movs	r3, #0
 8002524:	627b      	str	r3, [r7, #36]	; 0x24
 8002526:	e010      	b.n	800254a <StartTask02+0x1a2>
 8002528:	4b5e      	ldr	r3, [pc, #376]	; (80026a4 <StartTask02+0x2fc>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a5e      	ldr	r2, [pc, #376]	; (80026a8 <StartTask02+0x300>)
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	441a      	add	r2, r3
 8002532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002534:	4413      	add	r3, r2
 8002536:	f993 1000 	ldrsb.w	r1, [r3]
 800253a:	4a5c      	ldr	r2, [pc, #368]	; (80026ac <StartTask02+0x304>)
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253e:	4413      	add	r3, r2
 8002540:	460a      	mov	r2, r1
 8002542:	701a      	strb	r2, [r3, #0]
 8002544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002546:	3301      	adds	r3, #1
 8002548:	627b      	str	r3, [r7, #36]	; 0x24
 800254a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254c:	2b07      	cmp	r3, #7
 800254e:	ddeb      	ble.n	8002528 <StartTask02+0x180>
		//	printf("canbuf: %d %d %d %d %d %d %d %d\n", canbuf[0], canbuf[1], canbuf[2], canbuf[3], canbuf[4], canbuf[5], canbuf[6], canbuf[7]);
			//printf("%dcanid: %d %d %d\n", osKernelGetTickCount(), g_tCan_Rx_Header[FLAG_RxCplt].StdId, g_tCan_Rx_Header[FLAG_RxCplt].ExtId, g_tCan_Rx_Header[FLAG_RxCplt].Timestamp);
			if(g_tCan_Rx_Header[FLAG_RxCplt].StdId>g_tCan_Rx_Header[FLAG_RxCplt].ExtId){CanId = g_tCan_Rx_Header[FLAG_RxCplt].StdId;}//??????????????
 8002550:	4b54      	ldr	r3, [pc, #336]	; (80026a4 <StartTask02+0x2fc>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4956      	ldr	r1, [pc, #344]	; (80026b0 <StartTask02+0x308>)
 8002556:	4613      	mov	r3, r2
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	1a9b      	subs	r3, r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	440b      	add	r3, r1
 8002560:	6819      	ldr	r1, [r3, #0]
 8002562:	4b50      	ldr	r3, [pc, #320]	; (80026a4 <StartTask02+0x2fc>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	4852      	ldr	r0, [pc, #328]	; (80026b0 <StartTask02+0x308>)
 8002568:	4613      	mov	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	1a9b      	subs	r3, r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	4403      	add	r3, r0
 8002572:	3304      	adds	r3, #4
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4299      	cmp	r1, r3
 8002578:	d90b      	bls.n	8002592 <StartTask02+0x1ea>
 800257a:	4b4a      	ldr	r3, [pc, #296]	; (80026a4 <StartTask02+0x2fc>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	494c      	ldr	r1, [pc, #304]	; (80026b0 <StartTask02+0x308>)
 8002580:	4613      	mov	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	1a9b      	subs	r3, r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a49      	ldr	r2, [pc, #292]	; (80026b4 <StartTask02+0x30c>)
 800258e:	6013      	str	r3, [r2, #0]
 8002590:	e00b      	b.n	80025aa <StartTask02+0x202>
			else {CanId = g_tCan_Rx_Header[FLAG_RxCplt].ExtId;}
 8002592:	4b44      	ldr	r3, [pc, #272]	; (80026a4 <StartTask02+0x2fc>)
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	4946      	ldr	r1, [pc, #280]	; (80026b0 <StartTask02+0x308>)
 8002598:	4613      	mov	r3, r2
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	1a9b      	subs	r3, r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	3304      	adds	r3, #4
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a43      	ldr	r2, [pc, #268]	; (80026b4 <StartTask02+0x30c>)
 80025a8:	6013      	str	r3, [r2, #0]

			switch(CanId)//parse
 80025aa:	4b42      	ldr	r3, [pc, #264]	; (80026b4 <StartTask02+0x30c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f240 72d2 	movw	r2, #2002	; 0x7d2
 80025b2:	4293      	cmp	r3, r2
 80025b4:	f000 80ca 	beq.w	800274c <StartTask02+0x3a4>
 80025b8:	f240 72d2 	movw	r2, #2002	; 0x7d2
 80025bc:	4293      	cmp	r3, r2
 80025be:	f200 80c6 	bhi.w	800274e <StartTask02+0x3a6>
 80025c2:	f240 32e9 	movw	r2, #1001	; 0x3e9
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d00d      	beq.n	80025e6 <StartTask02+0x23e>
 80025ca:	f240 32e9 	movw	r2, #1001	; 0x3e9
 80025ce:	4293      	cmp	r3, r2
 80025d0:	f200 80bd 	bhi.w	800274e <StartTask02+0x3a6>
 80025d4:	f240 1281 	movw	r2, #385	; 0x181
 80025d8:	4293      	cmp	r3, r2
 80025da:	d079      	beq.n	80026d0 <StartTask02+0x328>
 80025dc:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80025e0:	f000 8095 	beq.w	800270e <StartTask02+0x366>
 80025e4:	e0b3      	b.n	800274e <StartTask02+0x3a6>
			{
				case 0x3E9:
					temp_x = (((int16_t)canbuf[1])<<8) | ((int16_t)canbuf[0])&0xff;
 80025e6:	4b31      	ldr	r3, [pc, #196]	; (80026ac <StartTask02+0x304>)
 80025e8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80025ec:	021b      	lsls	r3, r3, #8
 80025ee:	b21a      	sxth	r2, r3
 80025f0:	4b2e      	ldr	r3, [pc, #184]	; (80026ac <StartTask02+0x304>)
 80025f2:	f993 3000 	ldrsb.w	r3, [r3]
 80025f6:	b21b      	sxth	r3, r3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	b21b      	sxth	r3, r3
 80025fc:	4313      	orrs	r3, r2
 80025fe:	b21a      	sxth	r2, r3
 8002600:	4b2d      	ldr	r3, [pc, #180]	; (80026b8 <StartTask02+0x310>)
 8002602:	801a      	strh	r2, [r3, #0]
					temp_y = (((int16_t)canbuf[3])<<8) | ((int16_t)canbuf[2])&0xff;
 8002604:	4b29      	ldr	r3, [pc, #164]	; (80026ac <StartTask02+0x304>)
 8002606:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800260a:	021b      	lsls	r3, r3, #8
 800260c:	b21a      	sxth	r2, r3
 800260e:	4b27      	ldr	r3, [pc, #156]	; (80026ac <StartTask02+0x304>)
 8002610:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002614:	b21b      	sxth	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	b21b      	sxth	r3, r3
 800261a:	4313      	orrs	r3, r2
 800261c:	b21a      	sxth	r2, r3
 800261e:	4b27      	ldr	r3, [pc, #156]	; (80026bc <StartTask02+0x314>)
 8002620:	801a      	strh	r2, [r3, #0]
					temp_w = (((int16_t)canbuf[5])<<8) | ((int16_t)canbuf[4])&0xff;
 8002622:	4b22      	ldr	r3, [pc, #136]	; (80026ac <StartTask02+0x304>)
 8002624:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8002628:	021b      	lsls	r3, r3, #8
 800262a:	b21a      	sxth	r2, r3
 800262c:	4b1f      	ldr	r3, [pc, #124]	; (80026ac <StartTask02+0x304>)
 800262e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002632:	b21b      	sxth	r3, r3
 8002634:	b2db      	uxtb	r3, r3
 8002636:	b21b      	sxth	r3, r3
 8002638:	4313      	orrs	r3, r2
 800263a:	b21a      	sxth	r2, r3
 800263c:	4b20      	ldr	r3, [pc, #128]	; (80026c0 <StartTask02+0x318>)
 800263e:	801a      	strh	r2, [r3, #0]
					Tar_cmd_v_x = (double)temp_x;
 8002640:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <StartTask02+0x310>)
 8002642:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002646:	4618      	mov	r0, r3
 8002648:	f7fd ff6c 	bl	8000524 <__aeabi_i2d>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	491c      	ldr	r1, [pc, #112]	; (80026c4 <StartTask02+0x31c>)
 8002652:	e9c1 2300 	strd	r2, r3, [r1]
					Tar_cmd_v_y = (double)temp_y;
 8002656:	4b19      	ldr	r3, [pc, #100]	; (80026bc <StartTask02+0x314>)
 8002658:	f9b3 3000 	ldrsh.w	r3, [r3]
 800265c:	4618      	mov	r0, r3
 800265e:	f7fd ff61 	bl	8000524 <__aeabi_i2d>
 8002662:	4602      	mov	r2, r0
 8002664:	460b      	mov	r3, r1
 8002666:	4918      	ldr	r1, [pc, #96]	; (80026c8 <StartTask02+0x320>)
 8002668:	e9c1 2300 	strd	r2, r3, [r1]
					Tar_cmd_w = (double)temp_w;
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <StartTask02+0x318>)
 800266e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002672:	4618      	mov	r0, r3
 8002674:	f7fd ff56 	bl	8000524 <__aeabi_i2d>
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	4913      	ldr	r1, [pc, #76]	; (80026cc <StartTask02+0x324>)
 800267e:	e9c1 2300 	strd	r2, r3, [r1]
					torqueSW = canbuf[6];
 8002682:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <StartTask02+0x304>)
 8002684:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8002688:	77fb      	strb	r3, [r7, #31]
					//if(Stop_flag++>255){Stop_flag = 1;}
					Stopflagcheck(Xbot_W, 1);
 800268a:	2101      	movs	r1, #1
 800268c:	2001      	movs	r0, #1
 800268e:	f7ff fcbb 	bl	8002008 <Stopflagcheck>
					//printf("%d: 0x3E9:%d %d\n", osKernelGetTickCount(),Stop_flag,Pre_Stop_flag);
					//printf("%d: Stop_flag: %d\n", osKernelGetTickCount(), Stop_flag);
					break;
 8002692:	e05c      	b.n	800274e <StartTask02+0x3a6>
 8002694:	20000bd5 	.word	0x20000bd5
 8002698:	20000000 	.word	0x20000000
 800269c:	20000014 	.word	0x20000014
 80026a0:	20000028 	.word	0x20000028
 80026a4:	20000a94 	.word	0x20000a94
 80026a8:	20000a98 	.word	0x20000a98
 80026ac:	20000c50 	.word	0x20000c50
 80026b0:	20000ac8 	.word	0x20000ac8
 80026b4:	20000c60 	.word	0x20000c60
 80026b8:	20000c20 	.word	0x20000c20
 80026bc:	20000c22 	.word	0x20000c22
 80026c0:	20000c24 	.word	0x20000c24
 80026c4:	20000bf8 	.word	0x20000bf8
 80026c8:	20000c10 	.word	0x20000c10
 80026cc:	20000c18 	.word	0x20000c18

				case 0x181:
					Tmp_cmd_FL = (((int16_t)canbuf[1])<<8) | ((int16_t)canbuf[0])&0xff;
 80026d0:	4b9f      	ldr	r3, [pc, #636]	; (8002950 <StartTask02+0x5a8>)
 80026d2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	b21a      	sxth	r2, r3
 80026da:	4b9d      	ldr	r3, [pc, #628]	; (8002950 <StartTask02+0x5a8>)
 80026dc:	f993 3000 	ldrsb.w	r3, [r3]
 80026e0:	b21b      	sxth	r3, r3
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	b21b      	sxth	r3, r3
 80026e6:	4313      	orrs	r3, r2
 80026e8:	b21a      	sxth	r2, r3
 80026ea:	4b9a      	ldr	r3, [pc, #616]	; (8002954 <StartTask02+0x5ac>)
 80026ec:	801a      	strh	r2, [r3, #0]
					Tmp_cmd_FR = (((int16_t)canbuf[3])<<8) | ((int16_t)canbuf[2])&0xff;
 80026ee:	4b98      	ldr	r3, [pc, #608]	; (8002950 <StartTask02+0x5a8>)
 80026f0:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80026f4:	021b      	lsls	r3, r3, #8
 80026f6:	b21a      	sxth	r2, r3
 80026f8:	4b95      	ldr	r3, [pc, #596]	; (8002950 <StartTask02+0x5a8>)
 80026fa:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80026fe:	b21b      	sxth	r3, r3
 8002700:	b2db      	uxtb	r3, r3
 8002702:	b21b      	sxth	r3, r3
 8002704:	4313      	orrs	r3, r2
 8002706:	b21a      	sxth	r2, r3
 8002708:	4b93      	ldr	r3, [pc, #588]	; (8002958 <StartTask02+0x5b0>)
 800270a:	801a      	strh	r2, [r3, #0]
					//printf("0x181 %d\n", Tmp_cmd_FL);
					break;
 800270c:	e01f      	b.n	800274e <StartTask02+0x3a6>

				case 0x182:
					Tmp_cmd_RL = (((int16_t)canbuf[1])<<8) | ((int16_t)canbuf[0])&0xff;
 800270e:	4b90      	ldr	r3, [pc, #576]	; (8002950 <StartTask02+0x5a8>)
 8002710:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	b21a      	sxth	r2, r3
 8002718:	4b8d      	ldr	r3, [pc, #564]	; (8002950 <StartTask02+0x5a8>)
 800271a:	f993 3000 	ldrsb.w	r3, [r3]
 800271e:	b21b      	sxth	r3, r3
 8002720:	b2db      	uxtb	r3, r3
 8002722:	b21b      	sxth	r3, r3
 8002724:	4313      	orrs	r3, r2
 8002726:	b21a      	sxth	r2, r3
 8002728:	4b8c      	ldr	r3, [pc, #560]	; (800295c <StartTask02+0x5b4>)
 800272a:	801a      	strh	r2, [r3, #0]
					Tmp_cmd_RR = (((int16_t)canbuf[3])<<8) | ((int16_t)canbuf[2])&0xff;
 800272c:	4b88      	ldr	r3, [pc, #544]	; (8002950 <StartTask02+0x5a8>)
 800272e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8002732:	021b      	lsls	r3, r3, #8
 8002734:	b21a      	sxth	r2, r3
 8002736:	4b86      	ldr	r3, [pc, #536]	; (8002950 <StartTask02+0x5a8>)
 8002738:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800273c:	b21b      	sxth	r3, r3
 800273e:	b2db      	uxtb	r3, r3
 8002740:	b21b      	sxth	r3, r3
 8002742:	4313      	orrs	r3, r2
 8002744:	b21a      	sxth	r2, r3
 8002746:	4b86      	ldr	r3, [pc, #536]	; (8002960 <StartTask02+0x5b8>)
 8002748:	801a      	strh	r2, [r3, #0]
					break;
 800274a:	e000      	b.n	800274e <StartTask02+0x3a6>

				case 2002:

					break;
 800274c:	bf00      	nop
			}

			g_tCan_Rx_Header[FLAG_RxCplt].StdId=0;
 800274e:	4b85      	ldr	r3, [pc, #532]	; (8002964 <StartTask02+0x5bc>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4985      	ldr	r1, [pc, #532]	; (8002968 <StartTask02+0x5c0>)
 8002754:	4613      	mov	r3, r2
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	1a9b      	subs	r3, r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
			g_tCan_Rx_Header[FLAG_RxCplt].ExtId=0;
 8002762:	4b80      	ldr	r3, [pc, #512]	; (8002964 <StartTask02+0x5bc>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4980      	ldr	r1, [pc, #512]	; (8002968 <StartTask02+0x5c0>)
 8002768:	4613      	mov	r3, r2
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	1a9b      	subs	r3, r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	3304      	adds	r3, #4
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
			CanId = 0;
 8002778:	4b7c      	ldr	r3, [pc, #496]	; (800296c <StartTask02+0x5c4>)
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]

			for(int i=0;i<8;i++){canbuf[i]=0;}
 800277e:	2300      	movs	r3, #0
 8002780:	623b      	str	r3, [r7, #32]
 8002782:	e007      	b.n	8002794 <StartTask02+0x3ec>
 8002784:	4a72      	ldr	r2, [pc, #456]	; (8002950 <StartTask02+0x5a8>)
 8002786:	6a3b      	ldr	r3, [r7, #32]
 8002788:	4413      	add	r3, r2
 800278a:	2200      	movs	r2, #0
 800278c:	701a      	strb	r2, [r3, #0]
 800278e:	6a3b      	ldr	r3, [r7, #32]
 8002790:	3301      	adds	r3, #1
 8002792:	623b      	str	r3, [r7, #32]
 8002794:	6a3b      	ldr	r3, [r7, #32]
 8002796:	2b07      	cmp	r3, #7
 8002798:	ddf4      	ble.n	8002784 <StartTask02+0x3dc>
		while(FLAG_RxCplt>0){
 800279a:	4b72      	ldr	r3, [pc, #456]	; (8002964 <StartTask02+0x5bc>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f47f aeba 	bne.w	8002518 <StartTask02+0x170>
		}

	}

	if(temp_w && (temp_x==0) && (temp_y==0)){
 80027a4:	4b72      	ldr	r3, [pc, #456]	; (8002970 <StartTask02+0x5c8>)
 80027a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 8095 	beq.w	80028da <StartTask02+0x532>
 80027b0:	4b70      	ldr	r3, [pc, #448]	; (8002974 <StartTask02+0x5cc>)
 80027b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f040 808f 	bne.w	80028da <StartTask02+0x532>
 80027bc:	4b6e      	ldr	r3, [pc, #440]	; (8002978 <StartTask02+0x5d0>)
 80027be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f040 8089 	bne.w	80028da <StartTask02+0x532>
	//if(Tar_cmd_w){


		if((Pre_ModeABCD!=ModeABCD) || (EndMode==0)){
 80027c8:	4b6c      	ldr	r3, [pc, #432]	; (800297c <StartTask02+0x5d4>)
 80027ca:	781a      	ldrb	r2, [r3, #0]
 80027cc:	4b6c      	ldr	r3, [pc, #432]	; (8002980 <StartTask02+0x5d8>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d103      	bne.n	80027dc <StartTask02+0x434>
 80027d4:	4b6b      	ldr	r3, [pc, #428]	; (8002984 <StartTask02+0x5dc>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d127      	bne.n	800282c <StartTask02+0x484>
			//printf("111osTimerStart: %d, %d\n", ModeABCD, Pre_ModeABCD);
			Pre_ModeABCD = ModeABCD;
 80027dc:	4b68      	ldr	r3, [pc, #416]	; (8002980 <StartTask02+0x5d8>)
 80027de:	781a      	ldrb	r2, [r3, #0]
 80027e0:	4b66      	ldr	r3, [pc, #408]	; (800297c <StartTask02+0x5d4>)
 80027e2:	701a      	strb	r2, [r3, #0]
			Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL=0;
 80027e4:	4b68      	ldr	r3, [pc, #416]	; (8002988 <StartTask02+0x5e0>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	801a      	strh	r2, [r3, #0]
 80027ea:	4b67      	ldr	r3, [pc, #412]	; (8002988 <StartTask02+0x5e0>)
 80027ec:	f9b3 2000 	ldrsh.w	r2, [r3]
 80027f0:	4b66      	ldr	r3, [pc, #408]	; (800298c <StartTask02+0x5e4>)
 80027f2:	801a      	strh	r2, [r3, #0]
 80027f4:	4b65      	ldr	r3, [pc, #404]	; (800298c <StartTask02+0x5e4>)
 80027f6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80027fa:	4b65      	ldr	r3, [pc, #404]	; (8002990 <StartTask02+0x5e8>)
 80027fc:	801a      	strh	r2, [r3, #0]
 80027fe:	4b64      	ldr	r3, [pc, #400]	; (8002990 <StartTask02+0x5e8>)
 8002800:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002804:	4b63      	ldr	r3, [pc, #396]	; (8002994 <StartTask02+0x5ec>)
 8002806:	801a      	strh	r2, [r3, #0]
			if(timerflag){
 8002808:	4b63      	ldr	r3, [pc, #396]	; (8002998 <StartTask02+0x5f0>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d062      	beq.n	80028d6 <StartTask02+0x52e>
				//printf("timerflag: %d\n", timerflag);
				osTimerStart(EndModeDTimerHandle, ENDMODETIME);
 8002810:	4b62      	ldr	r3, [pc, #392]	; (800299c <StartTask02+0x5f4>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002818:	4618      	mov	r0, r3
 800281a:	f008 fb99 	bl	800af50 <osTimerStart>
				timerflag = 0;
 800281e:	4b5e      	ldr	r3, [pc, #376]	; (8002998 <StartTask02+0x5f0>)
 8002820:	2200      	movs	r2, #0
 8002822:	701a      	strb	r2, [r3, #0]
				EndMode = 0;
 8002824:	4b57      	ldr	r3, [pc, #348]	; (8002984 <StartTask02+0x5dc>)
 8002826:	2200      	movs	r2, #0
 8002828:	701a      	strb	r2, [r3, #0]
			if(timerflag){
 800282a:	e054      	b.n	80028d6 <StartTask02+0x52e>
			}
		}
		else {
			ModeABCD = 3;
 800282c:	4b54      	ldr	r3, [pc, #336]	; (8002980 <StartTask02+0x5d8>)
 800282e:	2203      	movs	r2, #3
 8002830:	701a      	strb	r2, [r3, #0]
			Tar_cmd_v_x=0;
 8002832:	495b      	ldr	r1, [pc, #364]	; (80029a0 <StartTask02+0x5f8>)
 8002834:	f04f 0200 	mov.w	r2, #0
 8002838:	f04f 0300 	mov.w	r3, #0
 800283c:	e9c1 2300 	strd	r2, r3, [r1]
			Tar_cmd_v_y=0;
 8002840:	4958      	ldr	r1, [pc, #352]	; (80029a4 <StartTask02+0x5fc>)
 8002842:	f04f 0200 	mov.w	r2, #0
 8002846:	f04f 0300 	mov.w	r3, #0
 800284a:	e9c1 2300 	strd	r2, r3, [r1]

			Tar_cmd_FL = -1*((Tar_cmd_w*CONSTANT_C_AxC_V)/SIGNIFICANT_FIGURES);
 800284e:	4b56      	ldr	r3, [pc, #344]	; (80029a8 <StartTask02+0x600>)
 8002850:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002854:	a33c      	add	r3, pc, #240	; (adr r3, 8002948 <StartTask02+0x5a0>)
 8002856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285a:	f7fd fecd 	bl	80005f8 <__aeabi_dmul>
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	4610      	mov	r0, r2
 8002864:	4619      	mov	r1, r3
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	4b50      	ldr	r3, [pc, #320]	; (80029ac <StartTask02+0x604>)
 800286c:	f7fd ffee 	bl	800084c <__aeabi_ddiv>
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	60ba      	str	r2, [r7, #8]
 8002876:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002880:	f7fe f96a 	bl	8000b58 <__aeabi_d2iz>
 8002884:	4603      	mov	r3, r0
 8002886:	b21a      	sxth	r2, r3
 8002888:	4b3f      	ldr	r3, [pc, #252]	; (8002988 <StartTask02+0x5e0>)
 800288a:	801a      	strh	r2, [r3, #0]

			if(Tar_cmd_FL>LIMIT_W){Tar_cmd_FL=LIMIT_W;}
 800288c:	4b3e      	ldr	r3, [pc, #248]	; (8002988 <StartTask02+0x5e0>)
 800288e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002892:	2b46      	cmp	r3, #70	; 0x46
 8002894:	dd02      	ble.n	800289c <StartTask02+0x4f4>
 8002896:	4b3c      	ldr	r3, [pc, #240]	; (8002988 <StartTask02+0x5e0>)
 8002898:	2246      	movs	r2, #70	; 0x46
 800289a:	801a      	strh	r2, [r3, #0]
			if(Tar_cmd_FL<-LIMIT_W){Tar_cmd_FL=-LIMIT_W;}
 800289c:	4b3a      	ldr	r3, [pc, #232]	; (8002988 <StartTask02+0x5e0>)
 800289e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028a2:	f113 0f46 	cmn.w	r3, #70	; 0x46
 80028a6:	da03      	bge.n	80028b0 <StartTask02+0x508>
 80028a8:	4b37      	ldr	r3, [pc, #220]	; (8002988 <StartTask02+0x5e0>)
 80028aa:	f64f 72ba 	movw	r2, #65466	; 0xffba
 80028ae:	801a      	strh	r2, [r3, #0]
			Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL;
 80028b0:	4b35      	ldr	r3, [pc, #212]	; (8002988 <StartTask02+0x5e0>)
 80028b2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80028b6:	4b35      	ldr	r3, [pc, #212]	; (800298c <StartTask02+0x5e4>)
 80028b8:	801a      	strh	r2, [r3, #0]
 80028ba:	4b34      	ldr	r3, [pc, #208]	; (800298c <StartTask02+0x5e4>)
 80028bc:	f9b3 2000 	ldrsh.w	r2, [r3]
 80028c0:	4b33      	ldr	r3, [pc, #204]	; (8002990 <StartTask02+0x5e8>)
 80028c2:	801a      	strh	r2, [r3, #0]
 80028c4:	4b32      	ldr	r3, [pc, #200]	; (8002990 <StartTask02+0x5e8>)
 80028c6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80028ca:	4b32      	ldr	r3, [pc, #200]	; (8002994 <StartTask02+0x5ec>)
 80028cc:	801a      	strh	r2, [r3, #0]

			Cal_Real_cmd();
 80028ce:	f7fe ff27 	bl	8001720 <Cal_Real_cmd>
		if((Pre_ModeABCD!=ModeABCD) || (EndMode==0)){
 80028d2:	f000 bca3 	b.w	800321c <StartTask02+0xe74>
 80028d6:	f000 bca1 	b.w	800321c <StartTask02+0xe74>


	//else if(Tar_cmd_v_x && (Tar_cmd_w!=0)){
		else {

		if((Pre_ModeABCD!=ModeABCD) || (EndMode==0)){
 80028da:	4b28      	ldr	r3, [pc, #160]	; (800297c <StartTask02+0x5d4>)
 80028dc:	781a      	ldrb	r2, [r3, #0]
 80028de:	4b28      	ldr	r3, [pc, #160]	; (8002980 <StartTask02+0x5d8>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d103      	bne.n	80028ee <StartTask02+0x546>
 80028e6:	4b27      	ldr	r3, [pc, #156]	; (8002984 <StartTask02+0x5dc>)
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d160      	bne.n	80029b0 <StartTask02+0x608>
			//printf("111osTimerStart: %d, %d\n", ModeABCD, Pre_ModeABCD);
			Pre_ModeABCD = ModeABCD;
 80028ee:	4b24      	ldr	r3, [pc, #144]	; (8002980 <StartTask02+0x5d8>)
 80028f0:	781a      	ldrb	r2, [r3, #0]
 80028f2:	4b22      	ldr	r3, [pc, #136]	; (800297c <StartTask02+0x5d4>)
 80028f4:	701a      	strb	r2, [r3, #0]
			Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL=0;
 80028f6:	4b24      	ldr	r3, [pc, #144]	; (8002988 <StartTask02+0x5e0>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	801a      	strh	r2, [r3, #0]
 80028fc:	4b22      	ldr	r3, [pc, #136]	; (8002988 <StartTask02+0x5e0>)
 80028fe:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002902:	4b22      	ldr	r3, [pc, #136]	; (800298c <StartTask02+0x5e4>)
 8002904:	801a      	strh	r2, [r3, #0]
 8002906:	4b21      	ldr	r3, [pc, #132]	; (800298c <StartTask02+0x5e4>)
 8002908:	f9b3 2000 	ldrsh.w	r2, [r3]
 800290c:	4b20      	ldr	r3, [pc, #128]	; (8002990 <StartTask02+0x5e8>)
 800290e:	801a      	strh	r2, [r3, #0]
 8002910:	4b1f      	ldr	r3, [pc, #124]	; (8002990 <StartTask02+0x5e8>)
 8002912:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002916:	4b1f      	ldr	r3, [pc, #124]	; (8002994 <StartTask02+0x5ec>)
 8002918:	801a      	strh	r2, [r3, #0]
			if(timerflag){
 800291a:	4b1f      	ldr	r3, [pc, #124]	; (8002998 <StartTask02+0x5f0>)
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 847a 	beq.w	8003218 <StartTask02+0xe70>
				//printf("timerflag: %d\n", timerflag);
				osTimerStart(EndModeDTimerHandle, ENDMODETIME);
 8002924:	4b1d      	ldr	r3, [pc, #116]	; (800299c <StartTask02+0x5f4>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800292c:	4618      	mov	r0, r3
 800292e:	f008 fb0f 	bl	800af50 <osTimerStart>
				timerflag = 0;
 8002932:	4b19      	ldr	r3, [pc, #100]	; (8002998 <StartTask02+0x5f0>)
 8002934:	2200      	movs	r2, #0
 8002936:	701a      	strb	r2, [r3, #0]
				EndMode = 0;
 8002938:	4b12      	ldr	r3, [pc, #72]	; (8002984 <StartTask02+0x5dc>)
 800293a:	2200      	movs	r2, #0
 800293c:	701a      	strb	r2, [r3, #0]
			if(timerflag){
 800293e:	f000 bc6b 	b.w	8003218 <StartTask02+0xe70>
 8002942:	bf00      	nop
 8002944:	f3af 8000 	nop.w
 8002948:	8ccd1fe0 	.word	0x8ccd1fe0
 800294c:	40412c3c 	.word	0x40412c3c
 8002950:	20000c50 	.word	0x20000c50
 8002954:	20000c40 	.word	0x20000c40
 8002958:	20000c42 	.word	0x20000c42
 800295c:	20000c44 	.word	0x20000c44
 8002960:	20000c46 	.word	0x20000c46
 8002964:	20000a94 	.word	0x20000a94
 8002968:	20000ac8 	.word	0x20000ac8
 800296c:	20000c60 	.word	0x20000c60
 8002970:	20000c24 	.word	0x20000c24
 8002974:	20000c20 	.word	0x20000c20
 8002978:	20000c22 	.word	0x20000c22
 800297c:	20000bd4 	.word	0x20000bd4
 8002980:	2000005c 	.word	0x2000005c
 8002984:	2000005e 	.word	0x2000005e
 8002988:	20000c48 	.word	0x20000c48
 800298c:	20000c4a 	.word	0x20000c4a
 8002990:	20000c4c 	.word	0x20000c4c
 8002994:	20000c4e 	.word	0x20000c4e
 8002998:	2000005d 	.word	0x2000005d
 800299c:	20000c88 	.word	0x20000c88
 80029a0:	20000bf8 	.word	0x20000bf8
 80029a4:	20000c10 	.word	0x20000c10
 80029a8:	20000c18 	.word	0x20000c18
 80029ac:	408f4000 	.word	0x408f4000
			}
		}
		else{
			//Tar_cmd_FL = CONSTANT_VEL  *  (Tar_cmd_v_x*cos(ANGLE_RAD_B) + Tar_cmd_v_y*sin(ANGLE_RAD_B));

			if(Tar_cmd_v_x>LIMIT_V){Tar_cmd_v_x=LIMIT_V;}
 80029b0:	4bc1      	ldr	r3, [pc, #772]	; (8002cb8 <StartTask02+0x910>)
 80029b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029b6:	f04f 0200 	mov.w	r2, #0
 80029ba:	4bc0      	ldr	r3, [pc, #768]	; (8002cbc <StartTask02+0x914>)
 80029bc:	f7fe f8ac 	bl	8000b18 <__aeabi_dcmpgt>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d005      	beq.n	80029d2 <StartTask02+0x62a>
 80029c6:	49bc      	ldr	r1, [pc, #752]	; (8002cb8 <StartTask02+0x910>)
 80029c8:	f04f 0200 	mov.w	r2, #0
 80029cc:	4bbb      	ldr	r3, [pc, #748]	; (8002cbc <StartTask02+0x914>)
 80029ce:	e9c1 2300 	strd	r2, r3, [r1]
			if(Tar_cmd_v_x<-LIMIT_V){Tar_cmd_v_x=-LIMIT_V;}
 80029d2:	4bb9      	ldr	r3, [pc, #740]	; (8002cb8 <StartTask02+0x910>)
 80029d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029d8:	a3af      	add	r3, pc, #700	; (adr r3, 8002c98 <StartTask02+0x8f0>)
 80029da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029de:	f7fe f87d 	bl	8000adc <__aeabi_dcmplt>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <StartTask02+0x64c>
 80029e8:	49b3      	ldr	r1, [pc, #716]	; (8002cb8 <StartTask02+0x910>)
 80029ea:	a3ab      	add	r3, pc, #684	; (adr r3, 8002c98 <StartTask02+0x8f0>)
 80029ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f0:	e9c1 2300 	strd	r2, r3, [r1]

			angle_rad_c = fabs(asin(((230*Tar_cmd_w)/(Tar_cmd_v_x*1000))));
 80029f4:	4bb2      	ldr	r3, [pc, #712]	; (8002cc0 <StartTask02+0x918>)
 80029f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029fa:	a3a9      	add	r3, pc, #676	; (adr r3, 8002ca0 <StartTask02+0x8f8>)
 80029fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a00:	f7fd fdfa 	bl	80005f8 <__aeabi_dmul>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4614      	mov	r4, r2
 8002a0a:	461d      	mov	r5, r3
 8002a0c:	4baa      	ldr	r3, [pc, #680]	; (8002cb8 <StartTask02+0x910>)
 8002a0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	4bab      	ldr	r3, [pc, #684]	; (8002cc4 <StartTask02+0x91c>)
 8002a18:	f7fd fdee 	bl	80005f8 <__aeabi_dmul>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	4620      	mov	r0, r4
 8002a22:	4629      	mov	r1, r5
 8002a24:	f7fd ff12 	bl	800084c <__aeabi_ddiv>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	ec43 2b17 	vmov	d7, r2, r3
 8002a30:	eeb0 0a47 	vmov.f32	s0, s14
 8002a34:	eef0 0a67 	vmov.f32	s1, s15
 8002a38:	f00e ff7a 	bl	8011930 <asin>
 8002a3c:	ec53 2b10 	vmov	r2, r3, d0
 8002a40:	4690      	mov	r8, r2
 8002a42:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002a46:	4ba0      	ldr	r3, [pc, #640]	; (8002cc8 <StartTask02+0x920>)
 8002a48:	e9c3 8900 	strd	r8, r9, [r3]
			angle_rad_i = fabs(atan2(230,(230/tan(angle_rad_c))-209.5));
 8002a4c:	4b9e      	ldr	r3, [pc, #632]	; (8002cc8 <StartTask02+0x920>)
 8002a4e:	ed93 7b00 	vldr	d7, [r3]
 8002a52:	eeb0 0a47 	vmov.f32	s0, s14
 8002a56:	eef0 0a67 	vmov.f32	s1, s15
 8002a5a:	f00e ff35 	bl	80118c8 <tan>
 8002a5e:	ec53 2b10 	vmov	r2, r3, d0
 8002a62:	a18f      	add	r1, pc, #572	; (adr r1, 8002ca0 <StartTask02+0x8f8>)
 8002a64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a68:	f7fd fef0 	bl	800084c <__aeabi_ddiv>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	4610      	mov	r0, r2
 8002a72:	4619      	mov	r1, r3
 8002a74:	a38c      	add	r3, pc, #560	; (adr r3, 8002ca8 <StartTask02+0x900>)
 8002a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7a:	f7fd fc05 	bl	8000288 <__aeabi_dsub>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	460b      	mov	r3, r1
 8002a82:	ec43 2b17 	vmov	d7, r2, r3
 8002a86:	eeb0 1a47 	vmov.f32	s2, s14
 8002a8a:	eef0 1a67 	vmov.f32	s3, s15
 8002a8e:	ed9f 0b84 	vldr	d0, [pc, #528]	; 8002ca0 <StartTask02+0x8f8>
 8002a92:	f00e ff81 	bl	8011998 <atan2>
 8002a96:	ec53 2b10 	vmov	r2, r3, d0
 8002a9a:	4692      	mov	sl, r2
 8002a9c:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8002aa0:	4b8a      	ldr	r3, [pc, #552]	; (8002ccc <StartTask02+0x924>)
 8002aa2:	e9c3 ab00 	strd	sl, fp, [r3]
			angle_rad_o = fabs(atan2(230,(230/tan(angle_rad_c))+209.5));
 8002aa6:	4b88      	ldr	r3, [pc, #544]	; (8002cc8 <StartTask02+0x920>)
 8002aa8:	ed93 7b00 	vldr	d7, [r3]
 8002aac:	eeb0 0a47 	vmov.f32	s0, s14
 8002ab0:	eef0 0a67 	vmov.f32	s1, s15
 8002ab4:	f00e ff08 	bl	80118c8 <tan>
 8002ab8:	ec53 2b10 	vmov	r2, r3, d0
 8002abc:	a178      	add	r1, pc, #480	; (adr r1, 8002ca0 <StartTask02+0x8f8>)
 8002abe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002ac2:	f7fd fec3 	bl	800084c <__aeabi_ddiv>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	4610      	mov	r0, r2
 8002acc:	4619      	mov	r1, r3
 8002ace:	a376      	add	r3, pc, #472	; (adr r3, 8002ca8 <StartTask02+0x900>)
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f7fd fbda 	bl	800028c <__adddf3>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	ec43 2b17 	vmov	d7, r2, r3
 8002ae0:	eeb0 1a47 	vmov.f32	s2, s14
 8002ae4:	eef0 1a67 	vmov.f32	s3, s15
 8002ae8:	ed9f 0b6d 	vldr	d0, [pc, #436]	; 8002ca0 <StartTask02+0x8f8>
 8002aec:	f00e ff54 	bl	8011998 <atan2>
 8002af0:	ec53 2b10 	vmov	r2, r3, d0
 8002af4:	603a      	str	r2, [r7, #0]
 8002af6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002afa:	607b      	str	r3, [r7, #4]
 8002afc:	4b74      	ldr	r3, [pc, #464]	; (8002cd0 <StartTask02+0x928>)
 8002afe:	ed97 7b00 	vldr	d7, [r7]
 8002b02:	ed83 7b00 	vstr	d7, [r3]

			Tar_cmd_v_i = (Tar_cmd_v_x*sin(angle_rad_c)) / sin(angle_rad_i);
 8002b06:	4b70      	ldr	r3, [pc, #448]	; (8002cc8 <StartTask02+0x920>)
 8002b08:	ed93 7b00 	vldr	d7, [r3]
 8002b0c:	eeb0 0a47 	vmov.f32	s0, s14
 8002b10:	eef0 0a67 	vmov.f32	s1, s15
 8002b14:	f00e fe80 	bl	8011818 <sin>
 8002b18:	ec51 0b10 	vmov	r0, r1, d0
 8002b1c:	4b66      	ldr	r3, [pc, #408]	; (8002cb8 <StartTask02+0x910>)
 8002b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b22:	f7fd fd69 	bl	80005f8 <__aeabi_dmul>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	4614      	mov	r4, r2
 8002b2c:	461d      	mov	r5, r3
 8002b2e:	4b67      	ldr	r3, [pc, #412]	; (8002ccc <StartTask02+0x924>)
 8002b30:	ed93 7b00 	vldr	d7, [r3]
 8002b34:	eeb0 0a47 	vmov.f32	s0, s14
 8002b38:	eef0 0a67 	vmov.f32	s1, s15
 8002b3c:	f00e fe6c 	bl	8011818 <sin>
 8002b40:	ec53 2b10 	vmov	r2, r3, d0
 8002b44:	4620      	mov	r0, r4
 8002b46:	4629      	mov	r1, r5
 8002b48:	f7fd fe80 	bl	800084c <__aeabi_ddiv>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4960      	ldr	r1, [pc, #384]	; (8002cd4 <StartTask02+0x92c>)
 8002b52:	e9c1 2300 	strd	r2, r3, [r1]
			Tar_cmd_v_o = (Tar_cmd_v_x*sin(angle_rad_c)) / sin(angle_rad_o);
 8002b56:	4b5c      	ldr	r3, [pc, #368]	; (8002cc8 <StartTask02+0x920>)
 8002b58:	ed93 7b00 	vldr	d7, [r3]
 8002b5c:	eeb0 0a47 	vmov.f32	s0, s14
 8002b60:	eef0 0a67 	vmov.f32	s1, s15
 8002b64:	f00e fe58 	bl	8011818 <sin>
 8002b68:	ec51 0b10 	vmov	r0, r1, d0
 8002b6c:	4b52      	ldr	r3, [pc, #328]	; (8002cb8 <StartTask02+0x910>)
 8002b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b72:	f7fd fd41 	bl	80005f8 <__aeabi_dmul>
 8002b76:	4602      	mov	r2, r0
 8002b78:	460b      	mov	r3, r1
 8002b7a:	4614      	mov	r4, r2
 8002b7c:	461d      	mov	r5, r3
 8002b7e:	4b54      	ldr	r3, [pc, #336]	; (8002cd0 <StartTask02+0x928>)
 8002b80:	ed93 7b00 	vldr	d7, [r3]
 8002b84:	eeb0 0a47 	vmov.f32	s0, s14
 8002b88:	eef0 0a67 	vmov.f32	s1, s15
 8002b8c:	f00e fe44 	bl	8011818 <sin>
 8002b90:	ec53 2b10 	vmov	r2, r3, d0
 8002b94:	4620      	mov	r0, r4
 8002b96:	4629      	mov	r1, r5
 8002b98:	f7fd fe58 	bl	800084c <__aeabi_ddiv>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	494d      	ldr	r1, [pc, #308]	; (8002cd8 <StartTask02+0x930>)
 8002ba2:	e9c1 2300 	strd	r2, r3, [r1]

			if(temp_w==0){
 8002ba6:	4b4d      	ldr	r3, [pc, #308]	; (8002cdc <StartTask02+0x934>)
 8002ba8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f040 80b3 	bne.w	8002d18 <StartTask02+0x970>
				Tar_cmd_v_i=Tar_cmd_v_o=Tar_cmd_v_x;
 8002bb2:	4b41      	ldr	r3, [pc, #260]	; (8002cb8 <StartTask02+0x910>)
 8002bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bb8:	4947      	ldr	r1, [pc, #284]	; (8002cd8 <StartTask02+0x930>)
 8002bba:	e9c1 2300 	strd	r2, r3, [r1]
 8002bbe:	4b46      	ldr	r3, [pc, #280]	; (8002cd8 <StartTask02+0x930>)
 8002bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc4:	4943      	ldr	r1, [pc, #268]	; (8002cd4 <StartTask02+0x92c>)
 8002bc6:	e9c1 2300 	strd	r2, r3, [r1]
				angle_rad_i=angle_rad_o=angle_rad_c=0;
 8002bca:	493f      	ldr	r1, [pc, #252]	; (8002cc8 <StartTask02+0x920>)
 8002bcc:	f04f 0200 	mov.w	r2, #0
 8002bd0:	f04f 0300 	mov.w	r3, #0
 8002bd4:	e9c1 2300 	strd	r2, r3, [r1]
 8002bd8:	4b3b      	ldr	r3, [pc, #236]	; (8002cc8 <StartTask02+0x920>)
 8002bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bde:	493c      	ldr	r1, [pc, #240]	; (8002cd0 <StartTask02+0x928>)
 8002be0:	e9c1 2300 	strd	r2, r3, [r1]
 8002be4:	4b3a      	ldr	r3, [pc, #232]	; (8002cd0 <StartTask02+0x928>)
 8002be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bea:	4938      	ldr	r1, [pc, #224]	; (8002ccc <StartTask02+0x924>)
 8002bec:	e9c1 2300 	strd	r2, r3, [r1]

				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8002bf0:	4b38      	ldr	r3, [pc, #224]	; (8002cd4 <StartTask02+0x92c>)
 8002bf2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bf6:	a32e      	add	r3, pc, #184	; (adr r3, 8002cb0 <StartTask02+0x908>)
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	f7fd fcfc 	bl	80005f8 <__aeabi_dmul>
 8002c00:	4602      	mov	r2, r0
 8002c02:	460b      	mov	r3, r1
 8002c04:	4610      	mov	r0, r2
 8002c06:	4619      	mov	r1, r3
 8002c08:	f7fd ffa6 	bl	8000b58 <__aeabi_d2iz>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	b21a      	sxth	r2, r3
 8002c10:	4b33      	ldr	r3, [pc, #204]	; (8002ce0 <StartTask02+0x938>)
 8002c12:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8002c14:	4b2f      	ldr	r3, [pc, #188]	; (8002cd4 <StartTask02+0x92c>)
 8002c16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c1a:	a325      	add	r3, pc, #148	; (adr r3, 8002cb0 <StartTask02+0x908>)
 8002c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c20:	f7fd fcea 	bl	80005f8 <__aeabi_dmul>
 8002c24:	4602      	mov	r2, r0
 8002c26:	460b      	mov	r3, r1
 8002c28:	4610      	mov	r0, r2
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	f7fd ff94 	bl	8000b58 <__aeabi_d2iz>
 8002c30:	4603      	mov	r3, r0
 8002c32:	b21a      	sxth	r2, r3
 8002c34:	4b2b      	ldr	r3, [pc, #172]	; (8002ce4 <StartTask02+0x93c>)
 8002c36:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8002c38:	4b27      	ldr	r3, [pc, #156]	; (8002cd8 <StartTask02+0x930>)
 8002c3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c3e:	a31c      	add	r3, pc, #112	; (adr r3, 8002cb0 <StartTask02+0x908>)
 8002c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c44:	f7fd fcd8 	bl	80005f8 <__aeabi_dmul>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	4610      	mov	r0, r2
 8002c4e:	4619      	mov	r1, r3
 8002c50:	f7fd ff82 	bl	8000b58 <__aeabi_d2iz>
 8002c54:	4603      	mov	r3, r0
 8002c56:	b21b      	sxth	r3, r3
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	425b      	negs	r3, r3
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	b21a      	sxth	r2, r3
 8002c60:	4b21      	ldr	r3, [pc, #132]	; (8002ce8 <StartTask02+0x940>)
 8002c62:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8002c64:	4b1c      	ldr	r3, [pc, #112]	; (8002cd8 <StartTask02+0x930>)
 8002c66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c6a:	a311      	add	r3, pc, #68	; (adr r3, 8002cb0 <StartTask02+0x908>)
 8002c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c70:	f7fd fcc2 	bl	80005f8 <__aeabi_dmul>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4610      	mov	r0, r2
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	f7fd ff6c 	bl	8000b58 <__aeabi_d2iz>
 8002c80:	4603      	mov	r3, r0
 8002c82:	b21b      	sxth	r3, r3
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	425b      	negs	r3, r3
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	b21a      	sxth	r2, r3
 8002c8c:	4b17      	ldr	r3, [pc, #92]	; (8002cec <StartTask02+0x944>)
 8002c8e:	801a      	strh	r2, [r3, #0]
 8002c90:	e02e      	b.n	8002cf0 <StartTask02+0x948>
 8002c92:	bf00      	nop
 8002c94:	f3af 8000 	nop.w
 8002c98:	00000000 	.word	0x00000000
 8002c9c:	c07f4000 	.word	0xc07f4000
 8002ca0:	00000000 	.word	0x00000000
 8002ca4:	406cc000 	.word	0x406cc000
 8002ca8:	00000000 	.word	0x00000000
 8002cac:	406a3000 	.word	0x406a3000
 8002cb0:	cc196908 	.word	0xcc196908
 8002cb4:	3fbc42f1 	.word	0x3fbc42f1
 8002cb8:	20000bf8 	.word	0x20000bf8
 8002cbc:	407f4000 	.word	0x407f4000
 8002cc0:	20000c18 	.word	0x20000c18
 8002cc4:	408f4000 	.word	0x408f4000
 8002cc8:	20000be0 	.word	0x20000be0
 8002ccc:	20000be8 	.word	0x20000be8
 8002cd0:	20000bf0 	.word	0x20000bf0
 8002cd4:	20000c00 	.word	0x20000c00
 8002cd8:	20000c08 	.word	0x20000c08
 8002cdc:	20000c24 	.word	0x20000c24
 8002ce0:	20000c48 	.word	0x20000c48
 8002ce4:	20000c4c 	.word	0x20000c4c
 8002ce8:	20000c4a 	.word	0x20000c4a
 8002cec:	20000c4e 	.word	0x20000c4e

				Deg2Ste(Xbot_W,0, STMotorID1);
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	2001      	movs	r0, #1
 8002cf6:	f7ff f9c7 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,0, STMotorID2);
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	2001      	movs	r0, #1
 8002d00:	f7ff f9c2 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,0, STMotorID3);
 8002d04:	2202      	movs	r2, #2
 8002d06:	2100      	movs	r1, #0
 8002d08:	2001      	movs	r0, #1
 8002d0a:	f7ff f9bd 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,0, STMotorID4);
 8002d0e:	2203      	movs	r2, #3
 8002d10:	2100      	movs	r1, #0
 8002d12:	2001      	movs	r0, #1
 8002d14:	f7ff f9b8 	bl	8002088 <Deg2Ste>
			}

			if((temp_w>0) && (temp_x>0)){
 8002d18:	4b9b      	ldr	r3, [pc, #620]	; (8002f88 <StartTask02+0xbe0>)
 8002d1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f340 8093 	ble.w	8002e4a <StartTask02+0xaa2>
 8002d24:	4b99      	ldr	r3, [pc, #612]	; (8002f8c <StartTask02+0xbe4>)
 8002d26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f340 808d 	ble.w	8002e4a <StartTask02+0xaa2>
				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8002d30:	4b97      	ldr	r3, [pc, #604]	; (8002f90 <StartTask02+0xbe8>)
 8002d32:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d36:	a392      	add	r3, pc, #584	; (adr r3, 8002f80 <StartTask02+0xbd8>)
 8002d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3c:	f7fd fc5c 	bl	80005f8 <__aeabi_dmul>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4610      	mov	r0, r2
 8002d46:	4619      	mov	r1, r3
 8002d48:	f7fd ff06 	bl	8000b58 <__aeabi_d2iz>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	b21a      	sxth	r2, r3
 8002d50:	4b90      	ldr	r3, [pc, #576]	; (8002f94 <StartTask02+0xbec>)
 8002d52:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8002d54:	4b8e      	ldr	r3, [pc, #568]	; (8002f90 <StartTask02+0xbe8>)
 8002d56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d5a:	a389      	add	r3, pc, #548	; (adr r3, 8002f80 <StartTask02+0xbd8>)
 8002d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d60:	f7fd fc4a 	bl	80005f8 <__aeabi_dmul>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	4610      	mov	r0, r2
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	f7fd fef4 	bl	8000b58 <__aeabi_d2iz>
 8002d70:	4603      	mov	r3, r0
 8002d72:	b21a      	sxth	r2, r3
 8002d74:	4b88      	ldr	r3, [pc, #544]	; (8002f98 <StartTask02+0xbf0>)
 8002d76:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8002d78:	4b88      	ldr	r3, [pc, #544]	; (8002f9c <StartTask02+0xbf4>)
 8002d7a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d7e:	a380      	add	r3, pc, #512	; (adr r3, 8002f80 <StartTask02+0xbd8>)
 8002d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d84:	f7fd fc38 	bl	80005f8 <__aeabi_dmul>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	4610      	mov	r0, r2
 8002d8e:	4619      	mov	r1, r3
 8002d90:	f7fd fee2 	bl	8000b58 <__aeabi_d2iz>
 8002d94:	4603      	mov	r3, r0
 8002d96:	b21b      	sxth	r3, r3
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	425b      	negs	r3, r3
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	b21a      	sxth	r2, r3
 8002da0:	4b7f      	ldr	r3, [pc, #508]	; (8002fa0 <StartTask02+0xbf8>)
 8002da2:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8002da4:	4b7d      	ldr	r3, [pc, #500]	; (8002f9c <StartTask02+0xbf4>)
 8002da6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002daa:	a375      	add	r3, pc, #468	; (adr r3, 8002f80 <StartTask02+0xbd8>)
 8002dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db0:	f7fd fc22 	bl	80005f8 <__aeabi_dmul>
 8002db4:	4602      	mov	r2, r0
 8002db6:	460b      	mov	r3, r1
 8002db8:	4610      	mov	r0, r2
 8002dba:	4619      	mov	r1, r3
 8002dbc:	f7fd fecc 	bl	8000b58 <__aeabi_d2iz>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	b21b      	sxth	r3, r3
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	425b      	negs	r3, r3
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	b21a      	sxth	r2, r3
 8002dcc:	4b75      	ldr	r3, [pc, #468]	; (8002fa4 <StartTask02+0xbfc>)
 8002dce:	801a      	strh	r2, [r3, #0]

				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID1);
 8002dd0:	4b75      	ldr	r3, [pc, #468]	; (8002fa8 <StartTask02+0xc00>)
 8002dd2:	ed93 7b00 	vldr	d7, [r3]
 8002dd6:	eeb0 0a47 	vmov.f32	s0, s14
 8002dda:	eef0 0a67 	vmov.f32	s1, s15
 8002dde:	f7ff f98f 	bl	8002100 <rad2deg>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2200      	movs	r2, #0
 8002de6:	4619      	mov	r1, r3
 8002de8:	2001      	movs	r0, #1
 8002dea:	f7ff f94d 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID2);
 8002dee:	4b6f      	ldr	r3, [pc, #444]	; (8002fac <StartTask02+0xc04>)
 8002df0:	ed93 7b00 	vldr	d7, [r3]
 8002df4:	eeb0 0a47 	vmov.f32	s0, s14
 8002df8:	eef0 0a67 	vmov.f32	s1, s15
 8002dfc:	f7ff f980 	bl	8002100 <rad2deg>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2201      	movs	r2, #1
 8002e04:	4619      	mov	r1, r3
 8002e06:	2001      	movs	r0, #1
 8002e08:	f7ff f93e 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID3);
 8002e0c:	4b66      	ldr	r3, [pc, #408]	; (8002fa8 <StartTask02+0xc00>)
 8002e0e:	ed93 7b00 	vldr	d7, [r3]
 8002e12:	eeb0 0a47 	vmov.f32	s0, s14
 8002e16:	eef0 0a67 	vmov.f32	s1, s15
 8002e1a:	f7ff f971 	bl	8002100 <rad2deg>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2202      	movs	r2, #2
 8002e22:	4619      	mov	r1, r3
 8002e24:	2001      	movs	r0, #1
 8002e26:	f7ff f92f 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID4);
 8002e2a:	4b60      	ldr	r3, [pc, #384]	; (8002fac <StartTask02+0xc04>)
 8002e2c:	ed93 7b00 	vldr	d7, [r3]
 8002e30:	eeb0 0a47 	vmov.f32	s0, s14
 8002e34:	eef0 0a67 	vmov.f32	s1, s15
 8002e38:	f7ff f962 	bl	8002100 <rad2deg>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2203      	movs	r2, #3
 8002e40:	4619      	mov	r1, r3
 8002e42:	2001      	movs	r0, #1
 8002e44:	f7ff f920 	bl	8002088 <Deg2Ste>
 8002e48:	e1e3      	b.n	8003212 <StartTask02+0xe6a>

			}

			else if((temp_w<0) && (temp_x>0)){
 8002e4a:	4b4f      	ldr	r3, [pc, #316]	; (8002f88 <StartTask02+0xbe0>)
 8002e4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f280 80ad 	bge.w	8002fb0 <StartTask02+0xc08>
 8002e56:	4b4d      	ldr	r3, [pc, #308]	; (8002f8c <StartTask02+0xbe4>)
 8002e58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f340 80a7 	ble.w	8002fb0 <StartTask02+0xc08>
				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8002e62:	4b4e      	ldr	r3, [pc, #312]	; (8002f9c <StartTask02+0xbf4>)
 8002e64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e68:	a345      	add	r3, pc, #276	; (adr r3, 8002f80 <StartTask02+0xbd8>)
 8002e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6e:	f7fd fbc3 	bl	80005f8 <__aeabi_dmul>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	4610      	mov	r0, r2
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f7fd fe6d 	bl	8000b58 <__aeabi_d2iz>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	b21a      	sxth	r2, r3
 8002e82:	4b44      	ldr	r3, [pc, #272]	; (8002f94 <StartTask02+0xbec>)
 8002e84:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8002e86:	4b45      	ldr	r3, [pc, #276]	; (8002f9c <StartTask02+0xbf4>)
 8002e88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e8c:	a33c      	add	r3, pc, #240	; (adr r3, 8002f80 <StartTask02+0xbd8>)
 8002e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e92:	f7fd fbb1 	bl	80005f8 <__aeabi_dmul>
 8002e96:	4602      	mov	r2, r0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	4610      	mov	r0, r2
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	f7fd fe5b 	bl	8000b58 <__aeabi_d2iz>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	b21a      	sxth	r2, r3
 8002ea6:	4b3c      	ldr	r3, [pc, #240]	; (8002f98 <StartTask02+0xbf0>)
 8002ea8:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8002eaa:	4b39      	ldr	r3, [pc, #228]	; (8002f90 <StartTask02+0xbe8>)
 8002eac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002eb0:	a333      	add	r3, pc, #204	; (adr r3, 8002f80 <StartTask02+0xbd8>)
 8002eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb6:	f7fd fb9f 	bl	80005f8 <__aeabi_dmul>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	4610      	mov	r0, r2
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f7fd fe49 	bl	8000b58 <__aeabi_d2iz>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	b21b      	sxth	r3, r3
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	425b      	negs	r3, r3
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	b21a      	sxth	r2, r3
 8002ed2:	4b33      	ldr	r3, [pc, #204]	; (8002fa0 <StartTask02+0xbf8>)
 8002ed4:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8002ed6:	4b2e      	ldr	r3, [pc, #184]	; (8002f90 <StartTask02+0xbe8>)
 8002ed8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002edc:	a328      	add	r3, pc, #160	; (adr r3, 8002f80 <StartTask02+0xbd8>)
 8002ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee2:	f7fd fb89 	bl	80005f8 <__aeabi_dmul>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4610      	mov	r0, r2
 8002eec:	4619      	mov	r1, r3
 8002eee:	f7fd fe33 	bl	8000b58 <__aeabi_d2iz>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	b21b      	sxth	r3, r3
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	425b      	negs	r3, r3
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	b21a      	sxth	r2, r3
 8002efe:	4b29      	ldr	r3, [pc, #164]	; (8002fa4 <StartTask02+0xbfc>)
 8002f00:	801a      	strh	r2, [r3, #0]

				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID1);
 8002f02:	4b2a      	ldr	r3, [pc, #168]	; (8002fac <StartTask02+0xc04>)
 8002f04:	ed93 7b00 	vldr	d7, [r3]
 8002f08:	eeb0 0a47 	vmov.f32	s0, s14
 8002f0c:	eef0 0a67 	vmov.f32	s1, s15
 8002f10:	f7ff f8f6 	bl	8002100 <rad2deg>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2200      	movs	r2, #0
 8002f18:	4619      	mov	r1, r3
 8002f1a:	2001      	movs	r0, #1
 8002f1c:	f7ff f8b4 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID2);
 8002f20:	4b21      	ldr	r3, [pc, #132]	; (8002fa8 <StartTask02+0xc00>)
 8002f22:	ed93 7b00 	vldr	d7, [r3]
 8002f26:	eeb0 0a47 	vmov.f32	s0, s14
 8002f2a:	eef0 0a67 	vmov.f32	s1, s15
 8002f2e:	f7ff f8e7 	bl	8002100 <rad2deg>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2201      	movs	r2, #1
 8002f36:	4619      	mov	r1, r3
 8002f38:	2001      	movs	r0, #1
 8002f3a:	f7ff f8a5 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID3);
 8002f3e:	4b1b      	ldr	r3, [pc, #108]	; (8002fac <StartTask02+0xc04>)
 8002f40:	ed93 7b00 	vldr	d7, [r3]
 8002f44:	eeb0 0a47 	vmov.f32	s0, s14
 8002f48:	eef0 0a67 	vmov.f32	s1, s15
 8002f4c:	f7ff f8d8 	bl	8002100 <rad2deg>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2202      	movs	r2, #2
 8002f54:	4619      	mov	r1, r3
 8002f56:	2001      	movs	r0, #1
 8002f58:	f7ff f896 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID4);
 8002f5c:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <StartTask02+0xc00>)
 8002f5e:	ed93 7b00 	vldr	d7, [r3]
 8002f62:	eeb0 0a47 	vmov.f32	s0, s14
 8002f66:	eef0 0a67 	vmov.f32	s1, s15
 8002f6a:	f7ff f8c9 	bl	8002100 <rad2deg>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2203      	movs	r2, #3
 8002f72:	4619      	mov	r1, r3
 8002f74:	2001      	movs	r0, #1
 8002f76:	f7ff f887 	bl	8002088 <Deg2Ste>
 8002f7a:	e14a      	b.n	8003212 <StartTask02+0xe6a>
 8002f7c:	f3af 8000 	nop.w
 8002f80:	cc196908 	.word	0xcc196908
 8002f84:	3fbc42f1 	.word	0x3fbc42f1
 8002f88:	20000c24 	.word	0x20000c24
 8002f8c:	20000c20 	.word	0x20000c20
 8002f90:	20000c00 	.word	0x20000c00
 8002f94:	20000c48 	.word	0x20000c48
 8002f98:	20000c4c 	.word	0x20000c4c
 8002f9c:	20000c08 	.word	0x20000c08
 8002fa0:	20000c4a 	.word	0x20000c4a
 8002fa4:	20000c4e 	.word	0x20000c4e
 8002fa8:	20000bf0 	.word	0x20000bf0
 8002fac:	20000be8 	.word	0x20000be8
			}

			else if((temp_w>0) && (temp_x<0)){
 8002fb0:	4bb5      	ldr	r3, [pc, #724]	; (8003288 <StartTask02+0xee0>)
 8002fb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f340 8093 	ble.w	80030e2 <StartTask02+0xd3a>
 8002fbc:	4bb3      	ldr	r3, [pc, #716]	; (800328c <StartTask02+0xee4>)
 8002fbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f280 808d 	bge.w	80030e2 <StartTask02+0xd3a>
				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8002fc8:	4bb1      	ldr	r3, [pc, #708]	; (8003290 <StartTask02+0xee8>)
 8002fca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002fce:	a3ac      	add	r3, pc, #688	; (adr r3, 8003280 <StartTask02+0xed8>)
 8002fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd4:	f7fd fb10 	bl	80005f8 <__aeabi_dmul>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	460b      	mov	r3, r1
 8002fdc:	4610      	mov	r0, r2
 8002fde:	4619      	mov	r1, r3
 8002fe0:	f7fd fdba 	bl	8000b58 <__aeabi_d2iz>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	b21a      	sxth	r2, r3
 8002fe8:	4baa      	ldr	r3, [pc, #680]	; (8003294 <StartTask02+0xeec>)
 8002fea:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8002fec:	4ba8      	ldr	r3, [pc, #672]	; (8003290 <StartTask02+0xee8>)
 8002fee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ff2:	a3a3      	add	r3, pc, #652	; (adr r3, 8003280 <StartTask02+0xed8>)
 8002ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff8:	f7fd fafe 	bl	80005f8 <__aeabi_dmul>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	460b      	mov	r3, r1
 8003000:	4610      	mov	r0, r2
 8003002:	4619      	mov	r1, r3
 8003004:	f7fd fda8 	bl	8000b58 <__aeabi_d2iz>
 8003008:	4603      	mov	r3, r0
 800300a:	b21a      	sxth	r2, r3
 800300c:	4ba2      	ldr	r3, [pc, #648]	; (8003298 <StartTask02+0xef0>)
 800300e:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8003010:	4ba2      	ldr	r3, [pc, #648]	; (800329c <StartTask02+0xef4>)
 8003012:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003016:	a39a      	add	r3, pc, #616	; (adr r3, 8003280 <StartTask02+0xed8>)
 8003018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301c:	f7fd faec 	bl	80005f8 <__aeabi_dmul>
 8003020:	4602      	mov	r2, r0
 8003022:	460b      	mov	r3, r1
 8003024:	4610      	mov	r0, r2
 8003026:	4619      	mov	r1, r3
 8003028:	f7fd fd96 	bl	8000b58 <__aeabi_d2iz>
 800302c:	4603      	mov	r3, r0
 800302e:	b21b      	sxth	r3, r3
 8003030:	b29b      	uxth	r3, r3
 8003032:	425b      	negs	r3, r3
 8003034:	b29b      	uxth	r3, r3
 8003036:	b21a      	sxth	r2, r3
 8003038:	4b99      	ldr	r3, [pc, #612]	; (80032a0 <StartTask02+0xef8>)
 800303a:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 800303c:	4b97      	ldr	r3, [pc, #604]	; (800329c <StartTask02+0xef4>)
 800303e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003042:	a38f      	add	r3, pc, #572	; (adr r3, 8003280 <StartTask02+0xed8>)
 8003044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003048:	f7fd fad6 	bl	80005f8 <__aeabi_dmul>
 800304c:	4602      	mov	r2, r0
 800304e:	460b      	mov	r3, r1
 8003050:	4610      	mov	r0, r2
 8003052:	4619      	mov	r1, r3
 8003054:	f7fd fd80 	bl	8000b58 <__aeabi_d2iz>
 8003058:	4603      	mov	r3, r0
 800305a:	b21b      	sxth	r3, r3
 800305c:	b29b      	uxth	r3, r3
 800305e:	425b      	negs	r3, r3
 8003060:	b29b      	uxth	r3, r3
 8003062:	b21a      	sxth	r2, r3
 8003064:	4b8f      	ldr	r3, [pc, #572]	; (80032a4 <StartTask02+0xefc>)
 8003066:	801a      	strh	r2, [r3, #0]

				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID1);
 8003068:	4b8f      	ldr	r3, [pc, #572]	; (80032a8 <StartTask02+0xf00>)
 800306a:	ed93 7b00 	vldr	d7, [r3]
 800306e:	eeb0 0a47 	vmov.f32	s0, s14
 8003072:	eef0 0a67 	vmov.f32	s1, s15
 8003076:	f7ff f843 	bl	8002100 <rad2deg>
 800307a:	4603      	mov	r3, r0
 800307c:	2200      	movs	r2, #0
 800307e:	4619      	mov	r1, r3
 8003080:	2001      	movs	r0, #1
 8003082:	f7ff f801 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID2);
 8003086:	4b89      	ldr	r3, [pc, #548]	; (80032ac <StartTask02+0xf04>)
 8003088:	ed93 7b00 	vldr	d7, [r3]
 800308c:	eeb0 0a47 	vmov.f32	s0, s14
 8003090:	eef0 0a67 	vmov.f32	s1, s15
 8003094:	f7ff f834 	bl	8002100 <rad2deg>
 8003098:	4603      	mov	r3, r0
 800309a:	2201      	movs	r2, #1
 800309c:	4619      	mov	r1, r3
 800309e:	2001      	movs	r0, #1
 80030a0:	f7fe fff2 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID3);
 80030a4:	4b80      	ldr	r3, [pc, #512]	; (80032a8 <StartTask02+0xf00>)
 80030a6:	ed93 7b00 	vldr	d7, [r3]
 80030aa:	eeb0 0a47 	vmov.f32	s0, s14
 80030ae:	eef0 0a67 	vmov.f32	s1, s15
 80030b2:	f7ff f825 	bl	8002100 <rad2deg>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2202      	movs	r2, #2
 80030ba:	4619      	mov	r1, r3
 80030bc:	2001      	movs	r0, #1
 80030be:	f7fe ffe3 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID4);
 80030c2:	4b7a      	ldr	r3, [pc, #488]	; (80032ac <StartTask02+0xf04>)
 80030c4:	ed93 7b00 	vldr	d7, [r3]
 80030c8:	eeb0 0a47 	vmov.f32	s0, s14
 80030cc:	eef0 0a67 	vmov.f32	s1, s15
 80030d0:	f7ff f816 	bl	8002100 <rad2deg>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2203      	movs	r2, #3
 80030d8:	4619      	mov	r1, r3
 80030da:	2001      	movs	r0, #1
 80030dc:	f7fe ffd4 	bl	8002088 <Deg2Ste>
 80030e0:	e097      	b.n	8003212 <StartTask02+0xe6a>
			}

			else if((temp_w<0) && (temp_x<0)){
 80030e2:	4b69      	ldr	r3, [pc, #420]	; (8003288 <StartTask02+0xee0>)
 80030e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f280 8092 	bge.w	8003212 <StartTask02+0xe6a>
 80030ee:	4b67      	ldr	r3, [pc, #412]	; (800328c <StartTask02+0xee4>)
 80030f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f280 808c 	bge.w	8003212 <StartTask02+0xe6a>
				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 80030fa:	4b68      	ldr	r3, [pc, #416]	; (800329c <StartTask02+0xef4>)
 80030fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003100:	a35f      	add	r3, pc, #380	; (adr r3, 8003280 <StartTask02+0xed8>)
 8003102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003106:	f7fd fa77 	bl	80005f8 <__aeabi_dmul>
 800310a:	4602      	mov	r2, r0
 800310c:	460b      	mov	r3, r1
 800310e:	4610      	mov	r0, r2
 8003110:	4619      	mov	r1, r3
 8003112:	f7fd fd21 	bl	8000b58 <__aeabi_d2iz>
 8003116:	4603      	mov	r3, r0
 8003118:	b21a      	sxth	r2, r3
 800311a:	4b5e      	ldr	r3, [pc, #376]	; (8003294 <StartTask02+0xeec>)
 800311c:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 800311e:	4b5f      	ldr	r3, [pc, #380]	; (800329c <StartTask02+0xef4>)
 8003120:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003124:	a356      	add	r3, pc, #344	; (adr r3, 8003280 <StartTask02+0xed8>)
 8003126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800312a:	f7fd fa65 	bl	80005f8 <__aeabi_dmul>
 800312e:	4602      	mov	r2, r0
 8003130:	460b      	mov	r3, r1
 8003132:	4610      	mov	r0, r2
 8003134:	4619      	mov	r1, r3
 8003136:	f7fd fd0f 	bl	8000b58 <__aeabi_d2iz>
 800313a:	4603      	mov	r3, r0
 800313c:	b21a      	sxth	r2, r3
 800313e:	4b56      	ldr	r3, [pc, #344]	; (8003298 <StartTask02+0xef0>)
 8003140:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 8003142:	4b53      	ldr	r3, [pc, #332]	; (8003290 <StartTask02+0xee8>)
 8003144:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003148:	a34d      	add	r3, pc, #308	; (adr r3, 8003280 <StartTask02+0xed8>)
 800314a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314e:	f7fd fa53 	bl	80005f8 <__aeabi_dmul>
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	4610      	mov	r0, r2
 8003158:	4619      	mov	r1, r3
 800315a:	f7fd fcfd 	bl	8000b58 <__aeabi_d2iz>
 800315e:	4603      	mov	r3, r0
 8003160:	b21b      	sxth	r3, r3
 8003162:	b29b      	uxth	r3, r3
 8003164:	425b      	negs	r3, r3
 8003166:	b29b      	uxth	r3, r3
 8003168:	b21a      	sxth	r2, r3
 800316a:	4b4d      	ldr	r3, [pc, #308]	; (80032a0 <StartTask02+0xef8>)
 800316c:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 800316e:	4b48      	ldr	r3, [pc, #288]	; (8003290 <StartTask02+0xee8>)
 8003170:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003174:	a342      	add	r3, pc, #264	; (adr r3, 8003280 <StartTask02+0xed8>)
 8003176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317a:	f7fd fa3d 	bl	80005f8 <__aeabi_dmul>
 800317e:	4602      	mov	r2, r0
 8003180:	460b      	mov	r3, r1
 8003182:	4610      	mov	r0, r2
 8003184:	4619      	mov	r1, r3
 8003186:	f7fd fce7 	bl	8000b58 <__aeabi_d2iz>
 800318a:	4603      	mov	r3, r0
 800318c:	b21b      	sxth	r3, r3
 800318e:	b29b      	uxth	r3, r3
 8003190:	425b      	negs	r3, r3
 8003192:	b29b      	uxth	r3, r3
 8003194:	b21a      	sxth	r2, r3
 8003196:	4b43      	ldr	r3, [pc, #268]	; (80032a4 <StartTask02+0xefc>)
 8003198:	801a      	strh	r2, [r3, #0]

				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID1);
 800319a:	4b44      	ldr	r3, [pc, #272]	; (80032ac <StartTask02+0xf04>)
 800319c:	ed93 7b00 	vldr	d7, [r3]
 80031a0:	eeb0 0a47 	vmov.f32	s0, s14
 80031a4:	eef0 0a67 	vmov.f32	s1, s15
 80031a8:	f7fe ffaa 	bl	8002100 <rad2deg>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2200      	movs	r2, #0
 80031b0:	4619      	mov	r1, r3
 80031b2:	2001      	movs	r0, #1
 80031b4:	f7fe ff68 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID2);
 80031b8:	4b3b      	ldr	r3, [pc, #236]	; (80032a8 <StartTask02+0xf00>)
 80031ba:	ed93 7b00 	vldr	d7, [r3]
 80031be:	eeb0 0a47 	vmov.f32	s0, s14
 80031c2:	eef0 0a67 	vmov.f32	s1, s15
 80031c6:	f7fe ff9b 	bl	8002100 <rad2deg>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2201      	movs	r2, #1
 80031ce:	4619      	mov	r1, r3
 80031d0:	2001      	movs	r0, #1
 80031d2:	f7fe ff59 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID3);
 80031d6:	4b35      	ldr	r3, [pc, #212]	; (80032ac <StartTask02+0xf04>)
 80031d8:	ed93 7b00 	vldr	d7, [r3]
 80031dc:	eeb0 0a47 	vmov.f32	s0, s14
 80031e0:	eef0 0a67 	vmov.f32	s1, s15
 80031e4:	f7fe ff8c 	bl	8002100 <rad2deg>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2202      	movs	r2, #2
 80031ec:	4619      	mov	r1, r3
 80031ee:	2001      	movs	r0, #1
 80031f0:	f7fe ff4a 	bl	8002088 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID4);
 80031f4:	4b2c      	ldr	r3, [pc, #176]	; (80032a8 <StartTask02+0xf00>)
 80031f6:	ed93 7b00 	vldr	d7, [r3]
 80031fa:	eeb0 0a47 	vmov.f32	s0, s14
 80031fe:	eef0 0a67 	vmov.f32	s1, s15
 8003202:	f7fe ff7d 	bl	8002100 <rad2deg>
 8003206:	4603      	mov	r3, r0
 8003208:	2203      	movs	r2, #3
 800320a:	4619      	mov	r1, r3
 800320c:	2001      	movs	r0, #1
 800320e:	f7fe ff3b 	bl	8002088 <Deg2Ste>
			}
			//Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_x);
			ModeABCD = 2;//B mode
 8003212:	4b27      	ldr	r3, [pc, #156]	; (80032b0 <StartTask02+0xf08>)
 8003214:	2202      	movs	r2, #2
 8003216:	701a      	strb	r2, [r3, #0]
		}

		//Deg2Ste(Xbot_W,rad2deg(angle_rad_c));
//		printf("%d: SteDeg %d %d %d %d\n", osKernelGetTickCount(), SteDeg[0], SteDeg[1], SteDeg[2], SteDeg[3]);
		Cal_Real_cmd();
 8003218:	f7fe fa82 	bl	8001720 <Cal_Real_cmd>
	}

	if(((temp_x==0) && (temp_y==0) && (temp_w==0))  ||  (Stopflagcheck(Xbot_R, 1)==0))
 800321c:	4b1b      	ldr	r3, [pc, #108]	; (800328c <StartTask02+0xee4>)
 800321e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d109      	bne.n	800323a <StartTask02+0xe92>
 8003226:	4b23      	ldr	r3, [pc, #140]	; (80032b4 <StartTask02+0xf0c>)
 8003228:	f9b3 3000 	ldrsh.w	r3, [r3]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d104      	bne.n	800323a <StartTask02+0xe92>
 8003230:	4b15      	ldr	r3, [pc, #84]	; (8003288 <StartTask02+0xee0>)
 8003232:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d006      	beq.n	8003248 <StartTask02+0xea0>
 800323a:	2101      	movs	r1, #1
 800323c:	2000      	movs	r0, #0
 800323e:	f7fe fee3 	bl	8002008 <Stopflagcheck>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d113      	bne.n	8003270 <StartTask02+0xec8>
	{
		//ModeABCD = 4;//temp
		//Pre_ModeABCD = 4;//temp
		Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL=0;
 8003248:	4b12      	ldr	r3, [pc, #72]	; (8003294 <StartTask02+0xeec>)
 800324a:	2200      	movs	r2, #0
 800324c:	801a      	strh	r2, [r3, #0]
 800324e:	4b11      	ldr	r3, [pc, #68]	; (8003294 <StartTask02+0xeec>)
 8003250:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003254:	4b12      	ldr	r3, [pc, #72]	; (80032a0 <StartTask02+0xef8>)
 8003256:	801a      	strh	r2, [r3, #0]
 8003258:	4b11      	ldr	r3, [pc, #68]	; (80032a0 <StartTask02+0xef8>)
 800325a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800325e:	4b0e      	ldr	r3, [pc, #56]	; (8003298 <StartTask02+0xef0>)
 8003260:	801a      	strh	r2, [r3, #0]
 8003262:	4b0d      	ldr	r3, [pc, #52]	; (8003298 <StartTask02+0xef0>)
 8003264:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003268:	4b0e      	ldr	r3, [pc, #56]	; (80032a4 <StartTask02+0xefc>)
 800326a:	801a      	strh	r2, [r3, #0]

		Cal_Real_cmd();
 800326c:	f7fe fa58 	bl	8001720 <Cal_Real_cmd>
	}


	sendcanbuf[7] = VERSION_MINOR;
 8003270:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <StartTask02+0xf10>)
 8003272:	2200      	movs	r2, #0
 8003274:	71da      	strb	r2, [r3, #7]
	sendcanbuf[6] = VERSION_MAJOR;
 8003276:	4b10      	ldr	r3, [pc, #64]	; (80032b8 <StartTask02+0xf10>)
 8003278:	2202      	movs	r2, #2
 800327a:	719a      	strb	r2, [r3, #6]
	lastTime += PERIOD_CANCOMM;;
 800327c:	f7ff b940 	b.w	8002500 <StartTask02+0x158>
 8003280:	cc196908 	.word	0xcc196908
 8003284:	3fbc42f1 	.word	0x3fbc42f1
 8003288:	20000c24 	.word	0x20000c24
 800328c:	20000c20 	.word	0x20000c20
 8003290:	20000c08 	.word	0x20000c08
 8003294:	20000c48 	.word	0x20000c48
 8003298:	20000c4c 	.word	0x20000c4c
 800329c:	20000c00 	.word	0x20000c00
 80032a0:	20000c4a 	.word	0x20000c4a
 80032a4:	20000c4e 	.word	0x20000c4e
 80032a8:	20000be8 	.word	0x20000be8
 80032ac:	20000bf0 	.word	0x20000bf0
 80032b0:	2000005c 	.word	0x2000005c
 80032b4:	20000c22 	.word	0x20000c22
 80032b8:	20000c58 	.word	0x20000c58
 80032bc:	00000000 	.word	0x00000000

080032c0 <StartTask03>:
* @retval None
*/

/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b098      	sub	sp, #96	; 0x60
 80032c4:	af02      	add	r7, sp, #8
 80032c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	uint32_t lastTime;
	uint8_t Dir_Rot = 0; //direction of rotation
 80032c8:	2300      	movs	r3, #0
 80032ca:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	uint8_t FT_flag = 0; //FineTuning_flag
 80032ce:	2300      	movs	r3, #0
 80032d0:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

	int32_t angle = 0;
 80032d4:	2300      	movs	r3, #0
 80032d6:	623b      	str	r3, [r7, #32]
	int32_t pre_angle = 0;
 80032d8:	2300      	movs	r3, #0
 80032da:	61fb      	str	r3, [r7, #28]
	int32_t speed_angle = 0;
 80032dc:	2300      	movs	r3, #0
 80032de:	61bb      	str	r3, [r7, #24]
	int32_t SAngle[4] = {0,};
 80032e0:	f107 0308 	add.w	r3, r7, #8
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	605a      	str	r2, [r3, #4]
 80032ea:	609a      	str	r2, [r3, #8]
 80032ec:	60da      	str	r2, [r3, #12]
//	char buf[48]={	 1,  2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12,		//1 front right
//					13, 14, 15, 16, 17, 18, 19, 20, 21, 22,	23, 24,		//2 front left
//					25, 26, 27, 28, 29, 30, 31, 32,	33, 34, 35, 36,		//3 rear right
//					37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48	};	//4 rear left

	osDelay(1000);
 80032ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032f2:	f007 fd53 	bl	800ad9c <osDelay>
	GPIO_enableirq();
 80032f6:	f000 fea1 	bl	800403c <GPIO_enableirq>
	osDelay(100);
 80032fa:	2064      	movs	r0, #100	; 0x64
 80032fc:	f007 fd4e 	bl	800ad9c <osDelay>
	osThreadFlagsSet(IRQ_PSxHandle, 1);
 8003300:	4b98      	ldr	r3, [pc, #608]	; (8003564 <StartTask03+0x2a4>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2101      	movs	r1, #1
 8003306:	4618      	mov	r0, r3
 8003308:	f007 fc58 	bl	800abbc <osThreadFlagsSet>

	for(int i=0;i<4;i++){
 800330c:	2300      	movs	r3, #0
 800330e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003310:	e058      	b.n	80033c4 <StartTask03+0x104>
		if(HAL_GPIO_ReadPin(GPIOA, ((1<<i)<<4))){//GPIO_PIN_4                 ((uint16_t)0x0010)  /* Pin 4 selected    */
 8003312:	2201      	movs	r2, #1
 8003314:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	b29b      	uxth	r3, r3
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	b29b      	uxth	r3, r3
 8003320:	4619      	mov	r1, r3
 8003322:	4891      	ldr	r0, [pc, #580]	; (8003568 <StartTask03+0x2a8>)
 8003324:	f003 fe32 	bl	8006f8c <HAL_GPIO_ReadPin>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d018      	beq.n	8003360 <StartTask03+0xa0>
			if((i==STMotorID2) || (i==STMotorID3)) 	{Dir_Rot = SERVO_CW;}
 800332e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003330:	2b01      	cmp	r3, #1
 8003332:	d002      	beq.n	800333a <StartTask03+0x7a>
 8003334:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003336:	2b02      	cmp	r3, #2
 8003338:	d103      	bne.n	8003342 <StartTask03+0x82>
 800333a:	2300      	movs	r3, #0
 800333c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8003340:	e026      	b.n	8003390 <StartTask03+0xd0>
			else					{Dir_Rot = SERVO_CCW;FT_flag |= (1<<i);}
 8003342:	2301      	movs	r3, #1
 8003344:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8003348:	2201      	movs	r2, #1
 800334a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	b25a      	sxtb	r2, r3
 8003352:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8003356:	4313      	orrs	r3, r2
 8003358:	b25b      	sxtb	r3, r3
 800335a:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 800335e:	e017      	b.n	8003390 <StartTask03+0xd0>
		}
		else {
			if((i==STMotorID2) || (i==STMotorID3))	{Dir_Rot = SERVO_CCW;FT_flag |= (1<<i);}
 8003360:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003362:	2b01      	cmp	r3, #1
 8003364:	d002      	beq.n	800336c <StartTask03+0xac>
 8003366:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003368:	2b02      	cmp	r3, #2
 800336a:	d10e      	bne.n	800338a <StartTask03+0xca>
 800336c:	2301      	movs	r3, #1
 800336e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8003372:	2201      	movs	r2, #1
 8003374:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	b25a      	sxtb	r2, r3
 800337c:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8003380:	4313      	orrs	r3, r2
 8003382:	b25b      	sxtb	r3, r3
 8003384:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 8003388:	e002      	b.n	8003390 <StartTask03+0xd0>
			else					{Dir_Rot = SERVO_CW;}
 800338a:	2300      	movs	r3, #0
 800338c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
		}
		DataSetSteering(buf, i, Dir_Rot, RPM_1, SERVO_INIT, INIT_SPEED);// i= STMotorIDx, x=1~4
 8003390:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003392:	b2d9      	uxtb	r1, r3
 8003394:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8003398:	231e      	movs	r3, #30
 800339a:	9301      	str	r3, [sp, #4]
 800339c:	2301      	movs	r3, #1
 800339e:	9300      	str	r3, [sp, #0]
 80033a0:	2314      	movs	r3, #20
 80033a2:	4872      	ldr	r0, [pc, #456]	; (800356c <StartTask03+0x2ac>)
 80033a4:	f001 f862 	bl	800446c <DataSetSteering>
		printf("PS_SIG1_Pin ccw init. %d %x\n", FT_flag, ((1<<i)<<4));
 80033a8:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80033ac:	2201      	movs	r2, #1
 80033ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	461a      	mov	r2, r3
 80033b8:	486d      	ldr	r0, [pc, #436]	; (8003570 <StartTask03+0x2b0>)
 80033ba:	f00c f96f 	bl	800f69c <iprintf>
	for(int i=0;i<4;i++){
 80033be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033c0:	3301      	adds	r3, #1
 80033c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	dda3      	ble.n	8003312 <StartTask03+0x52>
	}

	osDelay(1000);
 80033ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80033ce:	f007 fce5 	bl	800ad9c <osDelay>

	for(int i=0;i<40;i++){
 80033d2:	2300      	movs	r3, #0
 80033d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80033d6:	e020      	b.n	800341a <StartTask03+0x15a>
		osDelay(200);
 80033d8:	20c8      	movs	r0, #200	; 0xc8
 80033da:	f007 fcdf 	bl	800ad9c <osDelay>
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 80033de:	4863      	ldr	r0, [pc, #396]	; (800356c <StartTask03+0x2ac>)
 80033e0:	f001 f81e 	bl	8004420 <ServoMotor_writeDMA>
		printf("%d ", i);
 80033e4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80033e6:	4863      	ldr	r0, [pc, #396]	; (8003574 <StartTask03+0x2b4>)
 80033e8:	f00c f958 	bl	800f69c <iprintf>
		if(STinitdone){printf("steering origin init done!!!.\n"); break;}
 80033ec:	4b62      	ldr	r3, [pc, #392]	; (8003578 <StartTask03+0x2b8>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d003      	beq.n	80033fc <StartTask03+0x13c>
 80033f4:	4861      	ldr	r0, [pc, #388]	; (800357c <StartTask03+0x2bc>)
 80033f6:	f00c f9ed 	bl	800f7d4 <puts>
 80033fa:	e011      	b.n	8003420 <StartTask03+0x160>
		if(i==39){
 80033fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033fe:	2b27      	cmp	r3, #39	; 0x27
 8003400:	d108      	bne.n	8003414 <StartTask03+0x154>
			HAL_Delay(100);
 8003402:	2064      	movs	r0, #100	; 0x64
 8003404:	f002 f854 	bl	80054b0 <HAL_Delay>
			printf("steering origin init failed reset!!!!.\n");
 8003408:	485d      	ldr	r0, [pc, #372]	; (8003580 <StartTask03+0x2c0>)
 800340a:	f00c f9e3 	bl	800f7d4 <puts>
			HAL_Delay(100);
 800340e:	2064      	movs	r0, #100	; 0x64
 8003410:	f002 f84e 	bl	80054b0 <HAL_Delay>
	for(int i=0;i<40;i++){
 8003414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003416:	3301      	adds	r3, #1
 8003418:	64bb      	str	r3, [r7, #72]	; 0x48
 800341a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800341c:	2b27      	cmp	r3, #39	; 0x27
 800341e:	dddb      	ble.n	80033d8 <StartTask03+0x118>
			//NVIC_SystemReset();
		}
	}
	osDelay(500);
 8003420:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003424:	f007 fcba 	bl	800ad9c <osDelay>
	STinitdone = 0;
 8003428:	4b53      	ldr	r3, [pc, #332]	; (8003578 <StartTask03+0x2b8>)
 800342a:	2200      	movs	r2, #0
 800342c:	701a      	strb	r2, [r3, #0]
	//EndInit = 0;
	//GPIO_enableirq();
//	osThreadFlagsSet(IRQ_PSxHandle, 1);
	printf("%d: osTFSet\n", osKernelGetTickCount());
 800342e:	f007 fb1d 	bl	800aa6c <osKernelGetTickCount>
 8003432:	4603      	mov	r3, r0
 8003434:	4619      	mov	r1, r3
 8003436:	4853      	ldr	r0, [pc, #332]	; (8003584 <StartTask03+0x2c4>)
 8003438:	f00c f930 	bl	800f69c <iprintf>

	for(int i=0;i<4;i++){
 800343c:	2300      	movs	r3, #0
 800343e:	647b      	str	r3, [r7, #68]	; 0x44
 8003440:	e03e      	b.n	80034c0 <StartTask03+0x200>
		if(FT_flag&(1<<i)){
 8003442:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 8003446:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003448:	fa42 f303 	asr.w	r3, r2, r3
 800344c:	f003 0301 	and.w	r3, r3, #1
 8003450:	2b00      	cmp	r3, #0
 8003452:	d012      	beq.n	800347a <StartTask03+0x1ba>
			DataSetSteering(buf, i, SERVO_CW, STM_FT_ID[i][SERVO_CW], SERVO_POS, INIT_SPEED);
 8003454:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003456:	b2d9      	uxtb	r1, r3
 8003458:	4a4b      	ldr	r2, [pc, #300]	; (8003588 <StartTask03+0x2c8>)
 800345a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800345c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003460:	b29b      	uxth	r3, r3
 8003462:	221e      	movs	r2, #30
 8003464:	9201      	str	r2, [sp, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	9200      	str	r2, [sp, #0]
 800346a:	2200      	movs	r2, #0
 800346c:	483f      	ldr	r0, [pc, #252]	; (800356c <StartTask03+0x2ac>)
 800346e:	f000 fffd 	bl	800446c <DataSetSteering>
			printf("SERVO_cW\n");
 8003472:	4846      	ldr	r0, [pc, #280]	; (800358c <StartTask03+0x2cc>)
 8003474:	f00c f9ae 	bl	800f7d4 <puts>
 8003478:	e012      	b.n	80034a0 <StartTask03+0x1e0>
		}
		else {
			DataSetSteering(buf, i, SERVO_CCW, STM_FT_ID[i][SERVO_CCW], SERVO_POS, INIT_SPEED);
 800347a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800347c:	b2d9      	uxtb	r1, r3
 800347e:	4a42      	ldr	r2, [pc, #264]	; (8003588 <StartTask03+0x2c8>)
 8003480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003482:	00db      	lsls	r3, r3, #3
 8003484:	4413      	add	r3, r2
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	b29b      	uxth	r3, r3
 800348a:	221e      	movs	r2, #30
 800348c:	9201      	str	r2, [sp, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	9200      	str	r2, [sp, #0]
 8003492:	2201      	movs	r2, #1
 8003494:	4835      	ldr	r0, [pc, #212]	; (800356c <StartTask03+0x2ac>)
 8003496:	f000 ffe9 	bl	800446c <DataSetSteering>
			printf("SERVO_ccW\n");
 800349a:	483d      	ldr	r0, [pc, #244]	; (8003590 <StartTask03+0x2d0>)
 800349c:	f00c f99a 	bl	800f7d4 <puts>
		}
		PS_SIGx_Pin |= (1<<i);
 80034a0:	2201      	movs	r2, #1
 80034a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	b25a      	sxtb	r2, r3
 80034aa:	4b3a      	ldr	r3, [pc, #232]	; (8003594 <StartTask03+0x2d4>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	b25b      	sxtb	r3, r3
 80034b0:	4313      	orrs	r3, r2
 80034b2:	b25b      	sxtb	r3, r3
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	4b37      	ldr	r3, [pc, #220]	; (8003594 <StartTask03+0x2d4>)
 80034b8:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<4;i++){
 80034ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034bc:	3301      	adds	r3, #1
 80034be:	647b      	str	r3, [r7, #68]	; 0x44
 80034c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034c2:	2b03      	cmp	r3, #3
 80034c4:	ddbd      	ble.n	8003442 <StartTask03+0x182>
	}

	for(int i=0;i<10;i++){
 80034c6:	2300      	movs	r3, #0
 80034c8:	643b      	str	r3, [r7, #64]	; 0x40
 80034ca:	e009      	b.n	80034e0 <StartTask03+0x220>
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 80034cc:	4827      	ldr	r0, [pc, #156]	; (800356c <StartTask03+0x2ac>)
 80034ce:	f000 ffa7 	bl	8004420 <ServoMotor_writeDMA>
		osDelay(500);
 80034d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034d6:	f007 fc61 	bl	800ad9c <osDelay>
	for(int i=0;i<10;i++){
 80034da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034dc:	3301      	adds	r3, #1
 80034de:	643b      	str	r3, [r7, #64]	; 0x40
 80034e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034e2:	2b09      	cmp	r3, #9
 80034e4:	ddf2      	ble.n	80034cc <StartTask03+0x20c>
		}

	for(int i=0;i<4;i++){
 80034e6:	2300      	movs	r3, #0
 80034e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034ea:	e035      	b.n	8003558 <StartTask03+0x298>
		if(FT_flag&(1<<i)){
 80034ec:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 80034f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034f2:	fa42 f303 	asr.w	r3, r2, r3
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00e      	beq.n	800351c <StartTask03+0x25c>
			DataSetSteering(buf, i, SERVO_CW, 0, SERVO_INIT, INIT_SPEED);
 80034fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003500:	b2d9      	uxtb	r1, r3
 8003502:	231e      	movs	r3, #30
 8003504:	9301      	str	r3, [sp, #4]
 8003506:	2301      	movs	r3, #1
 8003508:	9300      	str	r3, [sp, #0]
 800350a:	2300      	movs	r3, #0
 800350c:	2200      	movs	r2, #0
 800350e:	4817      	ldr	r0, [pc, #92]	; (800356c <StartTask03+0x2ac>)
 8003510:	f000 ffac 	bl	800446c <DataSetSteering>
			printf("SERVO_cW\n");
 8003514:	481d      	ldr	r0, [pc, #116]	; (800358c <StartTask03+0x2cc>)
 8003516:	f00c f95d 	bl	800f7d4 <puts>
 800351a:	e00d      	b.n	8003538 <StartTask03+0x278>
		}
		else {
			DataSetSteering(buf, i, SERVO_CCW, 0, SERVO_INIT, INIT_SPEED);
 800351c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800351e:	b2d9      	uxtb	r1, r3
 8003520:	231e      	movs	r3, #30
 8003522:	9301      	str	r3, [sp, #4]
 8003524:	2301      	movs	r3, #1
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	2300      	movs	r3, #0
 800352a:	2201      	movs	r2, #1
 800352c:	480f      	ldr	r0, [pc, #60]	; (800356c <StartTask03+0x2ac>)
 800352e:	f000 ff9d 	bl	800446c <DataSetSteering>
			printf("SERVO_ccW\n");
 8003532:	4817      	ldr	r0, [pc, #92]	; (8003590 <StartTask03+0x2d0>)
 8003534:	f00c f94e 	bl	800f7d4 <puts>
		}
		PS_SIGx_Pin |= (1<<i);
 8003538:	2201      	movs	r2, #1
 800353a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	b25a      	sxtb	r2, r3
 8003542:	4b14      	ldr	r3, [pc, #80]	; (8003594 <StartTask03+0x2d4>)
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	b25b      	sxtb	r3, r3
 8003548:	4313      	orrs	r3, r2
 800354a:	b25b      	sxtb	r3, r3
 800354c:	b2da      	uxtb	r2, r3
 800354e:	4b11      	ldr	r3, [pc, #68]	; (8003594 <StartTask03+0x2d4>)
 8003550:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<4;i++){
 8003552:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003554:	3301      	adds	r3, #1
 8003556:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003558:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800355a:	2b03      	cmp	r3, #3
 800355c:	ddc6      	ble.n	80034ec <StartTask03+0x22c>
	}

	for(int i=0;i<10;i++){
 800355e:	2300      	movs	r3, #0
 8003560:	63bb      	str	r3, [r7, #56]	; 0x38
 8003562:	e023      	b.n	80035ac <StartTask03+0x2ec>
 8003564:	20000c7c 	.word	0x20000c7c
 8003568:	40020000 	.word	0x40020000
 800356c:	20000060 	.word	0x20000060
 8003570:	0801398c 	.word	0x0801398c
 8003574:	080139ac 	.word	0x080139ac
 8003578:	20000bd5 	.word	0x20000bd5
 800357c:	080139b0 	.word	0x080139b0
 8003580:	080139d0 	.word	0x080139d0
 8003584:	080139f8 	.word	0x080139f8
 8003588:	2000003c 	.word	0x2000003c
 800358c:	08013a08 	.word	0x08013a08
 8003590:	08013a14 	.word	0x08013a14
 8003594:	20000bc8 	.word	0x20000bc8
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 8003598:	486a      	ldr	r0, [pc, #424]	; (8003744 <StartTask03+0x484>)
 800359a:	f000 ff41 	bl	8004420 <ServoMotor_writeDMA>
		osDelay(500);
 800359e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80035a2:	f007 fbfb 	bl	800ad9c <osDelay>
	for(int i=0;i<10;i++){
 80035a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a8:	3301      	adds	r3, #1
 80035aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80035ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ae:	2b09      	cmp	r3, #9
 80035b0:	ddf2      	ble.n	8003598 <StartTask03+0x2d8>
		}


	Dir_Rot = 0;//init
 80035b2:	2300      	movs	r3, #0
 80035b4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	lastTime = osKernelGetTickCount();
 80035b8:	f007 fa58 	bl	800aa6c <osKernelGetTickCount>
 80035bc:	6578      	str	r0, [r7, #84]	; 0x54
  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STEERING;
 80035be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035c0:	3364      	adds	r3, #100	; 0x64
 80035c2:	657b      	str	r3, [r7, #84]	; 0x54
	osDelayUntil(lastTime);
 80035c4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80035c6:	f007 fc04 	bl	800add2 <osDelayUntil>

	printf("%d: t03\n", osKernelGetTickCount());
 80035ca:	f007 fa4f 	bl	800aa6c <osKernelGetTickCount>
 80035ce:	4603      	mov	r3, r0
 80035d0:	4619      	mov	r1, r3
 80035d2:	485d      	ldr	r0, [pc, #372]	; (8003748 <StartTask03+0x488>)
 80035d4:	f00c f862 	bl	800f69c <iprintf>

	if(ModeABCD == 1){
 80035d8:	4b5c      	ldr	r3, [pc, #368]	; (800374c <StartTask03+0x48c>)
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d102      	bne.n	80035e6 <StartTask03+0x326>
			DataSetSteering(buf, STMotorID2, Dir_Rot, SteDeg[1]*100, SERVO_POS,20);
			DataSetSteering(buf, STMotorID3, Dir_Rot, SteDeg[2]*100, SERVO_POS,20);
			DataSetSteering(buf, STMotorID4, Dir_Rot, SteDeg[3]*100, SERVO_POS,20);
		}
#endif
		printf("Mode A\n");
 80035e0:	485b      	ldr	r0, [pc, #364]	; (8003750 <StartTask03+0x490>)
 80035e2:	f00c f8f7 	bl	800f7d4 <puts>
	}

	if(ModeABCD == 2){
 80035e6:	4b59      	ldr	r3, [pc, #356]	; (800374c <StartTask03+0x48c>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	f040 814a 	bne.w	8003884 <StartTask03+0x5c4>
		if(Deg2Ste(Xbot_R,0, STMotorID1) == 0){//forward, rear
 80035f0:	2200      	movs	r2, #0
 80035f2:	2100      	movs	r1, #0
 80035f4:	2000      	movs	r0, #0
 80035f6:	f7fe fd47 	bl	8002088 <Deg2Ste>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d119      	bne.n	8003634 <StartTask03+0x374>
			for(int i=0;i<4;i++){Deg2Ste(Xbot_W, 0, i);}
 8003600:	2300      	movs	r3, #0
 8003602:	637b      	str	r3, [r7, #52]	; 0x34
 8003604:	e009      	b.n	800361a <StartTask03+0x35a>
 8003606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003608:	b2db      	uxtb	r3, r3
 800360a:	461a      	mov	r2, r3
 800360c:	2100      	movs	r1, #0
 800360e:	2001      	movs	r0, #1
 8003610:	f7fe fd3a 	bl	8002088 <Deg2Ste>
 8003614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003616:	3301      	adds	r3, #1
 8003618:	637b      	str	r3, [r7, #52]	; 0x34
 800361a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800361c:	2b03      	cmp	r3, #3
 800361e:	ddf2      	ble.n	8003606 <StartTask03+0x346>
			printf("%d: abs %d\n", osKernelGetTickCount(), SteDeg[0]);
 8003620:	f007 fa24 	bl	800aa6c <osKernelGetTickCount>
 8003624:	4603      	mov	r3, r0
 8003626:	4a4b      	ldr	r2, [pc, #300]	; (8003754 <StartTask03+0x494>)
 8003628:	f9b2 2000 	ldrsh.w	r2, [r2]
 800362c:	4619      	mov	r1, r3
 800362e:	484a      	ldr	r0, [pc, #296]	; (8003758 <StartTask03+0x498>)
 8003630:	f00c f834 	bl	800f69c <iprintf>
		}
//		if(Tar_cmd_v_x==0&&Tar_cmd_v_y>0){Deg2Ste(Xbot_W,90); Dir_Rot=SERVO_CCW;}//left
//		else if(Tar_cmd_v_x==0&&Tar_cmd_v_y<0){Deg2Ste(Xbot_W,90); Dir_Rot=SERVO_CW;}//right

		if		((Tar_cmd_v_x>0) && (Tar_cmd_w>0)){/*SteDeg*=1;*/							Dir_Rot=SERVO_CCW; }//the first quadrant
 8003634:	4b49      	ldr	r3, [pc, #292]	; (800375c <StartTask03+0x49c>)
 8003636:	e9d3 0100 	ldrd	r0, r1, [r3]
 800363a:	f04f 0200 	mov.w	r2, #0
 800363e:	f04f 0300 	mov.w	r3, #0
 8003642:	f7fd fa69 	bl	8000b18 <__aeabi_dcmpgt>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00f      	beq.n	800366c <StartTask03+0x3ac>
 800364c:	4b44      	ldr	r3, [pc, #272]	; (8003760 <StartTask03+0x4a0>)
 800364e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003652:	f04f 0200 	mov.w	r2, #0
 8003656:	f04f 0300 	mov.w	r3, #0
 800365a:	f7fd fa5d 	bl	8000b18 <__aeabi_dcmpgt>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d003      	beq.n	800366c <StartTask03+0x3ac>
 8003664:	2301      	movs	r3, #1
 8003666:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 800366a:	e052      	b.n	8003712 <StartTask03+0x452>
		else if	((Tar_cmd_v_x<0) && (Tar_cmd_w<0)){/*Deg2Ste(Xbot_W,abs(Deg2Ste(Xbot_R,0)));*/	Dir_Rot=SERVO_CCW; }//the second quadrant
 800366c:	4b3b      	ldr	r3, [pc, #236]	; (800375c <StartTask03+0x49c>)
 800366e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003672:	f04f 0200 	mov.w	r2, #0
 8003676:	f04f 0300 	mov.w	r3, #0
 800367a:	f7fd fa2f 	bl	8000adc <__aeabi_dcmplt>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00f      	beq.n	80036a4 <StartTask03+0x3e4>
 8003684:	4b36      	ldr	r3, [pc, #216]	; (8003760 <StartTask03+0x4a0>)
 8003686:	e9d3 0100 	ldrd	r0, r1, [r3]
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	f7fd fa23 	bl	8000adc <__aeabi_dcmplt>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d003      	beq.n	80036a4 <StartTask03+0x3e4>
 800369c:	2301      	movs	r3, #1
 800369e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 80036a2:	e036      	b.n	8003712 <StartTask03+0x452>
		else if	((Tar_cmd_v_x<0) && (Tar_cmd_w>0)){/*Deg2Ste(Xbot_W,abs(Deg2Ste(Xbot_R,0)));*/	Dir_Rot=SERVO_CW; }//the third quadrant
 80036a4:	4b2d      	ldr	r3, [pc, #180]	; (800375c <StartTask03+0x49c>)
 80036a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036aa:	f04f 0200 	mov.w	r2, #0
 80036ae:	f04f 0300 	mov.w	r3, #0
 80036b2:	f7fd fa13 	bl	8000adc <__aeabi_dcmplt>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00f      	beq.n	80036dc <StartTask03+0x41c>
 80036bc:	4b28      	ldr	r3, [pc, #160]	; (8003760 <StartTask03+0x4a0>)
 80036be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036c2:	f04f 0200 	mov.w	r2, #0
 80036c6:	f04f 0300 	mov.w	r3, #0
 80036ca:	f7fd fa25 	bl	8000b18 <__aeabi_dcmpgt>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d003      	beq.n	80036dc <StartTask03+0x41c>
 80036d4:	2300      	movs	r3, #0
 80036d6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 80036da:	e01a      	b.n	8003712 <StartTask03+0x452>
		else if	((Tar_cmd_v_x>0) && (Tar_cmd_w<0)){/*Deg2Ste(Xbot_W,abs(Deg2Ste(Xbot_R,0)));*/	Dir_Rot=SERVO_CW; }//the fourth quadrant
 80036dc:	4b1f      	ldr	r3, [pc, #124]	; (800375c <StartTask03+0x49c>)
 80036de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	f04f 0300 	mov.w	r3, #0
 80036ea:	f7fd fa15 	bl	8000b18 <__aeabi_dcmpgt>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00e      	beq.n	8003712 <StartTask03+0x452>
 80036f4:	4b1a      	ldr	r3, [pc, #104]	; (8003760 <StartTask03+0x4a0>)
 80036f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	f04f 0300 	mov.w	r3, #0
 8003702:	f7fd f9eb 	bl	8000adc <__aeabi_dcmplt>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d002      	beq.n	8003712 <StartTask03+0x452>
 800370c:	2300      	movs	r3, #0
 800370e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

		for(int i=0;i<4;i++){
 8003712:	2300      	movs	r3, #0
 8003714:	633b      	str	r3, [r7, #48]	; 0x30
 8003716:	e00f      	b.n	8003738 <StartTask03+0x478>
			if(SteDeg[i]>90){Deg2Ste(Xbot_W, 90, i);}//prevent over angle
 8003718:	4a0e      	ldr	r2, [pc, #56]	; (8003754 <StartTask03+0x494>)
 800371a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003720:	2b5a      	cmp	r3, #90	; 0x5a
 8003722:	dd06      	ble.n	8003732 <StartTask03+0x472>
 8003724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003726:	b2db      	uxtb	r3, r3
 8003728:	461a      	mov	r2, r3
 800372a:	215a      	movs	r1, #90	; 0x5a
 800372c:	2001      	movs	r0, #1
 800372e:	f7fe fcab 	bl	8002088 <Deg2Ste>
		for(int i=0;i<4;i++){
 8003732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003734:	3301      	adds	r3, #1
 8003736:	633b      	str	r3, [r7, #48]	; 0x30
 8003738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373a:	2b03      	cmp	r3, #3
 800373c:	ddec      	ble.n	8003718 <StartTask03+0x458>
		}
//		SteDeg=rad2deg(ANGLE_VEL);
		//Deg2Ste(Xbot_W,rad2deg(ANGLE_VEL));
//		printf("%d: abs %d\n", osKernelGetTickCount(), SteDeg);
		for(int i=0;i<4;i++){
 800373e:	2300      	movs	r3, #0
 8003740:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003742:	e024      	b.n	800378e <StartTask03+0x4ce>
 8003744:	20000060 	.word	0x20000060
 8003748:	08013a20 	.word	0x08013a20
 800374c:	2000005c 	.word	0x2000005c
 8003750:	08013a2c 	.word	0x08013a2c
 8003754:	20000bcc 	.word	0x20000bcc
 8003758:	08013a34 	.word	0x08013a34
 800375c:	20000bf8 	.word	0x20000bf8
 8003760:	20000c18 	.word	0x20000c18
			SAngle[i] = (SteDeg[i]/10)+1;
 8003764:	4a8a      	ldr	r2, [pc, #552]	; (8003990 <StartTask03+0x6d0>)
 8003766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003768:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800376c:	4a89      	ldr	r2, [pc, #548]	; (8003994 <StartTask03+0x6d4>)
 800376e:	fb82 1203 	smull	r1, r2, r2, r3
 8003772:	1092      	asrs	r2, r2, #2
 8003774:	17db      	asrs	r3, r3, #31
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	b21b      	sxth	r3, r3
 800377a:	1c5a      	adds	r2, r3, #1
 800377c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	3358      	adds	r3, #88	; 0x58
 8003782:	443b      	add	r3, r7
 8003784:	f843 2c50 	str.w	r2, [r3, #-80]
		for(int i=0;i<4;i++){
 8003788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800378a:	3301      	adds	r3, #1
 800378c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800378e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003790:	2b03      	cmp	r3, #3
 8003792:	dde7      	ble.n	8003764 <StartTask03+0x4a4>

//		DataSetSteering(buf, STMotorID1, Dir_Rot, SteDeg[0]*100, SERVO_POS, 20);
//		DataSetSteering(buf, STMotorID2, Dir_Rot, SteDeg[1]*100, SERVO_POS, 20);
//		DataSetSteering(buf, STMotorID3, Dir_Rot^1, SteDeg[2]*100, SERVO_POS, 20);
//		DataSetSteering(buf, STMotorID4, Dir_Rot^1, SteDeg[3]*100, SERVO_POS, 20);
		DataSetSteering(buf, STMotorID1, Dir_Rot, SteDeg[0]*100, SERVO_POS, SAngle[0]);
 8003794:	4b7e      	ldr	r3, [pc, #504]	; (8003990 <StartTask03+0x6d0>)
 8003796:	f9b3 3000 	ldrsh.w	r3, [r3]
 800379a:	b29b      	uxth	r3, r3
 800379c:	461a      	mov	r2, r3
 800379e:	0092      	lsls	r2, r2, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	461a      	mov	r2, r3
 80037a4:	0091      	lsls	r1, r2, #2
 80037a6:	461a      	mov	r2, r3
 80037a8:	460b      	mov	r3, r1
 80037aa:	4413      	add	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	b299      	uxth	r1, r3
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 80037b8:	9301      	str	r3, [sp, #4]
 80037ba:	2300      	movs	r3, #0
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	460b      	mov	r3, r1
 80037c0:	2100      	movs	r1, #0
 80037c2:	4875      	ldr	r0, [pc, #468]	; (8003998 <StartTask03+0x6d8>)
 80037c4:	f000 fe52 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID2, Dir_Rot, SteDeg[1]*100, SERVO_POS, SAngle[1]);
 80037c8:	4b71      	ldr	r3, [pc, #452]	; (8003990 <StartTask03+0x6d0>)
 80037ca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	461a      	mov	r2, r3
 80037d2:	0092      	lsls	r2, r2, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	461a      	mov	r2, r3
 80037d8:	0091      	lsls	r1, r2, #2
 80037da:	461a      	mov	r2, r3
 80037dc:	460b      	mov	r3, r1
 80037de:	4413      	add	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	b299      	uxth	r1, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 80037ec:	9301      	str	r3, [sp, #4]
 80037ee:	2300      	movs	r3, #0
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	460b      	mov	r3, r1
 80037f4:	2101      	movs	r1, #1
 80037f6:	4868      	ldr	r0, [pc, #416]	; (8003998 <StartTask03+0x6d8>)
 80037f8:	f000 fe38 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID3, Dir_Rot^1, SteDeg[2]*100, SERVO_POS, SAngle[2]);
 80037fc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003800:	f083 0301 	eor.w	r3, r3, #1
 8003804:	b2da      	uxtb	r2, r3
 8003806:	4b62      	ldr	r3, [pc, #392]	; (8003990 <StartTask03+0x6d0>)
 8003808:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800380c:	b29b      	uxth	r3, r3
 800380e:	4619      	mov	r1, r3
 8003810:	0089      	lsls	r1, r1, #2
 8003812:	440b      	add	r3, r1
 8003814:	4619      	mov	r1, r3
 8003816:	0088      	lsls	r0, r1, #2
 8003818:	4619      	mov	r1, r3
 800381a:	4603      	mov	r3, r0
 800381c:	440b      	add	r3, r1
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	b299      	uxth	r1, r3
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	b2db      	uxtb	r3, r3
 8003826:	9301      	str	r3, [sp, #4]
 8003828:	2300      	movs	r3, #0
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	460b      	mov	r3, r1
 800382e:	2102      	movs	r1, #2
 8003830:	4859      	ldr	r0, [pc, #356]	; (8003998 <StartTask03+0x6d8>)
 8003832:	f000 fe1b 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID4, Dir_Rot^1, SteDeg[3]*100, SERVO_POS, SAngle[3]);
 8003836:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800383a:	f083 0301 	eor.w	r3, r3, #1
 800383e:	b2da      	uxtb	r2, r3
 8003840:	4b53      	ldr	r3, [pc, #332]	; (8003990 <StartTask03+0x6d0>)
 8003842:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003846:	b29b      	uxth	r3, r3
 8003848:	4619      	mov	r1, r3
 800384a:	0089      	lsls	r1, r1, #2
 800384c:	440b      	add	r3, r1
 800384e:	4619      	mov	r1, r3
 8003850:	0088      	lsls	r0, r1, #2
 8003852:	4619      	mov	r1, r3
 8003854:	4603      	mov	r3, r0
 8003856:	440b      	add	r3, r1
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	b299      	uxth	r1, r3
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	b2db      	uxtb	r3, r3
 8003860:	9301      	str	r3, [sp, #4]
 8003862:	2300      	movs	r3, #0
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	460b      	mov	r3, r1
 8003868:	2103      	movs	r1, #3
 800386a:	484b      	ldr	r0, [pc, #300]	; (8003998 <StartTask03+0x6d8>)
 800386c:	f000 fdfe 	bl	800446c <DataSetSteering>
		printf("%d: MM %d\n", osKernelGetTickCount(), SteDeg[0]);
 8003870:	f007 f8fc 	bl	800aa6c <osKernelGetTickCount>
 8003874:	4603      	mov	r3, r0
 8003876:	4a46      	ldr	r2, [pc, #280]	; (8003990 <StartTask03+0x6d0>)
 8003878:	f9b2 2000 	ldrsh.w	r2, [r2]
 800387c:	4619      	mov	r1, r3
 800387e:	4847      	ldr	r0, [pc, #284]	; (800399c <StartTask03+0x6dc>)
 8003880:	f00b ff0c 	bl	800f69c <iprintf>
	}

	if(ModeABCD == 3){
 8003884:	4b46      	ldr	r3, [pc, #280]	; (80039a0 <StartTask03+0x6e0>)
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	2b03      	cmp	r3, #3
 800388a:	d173      	bne.n	8003974 <StartTask03+0x6b4>
//		SteDeg=rad2deg(ANGLE_VEL);
		for(int i=0;i<4;i++){Deg2Ste(Xbot_W,rad2deg(ANGLE_VEL), i);}
 800388c:	2300      	movs	r3, #0
 800388e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003890:	e00e      	b.n	80038b0 <StartTask03+0x5f0>
 8003892:	ed9f 0b3d 	vldr	d0, [pc, #244]	; 8003988 <StartTask03+0x6c8>
 8003896:	f7fe fc33 	bl	8002100 <rad2deg>
 800389a:	4603      	mov	r3, r0
 800389c:	4619      	mov	r1, r3
 800389e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	461a      	mov	r2, r3
 80038a4:	2001      	movs	r0, #1
 80038a6:	f7fe fbef 	bl	8002088 <Deg2Ste>
 80038aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ac:	3301      	adds	r3, #1
 80038ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80038b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	dded      	ble.n	8003892 <StartTask03+0x5d2>
		//printf("%d: abs %d\n", osKernelGetTickCount(), SteDeg);
		DataSetSteering(buf, STMotorID1, SERVO_CCW, SteDeg[0]*100, SERVO_POS, 20);
 80038b6:	4b36      	ldr	r3, [pc, #216]	; (8003990 <StartTask03+0x6d0>)
 80038b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038bc:	b29b      	uxth	r3, r3
 80038be:	461a      	mov	r2, r3
 80038c0:	0092      	lsls	r2, r2, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	461a      	mov	r2, r3
 80038c6:	0091      	lsls	r1, r2, #2
 80038c8:	461a      	mov	r2, r3
 80038ca:	460b      	mov	r3, r1
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	2214      	movs	r2, #20
 80038d4:	9201      	str	r2, [sp, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	9200      	str	r2, [sp, #0]
 80038da:	2201      	movs	r2, #1
 80038dc:	2100      	movs	r1, #0
 80038de:	482e      	ldr	r0, [pc, #184]	; (8003998 <StartTask03+0x6d8>)
 80038e0:	f000 fdc4 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID2, SERVO_CW, SteDeg[1]*100, SERVO_POS, 20);
 80038e4:	4b2a      	ldr	r3, [pc, #168]	; (8003990 <StartTask03+0x6d0>)
 80038e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	461a      	mov	r2, r3
 80038ee:	0092      	lsls	r2, r2, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	461a      	mov	r2, r3
 80038f4:	0091      	lsls	r1, r2, #2
 80038f6:	461a      	mov	r2, r3
 80038f8:	460b      	mov	r3, r1
 80038fa:	4413      	add	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2214      	movs	r2, #20
 8003902:	9201      	str	r2, [sp, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	9200      	str	r2, [sp, #0]
 8003908:	2200      	movs	r2, #0
 800390a:	2101      	movs	r1, #1
 800390c:	4822      	ldr	r0, [pc, #136]	; (8003998 <StartTask03+0x6d8>)
 800390e:	f000 fdad 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID3, SERVO_CW, SteDeg[2]*100, SERVO_POS, 20);
 8003912:	4b1f      	ldr	r3, [pc, #124]	; (8003990 <StartTask03+0x6d0>)
 8003914:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003918:	b29b      	uxth	r3, r3
 800391a:	461a      	mov	r2, r3
 800391c:	0092      	lsls	r2, r2, #2
 800391e:	4413      	add	r3, r2
 8003920:	461a      	mov	r2, r3
 8003922:	0091      	lsls	r1, r2, #2
 8003924:	461a      	mov	r2, r3
 8003926:	460b      	mov	r3, r1
 8003928:	4413      	add	r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	b29b      	uxth	r3, r3
 800392e:	2214      	movs	r2, #20
 8003930:	9201      	str	r2, [sp, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	9200      	str	r2, [sp, #0]
 8003936:	2200      	movs	r2, #0
 8003938:	2102      	movs	r1, #2
 800393a:	4817      	ldr	r0, [pc, #92]	; (8003998 <StartTask03+0x6d8>)
 800393c:	f000 fd96 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID4, SERVO_CCW, SteDeg[3]*100, SERVO_POS, 20);
 8003940:	4b13      	ldr	r3, [pc, #76]	; (8003990 <StartTask03+0x6d0>)
 8003942:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003946:	b29b      	uxth	r3, r3
 8003948:	461a      	mov	r2, r3
 800394a:	0092      	lsls	r2, r2, #2
 800394c:	4413      	add	r3, r2
 800394e:	461a      	mov	r2, r3
 8003950:	0091      	lsls	r1, r2, #2
 8003952:	461a      	mov	r2, r3
 8003954:	460b      	mov	r3, r1
 8003956:	4413      	add	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	b29b      	uxth	r3, r3
 800395c:	2214      	movs	r2, #20
 800395e:	9201      	str	r2, [sp, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	9200      	str	r2, [sp, #0]
 8003964:	2201      	movs	r2, #1
 8003966:	2103      	movs	r1, #3
 8003968:	480b      	ldr	r0, [pc, #44]	; (8003998 <StartTask03+0x6d8>)
 800396a:	f000 fd7f 	bl	800446c <DataSetSteering>
		printf("Mode c\n");
 800396e:	480d      	ldr	r0, [pc, #52]	; (80039a4 <StartTask03+0x6e4>)
 8003970:	f00b ff30 	bl	800f7d4 <puts>
	}

	if(ModeABCD == 4){
 8003974:	4b0a      	ldr	r3, [pc, #40]	; (80039a0 <StartTask03+0x6e0>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2b04      	cmp	r3, #4
 800397a:	f47f ae20 	bne.w	80035be <StartTask03+0x2fe>
//		SteDeg=rad2deg(ANGLE_VEL);
		for(int i=0;i<4;i++){Deg2Ste(Xbot_W,rad2deg(ANGLE_VEL), i);}
 800397e:	2300      	movs	r3, #0
 8003980:	627b      	str	r3, [r7, #36]	; 0x24
 8003982:	e020      	b.n	80039c6 <StartTask03+0x706>
 8003984:	f3af 8000 	nop.w
 8003988:	ccefcd31 	.word	0xccefcd31
 800398c:	3fe7a426 	.word	0x3fe7a426
 8003990:	20000bcc 	.word	0x20000bcc
 8003994:	66666667 	.word	0x66666667
 8003998:	20000060 	.word	0x20000060
 800399c:	08013a40 	.word	0x08013a40
 80039a0:	2000005c 	.word	0x2000005c
 80039a4:	08013a4c 	.word	0x08013a4c
 80039a8:	ed9f 0b39 	vldr	d0, [pc, #228]	; 8003a90 <StartTask03+0x7d0>
 80039ac:	f7fe fba8 	bl	8002100 <rad2deg>
 80039b0:	4603      	mov	r3, r0
 80039b2:	4619      	mov	r1, r3
 80039b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	461a      	mov	r2, r3
 80039ba:	2001      	movs	r0, #1
 80039bc:	f7fe fb64 	bl	8002088 <Deg2Ste>
 80039c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c2:	3301      	adds	r3, #1
 80039c4:	627b      	str	r3, [r7, #36]	; 0x24
 80039c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	dded      	ble.n	80039a8 <StartTask03+0x6e8>
		//DataSetSteering(buf, STMotorID1, SERVO_CW, SteDeg*100, SERVO_POS, 20);
		//DataSetSteering(buf, STMotorID1, SERVO_CW, SteDeg*100, 2, 250); pre_angle = -1*SteDeg;
		DataSetSteering(buf, STMotorID1, SERVO_CW, SteDeg[0]*100, SERVO_POS,20);
 80039cc:	4b32      	ldr	r3, [pc, #200]	; (8003a98 <StartTask03+0x7d8>)
 80039ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	461a      	mov	r2, r3
 80039d6:	0092      	lsls	r2, r2, #2
 80039d8:	4413      	add	r3, r2
 80039da:	461a      	mov	r2, r3
 80039dc:	0091      	lsls	r1, r2, #2
 80039de:	461a      	mov	r2, r3
 80039e0:	460b      	mov	r3, r1
 80039e2:	4413      	add	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	2214      	movs	r2, #20
 80039ea:	9201      	str	r2, [sp, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	9200      	str	r2, [sp, #0]
 80039f0:	2200      	movs	r2, #0
 80039f2:	2100      	movs	r1, #0
 80039f4:	4829      	ldr	r0, [pc, #164]	; (8003a9c <StartTask03+0x7dc>)
 80039f6:	f000 fd39 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID2, SERVO_CCW, SteDeg[1]*100, SERVO_POS, 20);
 80039fa:	4b27      	ldr	r3, [pc, #156]	; (8003a98 <StartTask03+0x7d8>)
 80039fc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	461a      	mov	r2, r3
 8003a04:	0092      	lsls	r2, r2, #2
 8003a06:	4413      	add	r3, r2
 8003a08:	461a      	mov	r2, r3
 8003a0a:	0091      	lsls	r1, r2, #2
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	460b      	mov	r3, r1
 8003a10:	4413      	add	r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	2214      	movs	r2, #20
 8003a18:	9201      	str	r2, [sp, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	9200      	str	r2, [sp, #0]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	2101      	movs	r1, #1
 8003a22:	481e      	ldr	r0, [pc, #120]	; (8003a9c <StartTask03+0x7dc>)
 8003a24:	f000 fd22 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID3, SERVO_CCW, SteDeg[2]*100, SERVO_POS, 20);
 8003a28:	4b1b      	ldr	r3, [pc, #108]	; (8003a98 <StartTask03+0x7d8>)
 8003a2a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	461a      	mov	r2, r3
 8003a32:	0092      	lsls	r2, r2, #2
 8003a34:	4413      	add	r3, r2
 8003a36:	461a      	mov	r2, r3
 8003a38:	0091      	lsls	r1, r2, #2
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4413      	add	r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	2214      	movs	r2, #20
 8003a46:	9201      	str	r2, [sp, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	9200      	str	r2, [sp, #0]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	2102      	movs	r1, #2
 8003a50:	4812      	ldr	r0, [pc, #72]	; (8003a9c <StartTask03+0x7dc>)
 8003a52:	f000 fd0b 	bl	800446c <DataSetSteering>
		DataSetSteering(buf, STMotorID4, SERVO_CW, SteDeg[3]*100, SERVO_POS, 20);
 8003a56:	4b10      	ldr	r3, [pc, #64]	; (8003a98 <StartTask03+0x7d8>)
 8003a58:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	0092      	lsls	r2, r2, #2
 8003a62:	4413      	add	r3, r2
 8003a64:	461a      	mov	r2, r3
 8003a66:	0091      	lsls	r1, r2, #2
 8003a68:	461a      	mov	r2, r3
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	4413      	add	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	2214      	movs	r2, #20
 8003a74:	9201      	str	r2, [sp, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	9200      	str	r2, [sp, #0]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2103      	movs	r1, #3
 8003a7e:	4807      	ldr	r0, [pc, #28]	; (8003a9c <StartTask03+0x7dc>)
 8003a80:	f000 fcf4 	bl	800446c <DataSetSteering>
//		EndModeD = 0;
		//osDelay(10);
		printf("Mode D\n");
 8003a84:	4806      	ldr	r0, [pc, #24]	; (8003aa0 <StartTask03+0x7e0>)
 8003a86:	f00b fea5 	bl	800f7d4 <puts>
	lastTime += PERIOD_STEERING;
 8003a8a:	e598      	b.n	80035be <StartTask03+0x2fe>
 8003a8c:	f3af 8000 	nop.w
 8003a90:	ccefcd31 	.word	0xccefcd31
 8003a94:	3fe7a426 	.word	0x3fe7a426
 8003a98:	20000bcc 	.word	0x20000bcc
 8003a9c:	20000060 	.word	0x20000060
 8003aa0:	08013a54 	.word	0x08013a54

08003aa4 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
	//StartTask04 is related ws2812b//
	uint32_t lastTime = osKernelGetTickCount();
 8003aac:	f006 ffde 	bl	800aa6c <osKernelGetTickCount>
 8003ab0:	60f8      	str	r0, [r7, #12]

	static int temp = 0;
	////////////////////////////////

	ws2812AllColor(70,70,70);//r, g, b
 8003ab2:	2246      	movs	r2, #70	; 0x46
 8003ab4:	2146      	movs	r1, #70	; 0x46
 8003ab6:	2046      	movs	r0, #70	; 0x46
 8003ab8:	f7fd fa20 	bl	8000efc <ws2812AllColor>
	ws2812NumOn(NUM_NPLED);
 8003abc:	201d      	movs	r0, #29
 8003abe:	f7fd f9f5 	bl	8000eac <ws2812NumOn>

  /* Infinite loop */
  for(;;)
  {
		lastTime += PERIOD_NP_LED;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8003ac8:	60fb      	str	r3, [r7, #12]
		osDelayUntil(lastTime);
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f007 f981 	bl	800add2 <osDelayUntil>

		temp++;
 8003ad0:	4b09      	ldr	r3, [pc, #36]	; (8003af8 <StartTask04+0x54>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	4a08      	ldr	r2, [pc, #32]	; (8003af8 <StartTask04+0x54>)
 8003ad8:	6013      	str	r3, [r2, #0]
		switch (temp) {
 8003ada:	4b07      	ldr	r3, [pc, #28]	; (8003af8 <StartTask04+0x54>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2b03      	cmp	r3, #3
 8003ae0:	d005      	beq.n	8003aee <StartTask04+0x4a>
 8003ae2:	2b03      	cmp	r3, #3
 8003ae4:	dced      	bgt.n	8003ac2 <StartTask04+0x1e>
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d003      	beq.n	8003af2 <StartTask04+0x4e>
 8003aea:	2b02      	cmp	r3, #2
				break;

			case 2:
				//printf("case2\n");
				//ws2812SetColor(7,0,0,1);//index, r, g, b
				break;
 8003aec:	e002      	b.n	8003af4 <StartTask04+0x50>

			case 3:
				//printf("case3\n");
				//ws2812SetColor(6,0,0,1);//index, r, g, b
				break;
 8003aee:	bf00      	nop
 8003af0:	e7e7      	b.n	8003ac2 <StartTask04+0x1e>
				break;
 8003af2:	bf00      	nop
		lastTime += PERIOD_NP_LED;
 8003af4:	e7e5      	b.n	8003ac2 <StartTask04+0x1e>
 8003af6:	bf00      	nop
 8003af8:	20000ca0 	.word	0x20000ca0

08003afc <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	uint32_t lastTime = osKernelGetTickCount();
 8003b04:	f006 ffb2 	bl	800aa6c <osKernelGetTickCount>
 8003b08:	60f8      	str	r0, [r7, #12]

	fanInit();
 8003b0a:	f7fd fdc9 	bl	80016a0 <fanInit>


  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_FAN;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8003b14:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f007 f95b 	bl	800add2 <osDelayUntil>
	fanOn(100);
 8003b1c:	2064      	movs	r0, #100	; 0x64
 8003b1e:	f7fd fdc9 	bl	80016b4 <fanOn>
	lastTime += PERIOD_FAN;
 8003b22:	e7f4      	b.n	8003b0e <StartTask05+0x12>

08003b24 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8003b24:	b5b0      	push	{r4, r5, r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
//	uint8_t EndInit = 0;
	//uint32_t lastTime = osKernelGetTickCount();
	//osDelay(10);//for printf();
	printf("StartTask06 %d: \n", PS_SIGx_Pin);
 8003b2c:	4b59      	ldr	r3, [pc, #356]	; (8003c94 <StartTask06+0x170>)
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	4619      	mov	r1, r3
 8003b32:	4859      	ldr	r0, [pc, #356]	; (8003c98 <StartTask06+0x174>)
 8003b34:	f00b fdb2 	bl	800f69c <iprintf>
  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 8003b38:	200a      	movs	r0, #10
 8003b3a:	f007 f92f 	bl	800ad9c <osDelay>
	//  printf("%d: t06\n", osKernelGetTickCount());
	if(PS_SIGx_Pin&1){//1ch init
 8003b3e:	4b55      	ldr	r3, [pc, #340]	; (8003c94 <StartTask06+0x170>)
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d01a      	beq.n	8003b80 <StartTask06+0x5c>
		PS_SIGx_Pin &= ~(1); printf(" PS_SIG1_stop.\n");
 8003b4a:	4b52      	ldr	r3, [pc, #328]	; (8003c94 <StartTask06+0x170>)
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	f023 0301 	bic.w	r3, r3, #1
 8003b52:	b2da      	uxtb	r2, r3
 8003b54:	4b4f      	ldr	r3, [pc, #316]	; (8003c94 <StartTask06+0x170>)
 8003b56:	701a      	strb	r2, [r3, #0]
 8003b58:	4850      	ldr	r0, [pc, #320]	; (8003c9c <StartTask06+0x178>)
 8003b5a:	f00b fe3b 	bl	800f7d4 <puts>
		EndInit |= 1;
 8003b5e:	4b50      	ldr	r3, [pc, #320]	; (8003ca0 <StartTask06+0x17c>)
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	f043 0301 	orr.w	r3, r3, #1
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	4b4d      	ldr	r3, [pc, #308]	; (8003ca0 <StartTask06+0x17c>)
 8003b6a:	701a      	strb	r2, [r3, #0]
		DataSetSteering(buf, 0, SERVO_CCW, 0, 0, 30);
 8003b6c:	231e      	movs	r3, #30
 8003b6e:	9301      	str	r3, [sp, #4]
 8003b70:	2300      	movs	r3, #0
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	2300      	movs	r3, #0
 8003b76:	2201      	movs	r2, #1
 8003b78:	2100      	movs	r1, #0
 8003b7a:	484a      	ldr	r0, [pc, #296]	; (8003ca4 <StartTask06+0x180>)
 8003b7c:	f000 fc76 	bl	800446c <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}

	if(PS_SIGx_Pin&2){//2ch init
 8003b80:	4b44      	ldr	r3, [pc, #272]	; (8003c94 <StartTask06+0x170>)
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d01a      	beq.n	8003bc2 <StartTask06+0x9e>
		PS_SIGx_Pin &= ~(2); printf(" PS_SIG2_stop.\n");
 8003b8c:	4b41      	ldr	r3, [pc, #260]	; (8003c94 <StartTask06+0x170>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	f023 0302 	bic.w	r3, r3, #2
 8003b94:	b2da      	uxtb	r2, r3
 8003b96:	4b3f      	ldr	r3, [pc, #252]	; (8003c94 <StartTask06+0x170>)
 8003b98:	701a      	strb	r2, [r3, #0]
 8003b9a:	4843      	ldr	r0, [pc, #268]	; (8003ca8 <StartTask06+0x184>)
 8003b9c:	f00b fe1a 	bl	800f7d4 <puts>
		DataSetSteering(buf, 1, SERVO_CCW, 0, 0, 30);
 8003ba0:	231e      	movs	r3, #30
 8003ba2:	9301      	str	r3, [sp, #4]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	2300      	movs	r3, #0
 8003baa:	2201      	movs	r2, #1
 8003bac:	2101      	movs	r1, #1
 8003bae:	483d      	ldr	r0, [pc, #244]	; (8003ca4 <StartTask06+0x180>)
 8003bb0:	f000 fc5c 	bl	800446c <DataSetSteering>
		EndInit |= 2;
 8003bb4:	4b3a      	ldr	r3, [pc, #232]	; (8003ca0 <StartTask06+0x17c>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	f043 0302 	orr.w	r3, r3, #2
 8003bbc:	b2da      	uxtb	r2, r3
 8003bbe:	4b38      	ldr	r3, [pc, #224]	; (8003ca0 <StartTask06+0x17c>)
 8003bc0:	701a      	strb	r2, [r3, #0]
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}
	if(PS_SIGx_Pin&4){//3ch init
 8003bc2:	4b34      	ldr	r3, [pc, #208]	; (8003c94 <StartTask06+0x170>)
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	f003 0304 	and.w	r3, r3, #4
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d01a      	beq.n	8003c04 <StartTask06+0xe0>
		PS_SIGx_Pin &= ~(4); printf(" PS_SIG3_stop.\n");
 8003bce:	4b31      	ldr	r3, [pc, #196]	; (8003c94 <StartTask06+0x170>)
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	f023 0304 	bic.w	r3, r3, #4
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	4b2e      	ldr	r3, [pc, #184]	; (8003c94 <StartTask06+0x170>)
 8003bda:	701a      	strb	r2, [r3, #0]
 8003bdc:	4833      	ldr	r0, [pc, #204]	; (8003cac <StartTask06+0x188>)
 8003bde:	f00b fdf9 	bl	800f7d4 <puts>
		DataSetSteering(buf, 2, SERVO_CCW, 0, 0, 30);
 8003be2:	231e      	movs	r3, #30
 8003be4:	9301      	str	r3, [sp, #4]
 8003be6:	2300      	movs	r3, #0
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	2300      	movs	r3, #0
 8003bec:	2201      	movs	r2, #1
 8003bee:	2102      	movs	r1, #2
 8003bf0:	482c      	ldr	r0, [pc, #176]	; (8003ca4 <StartTask06+0x180>)
 8003bf2:	f000 fc3b 	bl	800446c <DataSetSteering>
		EndInit |= 4;
 8003bf6:	4b2a      	ldr	r3, [pc, #168]	; (8003ca0 <StartTask06+0x17c>)
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	f043 0304 	orr.w	r3, r3, #4
 8003bfe:	b2da      	uxtb	r2, r3
 8003c00:	4b27      	ldr	r3, [pc, #156]	; (8003ca0 <StartTask06+0x17c>)
 8003c02:	701a      	strb	r2, [r3, #0]
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}	if(PS_SIGx_Pin&8){//4ch init
 8003c04:	4b23      	ldr	r3, [pc, #140]	; (8003c94 <StartTask06+0x170>)
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d020      	beq.n	8003c52 <StartTask06+0x12e>
		PS_SIGx_Pin &= ~(8); printf(" PS_SIG4_stop.\n");
 8003c10:	4b20      	ldr	r3, [pc, #128]	; (8003c94 <StartTask06+0x170>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	f023 0308 	bic.w	r3, r3, #8
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	4b1e      	ldr	r3, [pc, #120]	; (8003c94 <StartTask06+0x170>)
 8003c1c:	701a      	strb	r2, [r3, #0]
 8003c1e:	4824      	ldr	r0, [pc, #144]	; (8003cb0 <StartTask06+0x18c>)
 8003c20:	f00b fdd8 	bl	800f7d4 <puts>
		DataSetSteering(buf, 3, SERVO_CCW, 0, 0, 30);
 8003c24:	231e      	movs	r3, #30
 8003c26:	9301      	str	r3, [sp, #4]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	2201      	movs	r2, #1
 8003c30:	2103      	movs	r1, #3
 8003c32:	481c      	ldr	r0, [pc, #112]	; (8003ca4 <StartTask06+0x180>)
 8003c34:	f000 fc1a 	bl	800446c <DataSetSteering>
		EndInit |= 8;
 8003c38:	4b19      	ldr	r3, [pc, #100]	; (8003ca0 <StartTask06+0x17c>)
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	f043 0308 	orr.w	r3, r3, #8
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	4b17      	ldr	r3, [pc, #92]	; (8003ca0 <StartTask06+0x17c>)
 8003c44:	701a      	strb	r2, [r3, #0]
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
		printf("EndInit %d\n", EndInit);
 8003c46:	4b16      	ldr	r3, [pc, #88]	; (8003ca0 <StartTask06+0x17c>)
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	4819      	ldr	r0, [pc, #100]	; (8003cb4 <StartTask06+0x190>)
 8003c4e:	f00b fd25 	bl	800f69c <iprintf>
	}
	if(EndInit == 15) {
 8003c52:	4b13      	ldr	r3, [pc, #76]	; (8003ca0 <StartTask06+0x17c>)
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	2b0f      	cmp	r3, #15
 8003c58:	f47f af6e 	bne.w	8003b38 <StartTask06+0x14>

		GPIO_disableirq();
 8003c5c:	f000 f9e4 	bl	8004028 <GPIO_disableirq>
		STinitdone++;
 8003c60:	4b15      	ldr	r3, [pc, #84]	; (8003cb8 <StartTask06+0x194>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	3301      	adds	r3, #1
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	4b13      	ldr	r3, [pc, #76]	; (8003cb8 <StartTask06+0x194>)
 8003c6a:	701a      	strb	r2, [r3, #0]
		printf("%d: EndInit == 15. %d, %d\n", osKernelGetTickCount(), osThreadFlagsWait(1, 0, osWaitForever), osThreadFlagsGet());
 8003c6c:	f006 fefe 	bl	800aa6c <osKernelGetTickCount>
 8003c70:	4604      	mov	r4, r0
 8003c72:	f04f 32ff 	mov.w	r2, #4294967295
 8003c76:	2100      	movs	r1, #0
 8003c78:	2001      	movs	r0, #1
 8003c7a:	f007 f80e 	bl	800ac9a <osThreadFlagsWait>
 8003c7e:	4605      	mov	r5, r0
 8003c80:	f006 ffea 	bl	800ac58 <osThreadFlagsGet>
 8003c84:	4603      	mov	r3, r0
 8003c86:	462a      	mov	r2, r5
 8003c88:	4621      	mov	r1, r4
 8003c8a:	480c      	ldr	r0, [pc, #48]	; (8003cbc <StartTask06+0x198>)
 8003c8c:	f00b fd06 	bl	800f69c <iprintf>
	  osDelay(10);
 8003c90:	e752      	b.n	8003b38 <StartTask06+0x14>
 8003c92:	bf00      	nop
 8003c94:	20000bc8 	.word	0x20000bc8
 8003c98:	08013a5c 	.word	0x08013a5c
 8003c9c:	08013a70 	.word	0x08013a70
 8003ca0:	20000c64 	.word	0x20000c64
 8003ca4:	20000060 	.word	0x20000060
 8003ca8:	08013a80 	.word	0x08013a80
 8003cac:	08013a90 	.word	0x08013a90
 8003cb0:	08013aa0 	.word	0x08013aa0
 8003cb4:	08013ab0 	.word	0x08013ab0
 8003cb8:	20000bd5 	.word	0x20000bd5
 8003cbc:	08013abc 	.word	0x08013abc

08003cc0 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
	osDelay(25000);//for initializing steering motor
 8003cc8:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8003ccc:	f007 f866 	bl	800ad9c <osDelay>
	HAL_UART_Receive_IT(&huart3, tmp_rx , SERVO_RXBUFLEN);
 8003cd0:	220c      	movs	r2, #12
 8003cd2:	490c      	ldr	r1, [pc, #48]	; (8003d04 <StartTask07+0x44>)
 8003cd4:	480c      	ldr	r0, [pc, #48]	; (8003d08 <StartTask07+0x48>)
 8003cd6:	f005 fd4c 	bl	8009772 <HAL_UART_Receive_IT>

	uint32_t lastTime = osKernelGetTickCount();
 8003cda:	f006 fec7 	bl	800aa6c <osKernelGetTickCount>
 8003cde:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STEERING;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	3364      	adds	r3, #100	; 0x64
 8003ce4:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f007 f873 	bl	800add2 <osDelayUntil>
	printf("%d: t07\n", osKernelGetTickCount());
 8003cec:	f006 febe 	bl	800aa6c <osKernelGetTickCount>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4805      	ldr	r0, [pc, #20]	; (8003d0c <StartTask07+0x4c>)
 8003cf6:	f00b fcd1 	bl	800f69c <iprintf>

	DataReadSteering(STMotorID1, 0xA1);
 8003cfa:	21a1      	movs	r1, #161	; 0xa1
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	f000 fc37 	bl	8004570 <DataReadSteering>
  {
 8003d02:	e7ed      	b.n	8003ce0 <StartTask07+0x20>
 8003d04:	20000cfc 	.word	0x20000cfc
 8003d08:	20000ff4 	.word	0x20000ff4
 8003d0c:	08013ad8 	.word	0x08013ad8

08003d10 <VelStopTimerCallback>:
  /* USER CODE END StartTask07 */
}

/* VelStopTimerCallback function */
void VelStopTimerCallback(void *argument)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN VelStopTimerCallback */

	//must be check this function
	int32_t TmpFlag = Stopflagcheck(Xbot_R, 1);
 8003d18:	2101      	movs	r1, #1
 8003d1a:	2000      	movs	r0, #0
 8003d1c:	f7fe f974 	bl	8002008 <Stopflagcheck>
 8003d20:	60f8      	str	r0, [r7, #12]

	printf("%d: VelStopTimer:%d %d\n", osKernelGetTickCount(),TmpFlag,Pre_Stop_flag);
 8003d22:	f006 fea3 	bl	800aa6c <osKernelGetTickCount>
 8003d26:	4601      	mov	r1, r0
 8003d28:	4b0f      	ldr	r3, [pc, #60]	; (8003d68 <VelStopTimerCallback+0x58>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	480f      	ldr	r0, [pc, #60]	; (8003d6c <VelStopTimerCallback+0x5c>)
 8003d30:	f00b fcb4 	bl	800f69c <iprintf>
	if(Pre_Stop_flag != TmpFlag){
 8003d34:	4b0c      	ldr	r3, [pc, #48]	; (8003d68 <VelStopTimerCallback+0x58>)
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d003      	beq.n	8003d46 <VelStopTimerCallback+0x36>
		Pre_Stop_flag = TmpFlag;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	4a09      	ldr	r2, [pc, #36]	; (8003d68 <VelStopTimerCallback+0x58>)
 8003d42:	6013      	str	r3, [r2, #0]
	}
	else {Stopflagcheck(Xbot_W, 0);
	printf("%d: VelStop2Stop_flag: %d\n", osKernelGetTickCount(), Stop_flag);
	}
  /* USER CODE END VelStopTimerCallback */
}
 8003d44:	e00c      	b.n	8003d60 <VelStopTimerCallback+0x50>
	else {Stopflagcheck(Xbot_W, 0);
 8003d46:	2100      	movs	r1, #0
 8003d48:	2001      	movs	r0, #1
 8003d4a:	f7fe f95d 	bl	8002008 <Stopflagcheck>
	printf("%d: VelStop2Stop_flag: %d\n", osKernelGetTickCount(), Stop_flag);
 8003d4e:	f006 fe8d 	bl	800aa6c <osKernelGetTickCount>
 8003d52:	4601      	mov	r1, r0
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <VelStopTimerCallback+0x60>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	461a      	mov	r2, r3
 8003d5a:	4806      	ldr	r0, [pc, #24]	; (8003d74 <VelStopTimerCallback+0x64>)
 8003d5c:	f00b fc9e 	bl	800f69c <iprintf>
}
 8003d60:	bf00      	nop
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	20000bdc 	.word	0x20000bdc
 8003d6c:	08013ae4 	.word	0x08013ae4
 8003d70:	20000bd8 	.word	0x20000bd8
 8003d74:	08013afc 	.word	0x08013afc

08003d78 <EndModeDTimerCallback>:

/* EndModeDTimerCallback function */
void EndModeDTimerCallback(void *argument)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EndModeDTimerCallback */
	//EndModeD = 1;
	timerflag = 1;
 8003d80:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <EndModeDTimerCallback+0x20>)
 8003d82:	2201      	movs	r2, #1
 8003d84:	701a      	strb	r2, [r3, #0]
	EndMode = 1;
 8003d86:	4b05      	ldr	r3, [pc, #20]	; (8003d9c <EndModeDTimerCallback+0x24>)
 8003d88:	2201      	movs	r2, #1
 8003d8a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EndModeDTimerCallback */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	2000005d 	.word	0x2000005d
 8003d9c:	2000005e 	.word	0x2000005e

08003da0 <SendCanTimerCallback>:

/* SendCanTimerCallback function */
void SendCanTimerCallback(void *argument)
{
 8003da0:	b590      	push	{r4, r7, lr}
 8003da2:	b087      	sub	sp, #28
 8003da4:	af02      	add	r7, sp, #8
 8003da6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SendCanTimerCallback */
	//send can message by 10hz
	Vel_PDOMsg(1, TxPDO0, Tar_cmd_FL, Tar_cmd_FR);
 8003da8:	4b2d      	ldr	r3, [pc, #180]	; (8003e60 <SendCanTimerCallback+0xc0>)
 8003daa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dae:	461a      	mov	r2, r3
 8003db0:	4b2c      	ldr	r3, [pc, #176]	; (8003e64 <SendCanTimerCallback+0xc4>)
 8003db2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003db6:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8003dba:	2001      	movs	r0, #1
 8003dbc:	f7fd fb56 	bl	800146c <Vel_PDOMsg>
	Vel_PDOMsg(2, TxPDO0, Tar_cmd_RL, Tar_cmd_RR);
 8003dc0:	4b29      	ldr	r3, [pc, #164]	; (8003e68 <SendCanTimerCallback+0xc8>)
 8003dc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	4b28      	ldr	r3, [pc, #160]	; (8003e6c <SendCanTimerCallback+0xcc>)
 8003dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dce:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8003dd2:	2002      	movs	r0, #2
 8003dd4:	f7fd fb4a 	bl	800146c <Vel_PDOMsg>


	debugcansend(candbg);
 8003dd8:	4825      	ldr	r0, [pc, #148]	; (8003e70 <SendCanTimerCallback+0xd0>)
 8003dda:	f7fd fc89 	bl	80016f0 <debugcansend>
	for(int i=0;i<8;i++){candbg[i]=0;}
 8003dde:	2300      	movs	r3, #0
 8003de0:	60fb      	str	r3, [r7, #12]
 8003de2:	e007      	b.n	8003df4 <SendCanTimerCallback+0x54>
 8003de4:	4a22      	ldr	r2, [pc, #136]	; (8003e70 <SendCanTimerCallback+0xd0>)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	4413      	add	r3, r2
 8003dea:	2200      	movs	r2, #0
 8003dec:	701a      	strb	r2, [r3, #0]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	3301      	adds	r3, #1
 8003df2:	60fb      	str	r3, [r7, #12]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2b07      	cmp	r3, #7
 8003df8:	ddf4      	ble.n	8003de4 <SendCanTimerCallback+0x44>
	//printf("%d: angle_rad_c %d %d %d %f %f %d\n", osKernelGetTickCount(), rad2deg(angle_rad_c), rad2deg(angle_rad_i), rad2deg(angle_rad_o), angle_rad_i, angle_rad_o, Tar_cmd_FL);
	printf("%d: SteDeg %d %d %d %d\n", osKernelGetTickCount(), SteDeg[0], SteDeg[1], SteDeg[2], SteDeg[3]);
 8003dfa:	f006 fe37 	bl	800aa6c <osKernelGetTickCount>
 8003dfe:	4601      	mov	r1, r0
 8003e00:	4b1c      	ldr	r3, [pc, #112]	; (8003e74 <SendCanTimerCallback+0xd4>)
 8003e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e06:	4618      	mov	r0, r3
 8003e08:	4b1a      	ldr	r3, [pc, #104]	; (8003e74 <SendCanTimerCallback+0xd4>)
 8003e0a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003e0e:	461c      	mov	r4, r3
 8003e10:	4b18      	ldr	r3, [pc, #96]	; (8003e74 <SendCanTimerCallback+0xd4>)
 8003e12:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003e16:	461a      	mov	r2, r3
 8003e18:	4b16      	ldr	r3, [pc, #88]	; (8003e74 <SendCanTimerCallback+0xd4>)
 8003e1a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003e1e:	9301      	str	r3, [sp, #4]
 8003e20:	9200      	str	r2, [sp, #0]
 8003e22:	4623      	mov	r3, r4
 8003e24:	4602      	mov	r2, r0
 8003e26:	4814      	ldr	r0, [pc, #80]	; (8003e78 <SendCanTimerCallback+0xd8>)
 8003e28:	f00b fc38 	bl	800f69c <iprintf>
	sendCan(0x7D1, sendcanbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	2208      	movs	r2, #8
 8003e30:	4912      	ldr	r1, [pc, #72]	; (8003e7c <SendCanTimerCallback+0xdc>)
 8003e32:	f240 70d1 	movw	r0, #2001	; 0x7d1
 8003e36:	f7fd f98b 	bl	8001150 <sendCan>
	for(int i=0;i<8;i++){canbuf[i]=0;}
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60bb      	str	r3, [r7, #8]
 8003e3e:	e007      	b.n	8003e50 <SendCanTimerCallback+0xb0>
 8003e40:	4a0f      	ldr	r2, [pc, #60]	; (8003e80 <SendCanTimerCallback+0xe0>)
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	4413      	add	r3, r2
 8003e46:	2200      	movs	r2, #0
 8003e48:	701a      	strb	r2, [r3, #0]
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	60bb      	str	r3, [r7, #8]
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	2b07      	cmp	r3, #7
 8003e54:	ddf4      	ble.n	8003e40 <SendCanTimerCallback+0xa0>
  /* USER CODE END SendCanTimerCallback */
}
 8003e56:	bf00      	nop
 8003e58:	bf00      	nop
 8003e5a:	3714      	adds	r7, #20
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd90      	pop	{r4, r7, pc}
 8003e60:	20000c48 	.word	0x20000c48
 8003e64:	20000c4a 	.word	0x20000c4a
 8003e68:	20000c4c 	.word	0x20000c4c
 8003e6c:	20000c4e 	.word	0x20000c4e
 8003e70:	20000bc0 	.word	0x20000bc0
 8003e74:	20000bcc 	.word	0x20000bcc
 8003e78:	08013b18 	.word	0x08013b18
 8003e7c:	20000c58 	.word	0x20000c58
 8003e80:	20000c50 	.word	0x20000c50

08003e84 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08a      	sub	sp, #40	; 0x28
 8003e88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e8a:	f107 0314 	add.w	r3, r7, #20
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	605a      	str	r2, [r3, #4]
 8003e94:	609a      	str	r2, [r3, #8]
 8003e96:	60da      	str	r2, [r3, #12]
 8003e98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	4b5d      	ldr	r3, [pc, #372]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	4a5c      	ldr	r2, [pc, #368]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ea4:	f043 0304 	orr.w	r3, r3, #4
 8003ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eaa:	4b5a      	ldr	r3, [pc, #360]	; (8004014 <MX_GPIO_Init+0x190>)
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	f003 0304 	and.w	r3, r3, #4
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	4b56      	ldr	r3, [pc, #344]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebe:	4a55      	ldr	r2, [pc, #340]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ec0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec6:	4b53      	ldr	r3, [pc, #332]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60bb      	str	r3, [r7, #8]
 8003ed6:	4b4f      	ldr	r3, [pc, #316]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eda:	4a4e      	ldr	r2, [pc, #312]	; (8004014 <MX_GPIO_Init+0x190>)
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee2:	4b4c      	ldr	r3, [pc, #304]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	60bb      	str	r3, [r7, #8]
 8003eec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eee:	2300      	movs	r3, #0
 8003ef0:	607b      	str	r3, [r7, #4]
 8003ef2:	4b48      	ldr	r3, [pc, #288]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef6:	4a47      	ldr	r2, [pc, #284]	; (8004014 <MX_GPIO_Init+0x190>)
 8003ef8:	f043 0302 	orr.w	r3, r3, #2
 8003efc:	6313      	str	r3, [r2, #48]	; 0x30
 8003efe:	4b45      	ldr	r3, [pc, #276]	; (8004014 <MX_GPIO_Init+0x190>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	607b      	str	r3, [r7, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	603b      	str	r3, [r7, #0]
 8003f0e:	4b41      	ldr	r3, [pc, #260]	; (8004014 <MX_GPIO_Init+0x190>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f12:	4a40      	ldr	r2, [pc, #256]	; (8004014 <MX_GPIO_Init+0x190>)
 8003f14:	f043 0308 	orr.w	r3, r3, #8
 8003f18:	6313      	str	r3, [r2, #48]	; 0x30
 8003f1a:	4b3e      	ldr	r3, [pc, #248]	; (8004014 <MX_GPIO_Init+0x190>)
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	603b      	str	r3, [r7, #0]
 8003f24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8003f26:	2200      	movs	r2, #0
 8003f28:	f64f 413e 	movw	r1, #64574	; 0xfc3e
 8003f2c:	483a      	ldr	r0, [pc, #232]	; (8004018 <MX_GPIO_Init+0x194>)
 8003f2e:	f003 f845 	bl	8006fbc <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_DE_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 8003f32:	2200      	movs	r2, #0
 8003f34:	f244 0110 	movw	r1, #16400	; 0x4010
 8003f38:	4838      	ldr	r0, [pc, #224]	; (800401c <MX_GPIO_Init+0x198>)
 8003f3a:	f003 f83f 	bl	8006fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8003f3e:	2200      	movs	r2, #0
 8003f40:	2104      	movs	r1, #4
 8003f42:	4837      	ldr	r0, [pc, #220]	; (8004020 <MX_GPIO_Init+0x19c>)
 8003f44:	f003 f83a 	bl	8006fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC14 PC15 PC1
                           PC2 PC3 PC4 PC5
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8003f48:	f64f 433e 	movw	r3, #64574	; 0xfc3e
 8003f4c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f52:	2300      	movs	r3, #0
 8003f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f56:	2300      	movs	r3, #0
 8003f58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f5a:	f107 0314 	add.w	r3, r7, #20
 8003f5e:	4619      	mov	r1, r3
 8003f60:	482d      	ldr	r0, [pc, #180]	; (8004018 <MX_GPIO_Init+0x194>)
 8003f62:	f002 fe77 	bl	8006c54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003f66:	2301      	movs	r3, #1
 8003f68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f72:	f107 0314 	add.w	r3, r7, #20
 8003f76:	4619      	mov	r1, r3
 8003f78:	4827      	ldr	r0, [pc, #156]	; (8004018 <MX_GPIO_Init+0x194>)
 8003f7a:	f002 fe6b 	bl	8006c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PS_SIG1_Pin|PS_SIG2_Pin|PS_SIG3_Pin;
 8003f7e:	2370      	movs	r3, #112	; 0x70
 8003f80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003f82:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f8c:	f107 0314 	add.w	r3, r7, #20
 8003f90:	4619      	mov	r1, r3
 8003f92:	4824      	ldr	r0, [pc, #144]	; (8004024 <MX_GPIO_Init+0x1a0>)
 8003f94:	f002 fe5e 	bl	8006c54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PS_SIG4_Pin;
 8003f98:	2380      	movs	r3, #128	; 0x80
 8003f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003f9c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PS_SIG4_GPIO_Port, &GPIO_InitStruct);
 8003fa6:	f107 0314 	add.w	r3, r7, #20
 8003faa:	4619      	mov	r1, r3
 8003fac:	481d      	ldr	r0, [pc, #116]	; (8004024 <MX_GPIO_Init+0x1a0>)
 8003fae:	f002 fe51 	bl	8006c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB4 */
  GPIO_InitStruct.Pin = RS485_DE_Pin|GPIO_PIN_4;
 8003fb2:	f244 0310 	movw	r3, #16400	; 0x4010
 8003fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fc4:	f107 0314 	add.w	r3, r7, #20
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4814      	ldr	r0, [pc, #80]	; (800401c <MX_GPIO_Init+0x198>)
 8003fcc:	f002 fe42 	bl	8006c54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fd0:	2304      	movs	r3, #4
 8003fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fe0:	f107 0314 	add.w	r3, r7, #20
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	480e      	ldr	r0, [pc, #56]	; (8004020 <MX_GPIO_Init+0x19c>)
 8003fe8:	f002 fe34 	bl	8006c54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8003fec:	2200      	movs	r2, #0
 8003fee:	2105      	movs	r1, #5
 8003ff0:	200a      	movs	r0, #10
 8003ff2:	f002 f9f5 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003ff6:	200a      	movs	r0, #10
 8003ff8:	f002 fa0e 	bl	8006418 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2105      	movs	r1, #5
 8004000:	2017      	movs	r0, #23
 8004002:	f002 f9ed 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004006:	2017      	movs	r0, #23
 8004008:	f002 fa06 	bl	8006418 <HAL_NVIC_EnableIRQ>

}
 800400c:	bf00      	nop
 800400e:	3728      	adds	r7, #40	; 0x28
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	40023800 	.word	0x40023800
 8004018:	40020800 	.word	0x40020800
 800401c:	40020400 	.word	0x40020400
 8004020:	40020c00 	.word	0x40020c00
 8004024:	40020000 	.word	0x40020000

08004028 <GPIO_disableirq>:

/* USER CODE BEGIN 2 */
void GPIO_disableirq(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 800402c:	200a      	movs	r0, #10
 800402e:	f002 fa01 	bl	8006434 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8004032:	2017      	movs	r0, #23
 8004034:	f002 f9fe 	bl	8006434 <HAL_NVIC_DisableIRQ>
}
 8004038:	bf00      	nop
 800403a:	bd80      	pop	{r7, pc}

0800403c <GPIO_enableirq>:

void GPIO_enableirq(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
	  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8004040:	2200      	movs	r2, #0
 8004042:	2105      	movs	r1, #5
 8004044:	200a      	movs	r0, #10
 8004046:	f002 f9cb 	bl	80063e0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800404a:	200a      	movs	r0, #10
 800404c:	f002 f9e4 	bl	8006418 <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8004050:	2200      	movs	r2, #0
 8004052:	2105      	movs	r1, #5
 8004054:	2017      	movs	r0, #23
 8004056:	f002 f9c3 	bl	80063e0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800405a:	2017      	movs	r0, #23
 800405c:	f002 f9dc 	bl	8006418 <HAL_NVIC_EnableIRQ>
}
 8004060:	bf00      	nop
 8004062:	bd80      	pop	{r7, pc}

08004064 <MX_I2C1_SMBUS_Init>:
SMBUS_HandleTypeDef hsmbus1;

/* I2C1 init function */

void MX_I2C1_SMBUS_Init(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8004068:	4b18      	ldr	r3, [pc, #96]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 800406a:	4a19      	ldr	r2, [pc, #100]	; (80040d0 <MX_I2C1_SMBUS_Init+0x6c>)
 800406c:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.ClockSpeed = 100000;
 800406e:	4b17      	ldr	r3, [pc, #92]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 8004070:	4a18      	ldr	r2, [pc, #96]	; (80040d4 <MX_I2C1_SMBUS_Init+0x70>)
 8004072:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.OwnAddress1 = 0;
 8004074:	4b15      	ldr	r3, [pc, #84]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 8004076:	2200      	movs	r2, #0
 8004078:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 800407a:	4b14      	ldr	r3, [pc, #80]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 800407c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004080:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8004082:	4b12      	ldr	r3, [pc, #72]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 8004084:	2200      	movs	r2, #0
 8004086:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8004088:	4b10      	ldr	r3, [pc, #64]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 800408a:	2200      	movs	r2, #0
 800408c:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 800408e:	4b0f      	ldr	r3, [pc, #60]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 8004090:	2200      	movs	r2, #0
 8004092:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8004094:	4b0d      	ldr	r3, [pc, #52]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 8004096:	2200      	movs	r2, #0
 8004098:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 800409a:	4b0c      	ldr	r3, [pc, #48]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 800409c:	2200      	movs	r2, #0
 800409e:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 80040a0:	4b0a      	ldr	r3, [pc, #40]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 80040a2:	2202      	movs	r2, #2
 80040a4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 80040a6:	4809      	ldr	r0, [pc, #36]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 80040a8:	f003 fc5e 	bl	8007968 <HAL_SMBUS_Init>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <MX_I2C1_SMBUS_Init+0x52>
  {
    Error_Handler();
 80040b2:	f000 f93f 	bl	8004334 <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus1) != HAL_OK)
 80040b6:	4805      	ldr	r0, [pc, #20]	; (80040cc <MX_I2C1_SMBUS_Init+0x68>)
 80040b8:	f003 fd0c 	bl	8007ad4 <HAL_SMBUS_EnableAlert_IT>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <MX_I2C1_SMBUS_Init+0x62>
  {
    Error_Handler();
 80040c2:	f000 f937 	bl	8004334 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040c6:	bf00      	nop
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	20000ca4 	.word	0x20000ca4
 80040d0:	40005400 	.word	0x40005400
 80040d4:	000186a0 	.word	0x000186a0

080040d8 <HAL_SMBUS_MspInit>:

void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* smbusHandle)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b08a      	sub	sp, #40	; 0x28
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040e0:	f107 0314 	add.w	r3, r7, #20
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	605a      	str	r2, [r3, #4]
 80040ea:	609a      	str	r2, [r3, #8]
 80040ec:	60da      	str	r2, [r3, #12]
 80040ee:	611a      	str	r2, [r3, #16]
  if(smbusHandle->Instance==I2C1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a19      	ldr	r2, [pc, #100]	; (800415c <HAL_SMBUS_MspInit+0x84>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d12b      	bne.n	8004152 <HAL_SMBUS_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040fa:	2300      	movs	r3, #0
 80040fc:	613b      	str	r3, [r7, #16]
 80040fe:	4b18      	ldr	r3, [pc, #96]	; (8004160 <HAL_SMBUS_MspInit+0x88>)
 8004100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004102:	4a17      	ldr	r2, [pc, #92]	; (8004160 <HAL_SMBUS_MspInit+0x88>)
 8004104:	f043 0302 	orr.w	r3, r3, #2
 8004108:	6313      	str	r3, [r2, #48]	; 0x30
 800410a:	4b15      	ldr	r3, [pc, #84]	; (8004160 <HAL_SMBUS_MspInit+0x88>)
 800410c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	613b      	str	r3, [r7, #16]
 8004114:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB5     ------> I2C1_SMBA
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004116:	23e0      	movs	r3, #224	; 0xe0
 8004118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800411a:	2312      	movs	r3, #18
 800411c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800411e:	2300      	movs	r3, #0
 8004120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004122:	2303      	movs	r3, #3
 8004124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004126:	2304      	movs	r3, #4
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800412a:	f107 0314 	add.w	r3, r7, #20
 800412e:	4619      	mov	r1, r3
 8004130:	480c      	ldr	r0, [pc, #48]	; (8004164 <HAL_SMBUS_MspInit+0x8c>)
 8004132:	f002 fd8f 	bl	8006c54 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004136:	2300      	movs	r3, #0
 8004138:	60fb      	str	r3, [r7, #12]
 800413a:	4b09      	ldr	r3, [pc, #36]	; (8004160 <HAL_SMBUS_MspInit+0x88>)
 800413c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413e:	4a08      	ldr	r2, [pc, #32]	; (8004160 <HAL_SMBUS_MspInit+0x88>)
 8004140:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004144:	6413      	str	r3, [r2, #64]	; 0x40
 8004146:	4b06      	ldr	r3, [pc, #24]	; (8004160 <HAL_SMBUS_MspInit+0x88>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800414e:	60fb      	str	r3, [r7, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004152:	bf00      	nop
 8004154:	3728      	adds	r7, #40	; 0x28
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40005400 	.word	0x40005400
 8004160:	40023800 	.word	0x40023800
 8004164:	40020400 	.word	0x40020400

08004168 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004170:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004174:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	d013      	beq.n	80041a8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8004180:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004184:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004188:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00b      	beq.n	80041a8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8004190:	e000      	b.n	8004194 <ITM_SendChar+0x2c>
    {
      __NOP();
 8004192:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8004194:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0f9      	beq.n	8004192 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800419e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	b2d2      	uxtb	r2, r2
 80041a6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80041a8:	687b      	ldr	r3, [r7, #4]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)//485 task for nuri motor must change uart port
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b086      	sub	sp, #24
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	60f8      	str	r0, [r7, #12]
 80041be:	60b9      	str	r1, [r7, #8]
 80041c0:	607a      	str	r2, [r7, #4]
	//HAL_UART_Transmit_DMA(&huart2, (uint8_t *)ptr, (uint16_t)len);
//	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 100);
//	return (len);
//
	for(int i = 0; i < len; i++)
 80041c2:	2300      	movs	r3, #0
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	e009      	b.n	80041dc <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	60ba      	str	r2, [r7, #8]
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff ffc9 	bl	8004168 <ITM_SendChar>
	for(int i = 0; i < len; i++)
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	3301      	adds	r3, #1
 80041da:	617b      	str	r3, [r7, #20]
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	dbf1      	blt.n	80041c8 <_write+0x12>
	}
	return len;
 80041e4:	687b      	ldr	r3, [r7, #4]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3718      	adds	r7, #24
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80041f2:	f001 f91b 	bl	800542c <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(1000);//must be for stabilization of EXTI
 80041f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041fa:	f001 f959 	bl	80054b0 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80041fe:	f000 f81d 	bl	800423c <SystemClock_Config>
  MX_TIM3_Init();
#endif
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004202:	f7ff fe3f 	bl	8003e84 <MX_GPIO_Init>
  GPIO_disableirq();
 8004206:	f7ff ff0f 	bl	8004028 <GPIO_disableirq>
  MX_CAN1_Init();
 800420a:	f7fc fec1 	bl	8000f90 <MX_CAN1_Init>
  CAN_disableirq();
 800420e:	f7fc ff45 	bl	800109c <CAN_disableirq>
  MX_TIM1_Init();
 8004212:	f000 fbc3 	bl	800499c <MX_TIM1_Init>
  MX_I2C1_SMBUS_Init();
 8004216:	f7ff ff25 	bl	8004064 <MX_I2C1_SMBUS_Init>
  MX_DMA_Init();
 800421a:	f7fd f9eb 	bl	80015f4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800421e:	f000 ffbf 	bl	80051a0 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8004222:	f000 ff93 	bl	800514c <MX_USART2_UART_Init>
  MX_TIM8_Init();
 8004226:	f000 fce7 	bl	8004bf8 <MX_TIM8_Init>
  MX_TIM3_Init();
 800422a:	f000 fc69 	bl	8004b00 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800422e:	f006 fbd3 	bl	800a9d8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8004232:	f7fd ffd7 	bl	80021e4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8004236:	f006 fbf3 	bl	800aa20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800423a:	e7fe      	b.n	800423a <main+0x4c>

0800423c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b094      	sub	sp, #80	; 0x50
 8004240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004242:	f107 0320 	add.w	r3, r7, #32
 8004246:	2230      	movs	r2, #48	; 0x30
 8004248:	2100      	movs	r1, #0
 800424a:	4618      	mov	r0, r3
 800424c:	f00a fd1f 	bl	800ec8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004250:	f107 030c 	add.w	r3, r7, #12
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	605a      	str	r2, [r3, #4]
 800425a:	609a      	str	r2, [r3, #8]
 800425c:	60da      	str	r2, [r3, #12]
 800425e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004260:	2300      	movs	r3, #0
 8004262:	60bb      	str	r3, [r7, #8]
 8004264:	4b28      	ldr	r3, [pc, #160]	; (8004308 <SystemClock_Config+0xcc>)
 8004266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004268:	4a27      	ldr	r2, [pc, #156]	; (8004308 <SystemClock_Config+0xcc>)
 800426a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800426e:	6413      	str	r3, [r2, #64]	; 0x40
 8004270:	4b25      	ldr	r3, [pc, #148]	; (8004308 <SystemClock_Config+0xcc>)
 8004272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004274:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004278:	60bb      	str	r3, [r7, #8]
 800427a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800427c:	2300      	movs	r3, #0
 800427e:	607b      	str	r3, [r7, #4]
 8004280:	4b22      	ldr	r3, [pc, #136]	; (800430c <SystemClock_Config+0xd0>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a21      	ldr	r2, [pc, #132]	; (800430c <SystemClock_Config+0xd0>)
 8004286:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800428a:	6013      	str	r3, [r2, #0]
 800428c:	4b1f      	ldr	r3, [pc, #124]	; (800430c <SystemClock_Config+0xd0>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004294:	607b      	str	r3, [r7, #4]
 8004296:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004298:	2301      	movs	r3, #1
 800429a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800429c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042a2:	2302      	movs	r3, #2
 80042a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80042a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80042ac:	2306      	movs	r3, #6
 80042ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80042b0:	23a8      	movs	r3, #168	; 0xa8
 80042b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80042b4:	2302      	movs	r3, #2
 80042b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80042b8:	2304      	movs	r3, #4
 80042ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042bc:	f107 0320 	add.w	r3, r7, #32
 80042c0:	4618      	mov	r0, r3
 80042c2:	f002 fec7 	bl	8007054 <HAL_RCC_OscConfig>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80042cc:	f000 f832 	bl	8004334 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042d0:	230f      	movs	r3, #15
 80042d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042d4:	2302      	movs	r3, #2
 80042d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042d8:	2300      	movs	r3, #0
 80042da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80042dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80042e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80042e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80042e8:	f107 030c 	add.w	r3, r7, #12
 80042ec:	2105      	movs	r1, #5
 80042ee:	4618      	mov	r0, r3
 80042f0:	f003 f928 	bl	8007544 <HAL_RCC_ClockConfig>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80042fa:	f000 f81b 	bl	8004334 <Error_Handler>
  }
}
 80042fe:	bf00      	nop
 8004300:	3750      	adds	r7, #80	; 0x50
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	40023800 	.word	0x40023800
 800430c:	40007000 	.word	0x40007000

08004310 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a04      	ldr	r2, [pc, #16]	; (8004330 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d101      	bne.n	8004326 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004322:	f001 f8a5 	bl	8005470 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004326:	bf00      	nop
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	40001000 	.word	0x40001000

08004334 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004334:	b480      	push	{r7}
 8004336:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004338:	b672      	cpsid	i
}
 800433a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800433c:	e7fe      	b.n	800433c <Error_Handler+0x8>
	...

08004340 <HAL_UART_RxCpltCallback>:
void ServoMotor_init()
{
	HAL_UART_Receive_IT(&huart3, tmp_rx, 12);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a12      	ldr	r2, [pc, #72]	; (8004398 <HAL_UART_RxCpltCallback+0x58>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d104      	bne.n	800435c <HAL_UART_RxCpltCallback+0x1c>
		//printf("hal_rev irq: %d\n", HAL_UART_Receive_IT(&huart3, tmp_rx, 12));
		HAL_UART_Receive_IT(&huart3, tmp_rx, 12);
 8004352:	220c      	movs	r2, #12
 8004354:	4911      	ldr	r1, [pc, #68]	; (800439c <HAL_UART_RxCpltCallback+0x5c>)
 8004356:	4812      	ldr	r0, [pc, #72]	; (80043a0 <HAL_UART_RxCpltCallback+0x60>)
 8004358:	f005 fa0b 	bl	8009772 <HAL_UART_Receive_IT>

	}//SET INTERRUPT
	flag_rx = 1;
 800435c:	4b11      	ldr	r3, [pc, #68]	; (80043a4 <HAL_UART_RxCpltCallback+0x64>)
 800435e:	2201      	movs	r2, #1
 8004360:	601a      	str	r2, [r3, #0]
	printf("H_URCBf: \n");
 8004362:	4811      	ldr	r0, [pc, #68]	; (80043a8 <HAL_UART_RxCpltCallback+0x68>)
 8004364:	f00b fa36 	bl	800f7d4 <puts>
	for(int i=0;i<12;i++){printf("%02x ", tmp_rx[i]);}
 8004368:	2300      	movs	r3, #0
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e00a      	b.n	8004384 <HAL_UART_RxCpltCallback+0x44>
 800436e:	4a0b      	ldr	r2, [pc, #44]	; (800439c <HAL_UART_RxCpltCallback+0x5c>)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	4413      	add	r3, r2
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	4619      	mov	r1, r3
 8004378:	480c      	ldr	r0, [pc, #48]	; (80043ac <HAL_UART_RxCpltCallback+0x6c>)
 800437a:	f00b f98f 	bl	800f69c <iprintf>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	3301      	adds	r3, #1
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2b0b      	cmp	r3, #11
 8004388:	ddf1      	ble.n	800436e <HAL_UART_RxCpltCallback+0x2e>
	printf("\n");
 800438a:	200a      	movs	r0, #10
 800438c:	f00b f99e 	bl	800f6cc <putchar>
}
 8004390:	bf00      	nop
 8004392:	3710      	adds	r7, #16
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40004800 	.word	0x40004800
 800439c:	20000cfc 	.word	0x20000cfc
 80043a0:	20000ff4 	.word	0x20000ff4
 80043a4:	20000cf8 	.word	0x20000cf8
 80043a8:	08013b30 	.word	0x08013b30
 80043ac:	08013b3c 	.word	0x08013b3c

080043b0 <ServoMotor_write>:

void ServoMotor_write(const uint8_t* str)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 80043b8:	2201      	movs	r2, #1
 80043ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80043be:	4815      	ldr	r0, [pc, #84]	; (8004414 <ServoMotor_write+0x64>)
 80043c0:	f002 fdfc 	bl	8006fbc <HAL_GPIO_WritePin>
    if(Read_flag == 1){
 80043c4:	4b14      	ldr	r3, [pc, #80]	; (8004418 <ServoMotor_write+0x68>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d10c      	bne.n	80043e6 <ServoMotor_write+0x36>
    	HAL_NVIC_DisableIRQ(USART3_IRQn); //Rx Callback  Disable
 80043cc:	2027      	movs	r0, #39	; 0x27
 80043ce:	f002 f831 	bl	8006434 <HAL_NVIC_DisableIRQ>
    	HAL_UART_Transmit(&huart3, str, 6, 100);
 80043d2:	2364      	movs	r3, #100	; 0x64
 80043d4:	2206      	movs	r2, #6
 80043d6:	6879      	ldr	r1, [r7, #4]
 80043d8:	4810      	ldr	r0, [pc, #64]	; (800441c <ServoMotor_write+0x6c>)
 80043da:	f005 f938 	bl	800964e <HAL_UART_Transmit>
    	HAL_NVIC_EnableIRQ(USART3_IRQn);  //Rx callback  enable
 80043de:	2027      	movs	r0, #39	; 0x27
 80043e0:	f002 f81a 	bl	8006418 <HAL_NVIC_EnableIRQ>
 80043e4:	e00b      	b.n	80043fe <ServoMotor_write+0x4e>
    }
    else {
    	HAL_NVIC_DisableIRQ(USART3_IRQn); //Rx Callback  Disable
 80043e6:	2027      	movs	r0, #39	; 0x27
 80043e8:	f002 f824 	bl	8006434 <HAL_NVIC_DisableIRQ>
    	HAL_UART_Transmit(&huart3, str, SERVO_BUFLEN, 100);
 80043ec:	2364      	movs	r3, #100	; 0x64
 80043ee:	220b      	movs	r2, #11
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	480a      	ldr	r0, [pc, #40]	; (800441c <ServoMotor_write+0x6c>)
 80043f4:	f005 f92b 	bl	800964e <HAL_UART_Transmit>
    	HAL_NVIC_EnableIRQ(USART3_IRQn);  //Rx callback  enable
 80043f8:	2027      	movs	r0, #39	; 0x27
 80043fa:	f002 f80d 	bl	8006418 <HAL_NVIC_EnableIRQ>
    }

    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 80043fe:	2200      	movs	r2, #0
 8004400:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004404:	4803      	ldr	r0, [pc, #12]	; (8004414 <ServoMotor_write+0x64>)
 8004406:	f002 fdd9 	bl	8006fbc <HAL_GPIO_WritePin>
}
 800440a:	bf00      	nop
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	40020400 	.word	0x40020400
 8004418:	20000d08 	.word	0x20000d08
 800441c:	20000ff4 	.word	0x20000ff4

08004420 <ServoMotor_writeDMA>:

void ServoMotor_writeDMA(const uint8_t* str)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 8004428:	2201      	movs	r2, #1
 800442a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800442e:	480d      	ldr	r0, [pc, #52]	; (8004464 <ServoMotor_writeDMA+0x44>)
 8004430:	f002 fdc4 	bl	8006fbc <HAL_GPIO_WritePin>
    //osDelay(6);//because transmit_DMA
    if(HAL_UART_Transmit_DMA(&huart3,str, 48)!= HAL_OK){Error_Handler();}
 8004434:	2230      	movs	r2, #48	; 0x30
 8004436:	6879      	ldr	r1, [r7, #4]
 8004438:	480b      	ldr	r0, [pc, #44]	; (8004468 <ServoMotor_writeDMA+0x48>)
 800443a:	f005 f9cb 	bl	80097d4 <HAL_UART_Transmit_DMA>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d001      	beq.n	8004448 <ServoMotor_writeDMA+0x28>
 8004444:	f7ff ff76 	bl	8004334 <Error_Handler>
    osDelay(6);//because transmit_DMA
 8004448:	2006      	movs	r0, #6
 800444a:	f006 fca7 	bl	800ad9c <osDelay>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 800444e:	2200      	movs	r2, #0
 8004450:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004454:	4803      	ldr	r0, [pc, #12]	; (8004464 <ServoMotor_writeDMA+0x44>)
 8004456:	f002 fdb1 	bl	8006fbc <HAL_GPIO_WritePin>
}
 800445a:	bf00      	nop
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40020400 	.word	0x40020400
 8004468:	20000ff4 	.word	0x20000ff4

0800446c <DataSetSteering>:
    ServoMotor_write(buf);
    
}

void DataSetSteering(const uint8_t* str, uint8_t id, uint8_t direction, unsigned short position, uint8_t init, uint8_t speed)
{
 800446c:	b490      	push	{r4, r7}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	4608      	mov	r0, r1
 8004476:	4611      	mov	r1, r2
 8004478:	461a      	mov	r2, r3
 800447a:	4603      	mov	r3, r0
 800447c:	70fb      	strb	r3, [r7, #3]
 800447e:	460b      	mov	r3, r1
 8004480:	70bb      	strb	r3, [r7, #2]
 8004482:	4613      	mov	r3, r2
 8004484:	803b      	strh	r3, [r7, #0]
	uint8_t buf[12];

    buf[0]=0xFF;//header
 8004486:	23ff      	movs	r3, #255	; 0xff
 8004488:	723b      	strb	r3, [r7, #8]
    buf[1]=0xFE;//header
 800448a:	23fe      	movs	r3, #254	; 0xfe
 800448c:	727b      	strb	r3, [r7, #9]
    buf[2]=id;//id fixed
 800448e:	78fb      	ldrb	r3, [r7, #3]
 8004490:	72bb      	strb	r3, [r7, #10]
    buf[3]=0x06;//length
 8004492:	2306      	movs	r3, #6
 8004494:	72fb      	strb	r3, [r7, #11]
    if(init == 2){buf[3]=0x07;}
 8004496:	f897 3020 	ldrb.w	r3, [r7, #32]
 800449a:	2b02      	cmp	r3, #2
 800449c:	d101      	bne.n	80044a2 <DataSetSteering+0x36>
 800449e:	2307      	movs	r3, #7
 80044a0:	72fb      	strb	r3, [r7, #11]
    buf[4]=0x00;//checksum
 80044a2:	2300      	movs	r3, #0
 80044a4:	733b      	strb	r3, [r7, #12]
    buf[5]=0x02 + init;//mode,  2=position control mode , 3=speed control mode
 80044a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80044aa:	3302      	adds	r3, #2
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	737b      	strb	r3, [r7, #13]
    if(init == 2){buf[5]=0x01;}
 80044b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d101      	bne.n	80044bc <DataSetSteering+0x50>
 80044b8:	2301      	movs	r3, #1
 80044ba:	737b      	strb	r3, [r7, #13]
    buf[6]=direction;//direction ccw=0x00, cw=0x01
 80044bc:	78bb      	ldrb	r3, [r7, #2]
 80044be:	73bb      	strb	r3, [r7, #14]
    buf[7]=(char)(position>>8);//position
 80044c0:	883b      	ldrh	r3, [r7, #0]
 80044c2:	0a1b      	lsrs	r3, r3, #8
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	73fb      	strb	r3, [r7, #15]
    buf[8]=(char)position;//position
 80044ca:	883b      	ldrh	r3, [r7, #0]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	743b      	strb	r3, [r7, #16]
    //printf("%d: speed0 %d\n", osKernelGetTickCount(), init);
    if(init == 1){buf[9]=STOP_SPEED;buf[10]=0x00; }//stop speed 0.3s>>0.6s 220520>>0.8s 220621
 80044d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d104      	bne.n	80044e2 <DataSetSteering+0x76>
 80044d8:	2303      	movs	r3, #3
 80044da:	747b      	strb	r3, [r7, #17]
 80044dc:	2300      	movs	r3, #0
 80044de:	74bb      	strb	r3, [r7, #18]
 80044e0:	e012      	b.n	8004508 <DataSetSteering+0x9c>
    else if(init == 0) {buf[9]=speed;buf[10]=0x00; }//speed, position second = 3s
 80044e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d105      	bne.n	80044f6 <DataSetSteering+0x8a>
 80044ea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80044ee:	747b      	strb	r3, [r7, #17]
 80044f0:	2300      	movs	r3, #0
 80044f2:	74bb      	strb	r3, [r7, #18]
 80044f4:	e008      	b.n	8004508 <DataSetSteering+0x9c>
    else if(init == 2) {buf[9]=0;buf[10]=speed; }//speed, position second = 3s
 80044f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d104      	bne.n	8004508 <DataSetSteering+0x9c>
 80044fe:	2300      	movs	r3, #0
 8004500:	747b      	strb	r3, [r7, #17]
 8004502:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004506:	74bb      	strb	r3, [r7, #18]
    //buf[10]=0x00;//reservation
    buf[11]=0x00;//reservation
 8004508:	2300      	movs	r3, #0
 800450a:	74fb      	strb	r3, [r7, #19]
    //printf("%d: DSS %d %d %d\n", osKernelGetTickCount(), speed, buf[9], buf[10]);
    //FF FE 00 06 EC 03 00 00 00 0A
    //0  1  2  3  4  5  6  7  8  9
    for(int i=2;i<SERVO_BUFLEN;i++) {checksum_val += buf[i];}//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 800450c:	2302      	movs	r3, #2
 800450e:	617b      	str	r3, [r7, #20]
 8004510:	e00d      	b.n	800452e <DataSetSteering+0xc2>
 8004512:	f107 0208 	add.w	r2, r7, #8
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	4413      	add	r3, r2
 800451a:	781a      	ldrb	r2, [r3, #0]
 800451c:	4b13      	ldr	r3, [pc, #76]	; (800456c <DataSetSteering+0x100>)
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	4413      	add	r3, r2
 8004522:	b2da      	uxtb	r2, r3
 8004524:	4b11      	ldr	r3, [pc, #68]	; (800456c <DataSetSteering+0x100>)
 8004526:	701a      	strb	r2, [r3, #0]
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	3301      	adds	r3, #1
 800452c:	617b      	str	r3, [r7, #20]
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	2b0a      	cmp	r3, #10
 8004532:	ddee      	ble.n	8004512 <DataSetSteering+0xa6>
    buf[4]=~(checksum_val);//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 8004534:	4b0d      	ldr	r3, [pc, #52]	; (800456c <DataSetSteering+0x100>)
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	43db      	mvns	r3, r3
 800453a:	b2db      	uxtb	r3, r3
 800453c:	733b      	strb	r3, [r7, #12]
    checksum_val=0x00;//checksum
 800453e:	4b0b      	ldr	r3, [pc, #44]	; (800456c <DataSetSteering+0x100>)
 8004540:	2200      	movs	r2, #0
 8004542:	701a      	strb	r2, [r3, #0]

    memcpy(str+(12*id), buf, sizeof(buf));
 8004544:	78fa      	ldrb	r2, [r7, #3]
 8004546:	4613      	mov	r3, r2
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	4413      	add	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	461a      	mov	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4413      	add	r3, r2
 8004554:	461c      	mov	r4, r3
 8004556:	f107 0308 	add.w	r3, r7, #8
 800455a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800455c:	6020      	str	r0, [r4, #0]
 800455e:	6061      	str	r1, [r4, #4]
 8004560:	60a2      	str	r2, [r4, #8]

}
 8004562:	bf00      	nop
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bc90      	pop	{r4, r7}
 800456a:	4770      	bx	lr
 800456c:	20000cf4 	.word	0x20000cf4

08004570 <DataReadSteering>:

void DataReadSteering(uint8_t id, uint8_t mode)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	4603      	mov	r3, r0
 8004578:	460a      	mov	r2, r1
 800457a:	71fb      	strb	r3, [r7, #7]
 800457c:	4613      	mov	r3, r2
 800457e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[6];

	buf[0]=0xFF;//header
 8004580:	23ff      	movs	r3, #255	; 0xff
 8004582:	733b      	strb	r3, [r7, #12]
	buf[1]=0xFE;//header
 8004584:	23fe      	movs	r3, #254	; 0xfe
 8004586:	737b      	strb	r3, [r7, #13]
	buf[2]=id;//id fixed
 8004588:	79fb      	ldrb	r3, [r7, #7]
 800458a:	73bb      	strb	r3, [r7, #14]
	buf[3]=0x02;//length
 800458c:	2302      	movs	r3, #2
 800458e:	73fb      	strb	r3, [r7, #15]
	buf[4]=0x00;//checksum
 8004590:	2300      	movs	r3, #0
 8004592:	743b      	strb	r3, [r7, #16]
	buf[5]=mode;
 8004594:	79bb      	ldrb	r3, [r7, #6]
 8004596:	747b      	strb	r3, [r7, #17]
	for(int i=2;i<6;i++) {checksum_val += buf[i];}//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 8004598:	2302      	movs	r3, #2
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	e00d      	b.n	80045ba <DataReadSteering+0x4a>
 800459e:	f107 020c 	add.w	r2, r7, #12
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	4413      	add	r3, r2
 80045a6:	781a      	ldrb	r2, [r3, #0]
 80045a8:	4b11      	ldr	r3, [pc, #68]	; (80045f0 <DataReadSteering+0x80>)
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	4413      	add	r3, r2
 80045ae:	b2da      	uxtb	r2, r3
 80045b0:	4b0f      	ldr	r3, [pc, #60]	; (80045f0 <DataReadSteering+0x80>)
 80045b2:	701a      	strb	r2, [r3, #0]
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	3301      	adds	r3, #1
 80045b8:	617b      	str	r3, [r7, #20]
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	2b05      	cmp	r3, #5
 80045be:	ddee      	ble.n	800459e <DataReadSteering+0x2e>
	buf[4]=~(checksum_val);//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 80045c0:	4b0b      	ldr	r3, [pc, #44]	; (80045f0 <DataReadSteering+0x80>)
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	43db      	mvns	r3, r3
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	743b      	strb	r3, [r7, #16]
	checksum_val=0x00;//checksum
 80045ca:	4b09      	ldr	r3, [pc, #36]	; (80045f0 <DataReadSteering+0x80>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	701a      	strb	r2, [r3, #0]
	Read_flag = 1;//it must be fixed
 80045d0:	4b08      	ldr	r3, [pc, #32]	; (80045f4 <DataReadSteering+0x84>)
 80045d2:	2201      	movs	r2, #1
 80045d4:	601a      	str	r2, [r3, #0]
	ServoMotor_write(buf);
 80045d6:	f107 030c 	add.w	r3, r7, #12
 80045da:	4618      	mov	r0, r3
 80045dc:	f7ff fee8 	bl	80043b0 <ServoMotor_write>
	Read_flag = 0;//it must be fixed
 80045e0:	4b04      	ldr	r3, [pc, #16]	; (80045f4 <DataReadSteering+0x84>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]
}
 80045e6:	bf00      	nop
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	20000cf4 	.word	0x20000cf4
 80045f4:	20000d08 	.word	0x20000d08

080045f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045fe:	2300      	movs	r3, #0
 8004600:	607b      	str	r3, [r7, #4]
 8004602:	4b12      	ldr	r3, [pc, #72]	; (800464c <HAL_MspInit+0x54>)
 8004604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004606:	4a11      	ldr	r2, [pc, #68]	; (800464c <HAL_MspInit+0x54>)
 8004608:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800460c:	6453      	str	r3, [r2, #68]	; 0x44
 800460e:	4b0f      	ldr	r3, [pc, #60]	; (800464c <HAL_MspInit+0x54>)
 8004610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004612:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004616:	607b      	str	r3, [r7, #4]
 8004618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800461a:	2300      	movs	r3, #0
 800461c:	603b      	str	r3, [r7, #0]
 800461e:	4b0b      	ldr	r3, [pc, #44]	; (800464c <HAL_MspInit+0x54>)
 8004620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004622:	4a0a      	ldr	r2, [pc, #40]	; (800464c <HAL_MspInit+0x54>)
 8004624:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004628:	6413      	str	r3, [r2, #64]	; 0x40
 800462a:	4b08      	ldr	r3, [pc, #32]	; (800464c <HAL_MspInit+0x54>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004632:	603b      	str	r3, [r7, #0]
 8004634:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004636:	2200      	movs	r2, #0
 8004638:	210f      	movs	r1, #15
 800463a:	f06f 0001 	mvn.w	r0, #1
 800463e:	f001 fecf 	bl	80063e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004642:	bf00      	nop
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40023800 	.word	0x40023800

08004650 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b08c      	sub	sp, #48	; 0x30
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800465c:	2300      	movs	r3, #0
 800465e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004660:	2200      	movs	r2, #0
 8004662:	6879      	ldr	r1, [r7, #4]
 8004664:	2036      	movs	r0, #54	; 0x36
 8004666:	f001 febb 	bl	80063e0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800466a:	2036      	movs	r0, #54	; 0x36
 800466c:	f001 fed4 	bl	8006418 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004670:	2300      	movs	r3, #0
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	4b1f      	ldr	r3, [pc, #124]	; (80046f4 <HAL_InitTick+0xa4>)
 8004676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004678:	4a1e      	ldr	r2, [pc, #120]	; (80046f4 <HAL_InitTick+0xa4>)
 800467a:	f043 0310 	orr.w	r3, r3, #16
 800467e:	6413      	str	r3, [r2, #64]	; 0x40
 8004680:	4b1c      	ldr	r3, [pc, #112]	; (80046f4 <HAL_InitTick+0xa4>)
 8004682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004684:	f003 0310 	and.w	r3, r3, #16
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800468c:	f107 0210 	add.w	r2, r7, #16
 8004690:	f107 0314 	add.w	r3, r7, #20
 8004694:	4611      	mov	r1, r2
 8004696:	4618      	mov	r0, r3
 8004698:	f003 f934 	bl	8007904 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800469c:	f003 f90a 	bl	80078b4 <HAL_RCC_GetPCLK1Freq>
 80046a0:	4603      	mov	r3, r0
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80046a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046a8:	4a13      	ldr	r2, [pc, #76]	; (80046f8 <HAL_InitTick+0xa8>)
 80046aa:	fba2 2303 	umull	r2, r3, r2, r3
 80046ae:	0c9b      	lsrs	r3, r3, #18
 80046b0:	3b01      	subs	r3, #1
 80046b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80046b4:	4b11      	ldr	r3, [pc, #68]	; (80046fc <HAL_InitTick+0xac>)
 80046b6:	4a12      	ldr	r2, [pc, #72]	; (8004700 <HAL_InitTick+0xb0>)
 80046b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80046ba:	4b10      	ldr	r3, [pc, #64]	; (80046fc <HAL_InitTick+0xac>)
 80046bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80046c0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80046c2:	4a0e      	ldr	r2, [pc, #56]	; (80046fc <HAL_InitTick+0xac>)
 80046c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80046c8:	4b0c      	ldr	r3, [pc, #48]	; (80046fc <HAL_InitTick+0xac>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046ce:	4b0b      	ldr	r3, [pc, #44]	; (80046fc <HAL_InitTick+0xac>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80046d4:	4809      	ldr	r0, [pc, #36]	; (80046fc <HAL_InitTick+0xac>)
 80046d6:	f003 fa1d 	bl	8007b14 <HAL_TIM_Base_Init>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d104      	bne.n	80046ea <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80046e0:	4806      	ldr	r0, [pc, #24]	; (80046fc <HAL_InitTick+0xac>)
 80046e2:	f003 fa67 	bl	8007bb4 <HAL_TIM_Base_Start_IT>
 80046e6:	4603      	mov	r3, r0
 80046e8:	e000      	b.n	80046ec <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3730      	adds	r7, #48	; 0x30
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	40023800 	.word	0x40023800
 80046f8:	431bde83 	.word	0x431bde83
 80046fc:	20000d0c 	.word	0x20000d0c
 8004700:	40001000 	.word	0x40001000

08004704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004708:	e7fe      	b.n	8004708 <NMI_Handler+0x4>

0800470a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800470a:	b480      	push	{r7}
 800470c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800470e:	e7fe      	b.n	800470e <HardFault_Handler+0x4>

08004710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004710:	b480      	push	{r7}
 8004712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004714:	e7fe      	b.n	8004714 <MemManage_Handler+0x4>

08004716 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004716:	b480      	push	{r7}
 8004718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800471a:	e7fe      	b.n	800471a <BusFault_Handler+0x4>

0800471c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004720:	e7fe      	b.n	8004720 <UsageFault_Handler+0x4>

08004722 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004722:	b480      	push	{r7}
 8004724:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004726:	bf00      	nop
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG1_Pin);
 8004734:	2010      	movs	r0, #16
 8004736:	f002 fc75 	bl	8007024 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800473a:	bf00      	nop
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004744:	4802      	ldr	r0, [pc, #8]	; (8004750 <DMA1_Stream3_IRQHandler+0x10>)
 8004746:	f002 f81b 	bl	8006780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800474a:	bf00      	nop
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	20001098 	.word	0x20001098

08004754 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004758:	4802      	ldr	r0, [pc, #8]	; (8004764 <DMA1_Stream6_IRQHandler+0x10>)
 800475a:	f002 f811 	bl	8006780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800475e:	bf00      	nop
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	20001038 	.word	0x20001038

08004768 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800476c:	4802      	ldr	r0, [pc, #8]	; (8004778 <CAN1_RX0_IRQHandler+0x10>)
 800476e:	f001 fb2b 	bl	8005dc8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004772:	bf00      	nop
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	20000b98 	.word	0x20000b98

0800477c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG2_Pin);
 8004780:	2020      	movs	r0, #32
 8004782:	f002 fc4f 	bl	8007024 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG3_Pin);
 8004786:	2040      	movs	r0, #64	; 0x40
 8004788:	f002 fc4c 	bl	8007024 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG4_Pin);
 800478c:	2080      	movs	r0, #128	; 0x80
 800478e:	f002 fc49 	bl	8007024 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004792:	bf00      	nop
 8004794:	bd80      	pop	{r7, pc}
	...

08004798 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800479c:	4802      	ldr	r0, [pc, #8]	; (80047a8 <USART2_IRQHandler+0x10>)
 800479e:	f005 f897 	bl	80098d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80047a2:	bf00      	nop
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000fb0 	.word	0x20000fb0

080047ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80047b0:	4802      	ldr	r0, [pc, #8]	; (80047bc <USART3_IRQHandler+0x10>)
 80047b2:	f005 f88d 	bl	80098d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80047b6:	bf00      	nop
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	20000ff4 	.word	0x20000ff4

080047c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80047c4:	4802      	ldr	r0, [pc, #8]	; (80047d0 <TIM6_DAC_IRQHandler+0x10>)
 80047c6:	f003 fd9e 	bl	8008306 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80047ca:	bf00      	nop
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	20000d0c 	.word	0x20000d0c

080047d4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 80047d8:	4802      	ldr	r0, [pc, #8]	; (80047e4 <DMA2_Stream2_IRQHandler+0x10>)
 80047da:	f001 ffd1 	bl	8006780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80047de:	bf00      	nop
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	20000e30 	.word	0x20000e30

080047e8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 80047ec:	4802      	ldr	r0, [pc, #8]	; (80047f8 <DMA2_Stream3_IRQHandler+0x10>)
 80047ee:	f001 ffc7 	bl	8006780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80047f2:	bf00      	nop
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	20000e90 	.word	0x20000e90

080047fc <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch3);
 8004800:	4802      	ldr	r0, [pc, #8]	; (800480c <DMA2_Stream4_IRQHandler+0x10>)
 8004802:	f001 ffbd 	bl	8006780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8004806:	bf00      	nop
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	20000ef0 	.word	0x20000ef0

08004810 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch4_trig_com);
 8004814:	4802      	ldr	r0, [pc, #8]	; (8004820 <DMA2_Stream7_IRQHandler+0x10>)
 8004816:	f001 ffb3 	bl	8006780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800481a:	bf00      	nop
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	20000f50 	.word	0x20000f50

08004824 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
	return 1;
 8004828:	2301      	movs	r3, #1
}
 800482a:	4618      	mov	r0, r3
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <_kill>:

int _kill(int pid, int sig)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800483e:	f00a f8f5 	bl	800ea2c <__errno>
 8004842:	4603      	mov	r3, r0
 8004844:	2216      	movs	r2, #22
 8004846:	601a      	str	r2, [r3, #0]
	return -1;
 8004848:	f04f 33ff 	mov.w	r3, #4294967295
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <_exit>:

void _exit (int status)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800485c:	f04f 31ff 	mov.w	r1, #4294967295
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff ffe7 	bl	8004834 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004866:	e7fe      	b.n	8004866 <_exit+0x12>

08004868 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	e00a      	b.n	8004890 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800487a:	f3af 8000 	nop.w
 800487e:	4601      	mov	r1, r0
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	1c5a      	adds	r2, r3, #1
 8004884:	60ba      	str	r2, [r7, #8]
 8004886:	b2ca      	uxtb	r2, r1
 8004888:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	3301      	adds	r3, #1
 800488e:	617b      	str	r3, [r7, #20]
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	429a      	cmp	r2, r3
 8004896:	dbf0      	blt.n	800487a <_read+0x12>
	}

return len;
 8004898:	687b      	ldr	r3, [r7, #4]
}
 800489a:	4618      	mov	r0, r3
 800489c:	3718      	adds	r7, #24
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
	return -1;
 80048aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80048ca:	605a      	str	r2, [r3, #4]
	return 0;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <_isatty>:

int _isatty(int file)
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
	return 1;
 80048e2:	2301      	movs	r3, #1
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
	return 0;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
	...

0800490c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b086      	sub	sp, #24
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004914:	4a14      	ldr	r2, [pc, #80]	; (8004968 <_sbrk+0x5c>)
 8004916:	4b15      	ldr	r3, [pc, #84]	; (800496c <_sbrk+0x60>)
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004920:	4b13      	ldr	r3, [pc, #76]	; (8004970 <_sbrk+0x64>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d102      	bne.n	800492e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004928:	4b11      	ldr	r3, [pc, #68]	; (8004970 <_sbrk+0x64>)
 800492a:	4a12      	ldr	r2, [pc, #72]	; (8004974 <_sbrk+0x68>)
 800492c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800492e:	4b10      	ldr	r3, [pc, #64]	; (8004970 <_sbrk+0x64>)
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4413      	add	r3, r2
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	429a      	cmp	r2, r3
 800493a:	d207      	bcs.n	800494c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800493c:	f00a f876 	bl	800ea2c <__errno>
 8004940:	4603      	mov	r3, r0
 8004942:	220c      	movs	r2, #12
 8004944:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004946:	f04f 33ff 	mov.w	r3, #4294967295
 800494a:	e009      	b.n	8004960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800494c:	4b08      	ldr	r3, [pc, #32]	; (8004970 <_sbrk+0x64>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004952:	4b07      	ldr	r3, [pc, #28]	; (8004970 <_sbrk+0x64>)
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4413      	add	r3, r2
 800495a:	4a05      	ldr	r2, [pc, #20]	; (8004970 <_sbrk+0x64>)
 800495c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800495e:	68fb      	ldr	r3, [r7, #12]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3718      	adds	r7, #24
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	20020000 	.word	0x20020000
 800496c:	00000400 	.word	0x00000400
 8004970:	20000d54 	.word	0x20000d54
 8004974:	20005b20 	.word	0x20005b20

08004978 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004978:	b480      	push	{r7}
 800497a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800497c:	4b06      	ldr	r3, [pc, #24]	; (8004998 <SystemInit+0x20>)
 800497e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004982:	4a05      	ldr	r2, [pc, #20]	; (8004998 <SystemInit+0x20>)
 8004984:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004988:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800498c:	bf00      	nop
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	e000ed00 	.word	0xe000ed00

0800499c <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim8_ch3;
DMA_HandleTypeDef hdma_tim8_ch4_trig_com;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b096      	sub	sp, #88	; 0x58
 80049a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049a2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80049ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80049b0:	2200      	movs	r2, #0
 80049b2:	601a      	str	r2, [r3, #0]
 80049b4:	605a      	str	r2, [r3, #4]
 80049b6:	609a      	str	r2, [r3, #8]
 80049b8:	60da      	str	r2, [r3, #12]
 80049ba:	611a      	str	r2, [r3, #16]
 80049bc:	615a      	str	r2, [r3, #20]
 80049be:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80049c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049c4:	2200      	movs	r2, #0
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	605a      	str	r2, [r3, #4]
 80049ca:	609a      	str	r2, [r3, #8]
 80049cc:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80049ce:	1d3b      	adds	r3, r7, #4
 80049d0:	2220      	movs	r2, #32
 80049d2:	2100      	movs	r1, #0
 80049d4:	4618      	mov	r0, r3
 80049d6:	f00a f95a 	bl	800ec8e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80049da:	4b47      	ldr	r3, [pc, #284]	; (8004af8 <MX_TIM1_Init+0x15c>)
 80049dc:	4a47      	ldr	r2, [pc, #284]	; (8004afc <MX_TIM1_Init+0x160>)
 80049de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1680-1;
 80049e0:	4b45      	ldr	r3, [pc, #276]	; (8004af8 <MX_TIM1_Init+0x15c>)
 80049e2:	f240 628f 	movw	r2, #1679	; 0x68f
 80049e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049e8:	4b43      	ldr	r3, [pc, #268]	; (8004af8 <MX_TIM1_Init+0x15c>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80049ee:	4b42      	ldr	r3, [pc, #264]	; (8004af8 <MX_TIM1_Init+0x15c>)
 80049f0:	2263      	movs	r2, #99	; 0x63
 80049f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049f4:	4b40      	ldr	r3, [pc, #256]	; (8004af8 <MX_TIM1_Init+0x15c>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80049fa:	4b3f      	ldr	r3, [pc, #252]	; (8004af8 <MX_TIM1_Init+0x15c>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a00:	4b3d      	ldr	r3, [pc, #244]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004a06:	483c      	ldr	r0, [pc, #240]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004a08:	f003 f944 	bl	8007c94 <HAL_TIM_PWM_Init>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004a12:	f7ff fc8f 	bl	8004334 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8004a16:	4838      	ldr	r0, [pc, #224]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004a18:	f003 fc1c 	bl	8008254 <HAL_TIM_IC_Init>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8004a22:	f7ff fc87 	bl	8004334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a26:	2300      	movs	r3, #0
 8004a28:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004a2e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004a32:	4619      	mov	r1, r3
 8004a34:	4830      	ldr	r0, [pc, #192]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004a36:	f004 fcdb 	bl	80093f0 <HAL_TIMEx_MasterConfigSynchronization>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d001      	beq.n	8004a44 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004a40:	f7ff fc78 	bl	8004334 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a44:	2360      	movs	r3, #96	; 0x60
 8004a46:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004a50:	2300      	movs	r3, #0
 8004a52:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a54:	2300      	movs	r3, #0
 8004a56:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a60:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004a64:	2200      	movs	r2, #0
 8004a66:	4619      	mov	r1, r3
 8004a68:	4823      	ldr	r0, [pc, #140]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004a6a:	f003 fdf1 	bl	8008650 <HAL_TIM_PWM_ConfigChannel>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8004a74:	f7ff fc5e 	bl	8004334 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004a80:	2300      	movs	r3, #0
 8004a82:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigIC.ICFilter = 0;
 8004a84:	2300      	movs	r3, #0
 8004a86:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8004a88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a8c:	2204      	movs	r2, #4
 8004a8e:	4619      	mov	r1, r3
 8004a90:	4819      	ldr	r0, [pc, #100]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004a92:	f003 fd40 	bl	8008516 <HAL_TIM_IC_ConfigChannel>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 8004a9c:	f7ff fc4a 	bl	8004334 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8004aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004aa4:	2208      	movs	r2, #8
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4813      	ldr	r0, [pc, #76]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004aaa:	f003 fd34 	bl	8008516 <HAL_TIM_IC_ConfigChannel>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d001      	beq.n	8004ab8 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8004ab4:	f7ff fc3e 	bl	8004334 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004acc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ad0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004ad6:	1d3b      	adds	r3, r7, #4
 8004ad8:	4619      	mov	r1, r3
 8004ada:	4807      	ldr	r0, [pc, #28]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004adc:	f004 fd04 	bl	80094e8 <HAL_TIMEx_ConfigBreakDeadTime>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d001      	beq.n	8004aea <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8004ae6:	f7ff fc25 	bl	8004334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004aea:	4803      	ldr	r0, [pc, #12]	; (8004af8 <MX_TIM1_Init+0x15c>)
 8004aec:	f000 faca 	bl	8005084 <HAL_TIM_MspPostInit>

}
 8004af0:	bf00      	nop
 8004af2:	3758      	adds	r7, #88	; 0x58
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	20000d58 	.word	0x20000d58
 8004afc:	40010000 	.word	0x40010000

08004b00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b08a      	sub	sp, #40	; 0x28
 8004b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b06:	f107 0318 	add.w	r3, r7, #24
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	605a      	str	r2, [r3, #4]
 8004b10:	609a      	str	r2, [r3, #8]
 8004b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b14:	f107 0310 	add.w	r3, r7, #16
 8004b18:	2200      	movs	r2, #0
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004b1e:	463b      	mov	r3, r7
 8004b20:	2200      	movs	r2, #0
 8004b22:	601a      	str	r2, [r3, #0]
 8004b24:	605a      	str	r2, [r3, #4]
 8004b26:	609a      	str	r2, [r3, #8]
 8004b28:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004b2a:	4b31      	ldr	r3, [pc, #196]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b2c:	4a31      	ldr	r2, [pc, #196]	; (8004bf4 <MX_TIM3_Init+0xf4>)
 8004b2e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004b30:	4b2f      	ldr	r3, [pc, #188]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b36:	4b2e      	ldr	r3, [pc, #184]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004b3c:	4b2c      	ldr	r3, [pc, #176]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b42:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b44:	4b2a      	ldr	r3, [pc, #168]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b4a:	4b29      	ldr	r3, [pc, #164]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004b50:	4827      	ldr	r0, [pc, #156]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b52:	f002 ffdf 	bl	8007b14 <HAL_TIM_Base_Init>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8004b5c:	f7ff fbea 	bl	8004334 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b64:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004b66:	f107 0318 	add.w	r3, r7, #24
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	4820      	ldr	r0, [pc, #128]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b6e:	f003 fe31 	bl	80087d4 <HAL_TIM_ConfigClockSource>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004b78:	f7ff fbdc 	bl	8004334 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8004b7c:	481c      	ldr	r0, [pc, #112]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b7e:	f003 fb69 	bl	8008254 <HAL_TIM_IC_Init>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004b88:	f7ff fbd4 	bl	8004334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004b94:	f107 0310 	add.w	r3, r7, #16
 8004b98:	4619      	mov	r1, r3
 8004b9a:	4815      	ldr	r0, [pc, #84]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004b9c:	f004 fc28 	bl	80093f0 <HAL_TIMEx_MasterConfigSynchronization>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8004ba6:	f7ff fbc5 	bl	8004334 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004baa:	2300      	movs	r3, #0
 8004bac:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8004bba:	463b      	mov	r3, r7
 8004bbc:	2208      	movs	r2, #8
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	480b      	ldr	r0, [pc, #44]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004bc2:	f003 fca8 	bl	8008516 <HAL_TIM_IC_ConfigChannel>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8004bcc:	f7ff fbb2 	bl	8004334 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8004bd0:	463b      	mov	r3, r7
 8004bd2:	220c      	movs	r2, #12
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	4806      	ldr	r0, [pc, #24]	; (8004bf0 <MX_TIM3_Init+0xf0>)
 8004bd8:	f003 fc9d 	bl	8008516 <HAL_TIM_IC_ConfigChannel>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8004be2:	f7ff fba7 	bl	8004334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004be6:	bf00      	nop
 8004be8:	3728      	adds	r7, #40	; 0x28
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	20000da0 	.word	0x20000da0
 8004bf4:	40000400 	.word	0x40000400

08004bf8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b096      	sub	sp, #88	; 0x58
 8004bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bfe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004c02:	2200      	movs	r2, #0
 8004c04:	601a      	str	r2, [r3, #0]
 8004c06:	605a      	str	r2, [r3, #4]
 8004c08:	609a      	str	r2, [r3, #8]
 8004c0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c0c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004c10:	2200      	movs	r2, #0
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	601a      	str	r2, [r3, #0]
 8004c1e:	605a      	str	r2, [r3, #4]
 8004c20:	609a      	str	r2, [r3, #8]
 8004c22:	60da      	str	r2, [r3, #12]
 8004c24:	611a      	str	r2, [r3, #16]
 8004c26:	615a      	str	r2, [r3, #20]
 8004c28:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004c2a:	1d3b      	adds	r3, r7, #4
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	2100      	movs	r1, #0
 8004c30:	4618      	mov	r0, r3
 8004c32:	f00a f82c 	bl	800ec8e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004c36:	4b50      	ldr	r3, [pc, #320]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c38:	4a50      	ldr	r2, [pc, #320]	; (8004d7c <MX_TIM8_Init+0x184>)
 8004c3a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 8004c3c:	4b4e      	ldr	r3, [pc, #312]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c3e:	2201      	movs	r2, #1
 8004c40:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c42:	4b4d      	ldr	r3, [pc, #308]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 104;
 8004c48:	4b4b      	ldr	r3, [pc, #300]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c4a:	2268      	movs	r2, #104	; 0x68
 8004c4c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c4e:	4b4a      	ldr	r3, [pc, #296]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004c54:	4b48      	ldr	r3, [pc, #288]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c5a:	4b47      	ldr	r3, [pc, #284]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8004c60:	4845      	ldr	r0, [pc, #276]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c62:	f002 ff57 	bl	8007b14 <HAL_TIM_Base_Init>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8004c6c:	f7ff fb62 	bl	8004334 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c74:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004c76:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	483e      	ldr	r0, [pc, #248]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c7e:	f003 fda9 	bl	80087d4 <HAL_TIM_ConfigClockSource>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8004c88:	f7ff fb54 	bl	8004334 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004c8c:	483a      	ldr	r0, [pc, #232]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004c8e:	f003 f801 	bl	8007c94 <HAL_TIM_PWM_Init>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8004c98:	f7ff fb4c 	bl	8004334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004ca4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004ca8:	4619      	mov	r1, r3
 8004caa:	4833      	ldr	r0, [pc, #204]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004cac:	f004 fba0 	bl	80093f0 <HAL_TIMEx_MasterConfigSynchronization>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8004cb6:	f7ff fb3d 	bl	8004334 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cba:	2360      	movs	r3, #96	; 0x60
 8004cbc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cda:	2200      	movs	r2, #0
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4826      	ldr	r0, [pc, #152]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004ce0:	f003 fcb6 	bl	8008650 <HAL_TIM_PWM_ConfigChannel>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8004cea:	f7ff fb23 	bl	8004334 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004cee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cf2:	2204      	movs	r2, #4
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	4820      	ldr	r0, [pc, #128]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004cf8:	f003 fcaa 	bl	8008650 <HAL_TIM_PWM_ConfigChannel>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8004d02:	f7ff fb17 	bl	8004334 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d0a:	2208      	movs	r2, #8
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	481a      	ldr	r0, [pc, #104]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004d10:	f003 fc9e 	bl	8008650 <HAL_TIM_PWM_ConfigChannel>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8004d1a:	f7ff fb0b 	bl	8004334 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d22:	220c      	movs	r2, #12
 8004d24:	4619      	mov	r1, r3
 8004d26:	4814      	ldr	r0, [pc, #80]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004d28:	f003 fc92 	bl	8008650 <HAL_TIM_PWM_ConfigChannel>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8004d32:	f7ff faff 	bl	8004334 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004d36:	2300      	movs	r3, #0
 8004d38:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004d42:	2300      	movs	r3, #0
 8004d44:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004d46:	2300      	movs	r3, #0
 8004d48:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004d4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d4e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004d50:	2300      	movs	r3, #0
 8004d52:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8004d54:	1d3b      	adds	r3, r7, #4
 8004d56:	4619      	mov	r1, r3
 8004d58:	4807      	ldr	r0, [pc, #28]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004d5a:	f004 fbc5 	bl	80094e8 <HAL_TIMEx_ConfigBreakDeadTime>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8004d64:	f7ff fae6 	bl	8004334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8004d68:	4803      	ldr	r0, [pc, #12]	; (8004d78 <MX_TIM8_Init+0x180>)
 8004d6a:	f000 f98b 	bl	8005084 <HAL_TIM_MspPostInit>

}
 8004d6e:	bf00      	nop
 8004d70:	3758      	adds	r7, #88	; 0x58
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	20000de8 	.word	0x20000de8
 8004d7c:	40010400 	.word	0x40010400

08004d80 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b08a      	sub	sp, #40	; 0x28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d88:	f107 0314 	add.w	r3, r7, #20
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]
 8004d90:	605a      	str	r2, [r3, #4]
 8004d92:	609a      	str	r2, [r3, #8]
 8004d94:	60da      	str	r2, [r3, #12]
 8004d96:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a19      	ldr	r2, [pc, #100]	; (8004e04 <HAL_TIM_PWM_MspInit+0x84>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d12c      	bne.n	8004dfc <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004da2:	2300      	movs	r3, #0
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	4b18      	ldr	r3, [pc, #96]	; (8004e08 <HAL_TIM_PWM_MspInit+0x88>)
 8004da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004daa:	4a17      	ldr	r2, [pc, #92]	; (8004e08 <HAL_TIM_PWM_MspInit+0x88>)
 8004dac:	f043 0301 	orr.w	r3, r3, #1
 8004db0:	6453      	str	r3, [r2, #68]	; 0x44
 8004db2:	4b15      	ldr	r3, [pc, #84]	; (8004e08 <HAL_TIM_PWM_MspInit+0x88>)
 8004db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	60fb      	str	r3, [r7, #12]
 8004dc2:	4b11      	ldr	r3, [pc, #68]	; (8004e08 <HAL_TIM_PWM_MspInit+0x88>)
 8004dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc6:	4a10      	ldr	r2, [pc, #64]	; (8004e08 <HAL_TIM_PWM_MspInit+0x88>)
 8004dc8:	f043 0301 	orr.w	r3, r3, #1
 8004dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8004dce:	4b0e      	ldr	r3, [pc, #56]	; (8004e08 <HAL_TIM_PWM_MspInit+0x88>)
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004dda:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004dde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004de0:	2302      	movs	r3, #2
 8004de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004de8:	2300      	movs	r3, #0
 8004dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004dec:	2301      	movs	r3, #1
 8004dee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004df0:	f107 0314 	add.w	r3, r7, #20
 8004df4:	4619      	mov	r1, r3
 8004df6:	4805      	ldr	r0, [pc, #20]	; (8004e0c <HAL_TIM_PWM_MspInit+0x8c>)
 8004df8:	f001 ff2c 	bl	8006c54 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8004dfc:	bf00      	nop
 8004dfe:	3728      	adds	r7, #40	; 0x28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	40010000 	.word	0x40010000
 8004e08:	40023800 	.word	0x40023800
 8004e0c:	40020000 	.word	0x40020000

08004e10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b08a      	sub	sp, #40	; 0x28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e18:	f107 0314 	add.w	r3, r7, #20
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	605a      	str	r2, [r3, #4]
 8004e22:	609a      	str	r2, [r3, #8]
 8004e24:	60da      	str	r2, [r3, #12]
 8004e26:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a89      	ldr	r2, [pc, #548]	; (8005054 <HAL_TIM_Base_MspInit+0x244>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d12c      	bne.n	8004e8c <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]
 8004e36:	4b88      	ldr	r3, [pc, #544]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	4a87      	ldr	r2, [pc, #540]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004e3c:	f043 0302 	orr.w	r3, r3, #2
 8004e40:	6413      	str	r3, [r2, #64]	; 0x40
 8004e42:	4b85      	ldr	r3, [pc, #532]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	f003 0302 	and.w	r3, r3, #2
 8004e4a:	613b      	str	r3, [r7, #16]
 8004e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e4e:	2300      	movs	r3, #0
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	4b81      	ldr	r3, [pc, #516]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e56:	4a80      	ldr	r2, [pc, #512]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004e58:	f043 0302 	orr.w	r3, r3, #2
 8004e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8004e5e:	4b7e      	ldr	r3, [pc, #504]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e6e:	2302      	movs	r3, #2
 8004e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e72:	2300      	movs	r3, #0
 8004e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e76:	2300      	movs	r3, #0
 8004e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e7e:	f107 0314 	add.w	r3, r7, #20
 8004e82:	4619      	mov	r1, r3
 8004e84:	4875      	ldr	r0, [pc, #468]	; (800505c <HAL_TIM_Base_MspInit+0x24c>)
 8004e86:	f001 fee5 	bl	8006c54 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8004e8a:	e0df      	b.n	800504c <HAL_TIM_Base_MspInit+0x23c>
  else if(tim_baseHandle->Instance==TIM8)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a73      	ldr	r2, [pc, #460]	; (8005060 <HAL_TIM_Base_MspInit+0x250>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	f040 80da 	bne.w	800504c <HAL_TIM_Base_MspInit+0x23c>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004e98:	2300      	movs	r3, #0
 8004e9a:	60bb      	str	r3, [r7, #8]
 8004e9c:	4b6e      	ldr	r3, [pc, #440]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea0:	4a6d      	ldr	r2, [pc, #436]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004ea2:	f043 0302 	orr.w	r3, r3, #2
 8004ea6:	6453      	str	r3, [r2, #68]	; 0x44
 8004ea8:	4b6b      	ldr	r3, [pc, #428]	; (8005058 <HAL_TIM_Base_MspInit+0x248>)
 8004eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	60bb      	str	r3, [r7, #8]
 8004eb2:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch1.Instance = DMA2_Stream2;
 8004eb4:	4b6b      	ldr	r3, [pc, #428]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004eb6:	4a6c      	ldr	r2, [pc, #432]	; (8005068 <HAL_TIM_Base_MspInit+0x258>)
 8004eb8:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Channel = DMA_CHANNEL_7;
 8004eba:	4b6a      	ldr	r3, [pc, #424]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004ebc:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8004ec0:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ec2:	4b68      	ldr	r3, [pc, #416]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004ec4:	2240      	movs	r2, #64	; 0x40
 8004ec6:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ec8:	4b66      	ldr	r3, [pc, #408]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004ece:	4b65      	ldr	r3, [pc, #404]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004ed0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ed4:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004ed6:	4b63      	ldr	r3, [pc, #396]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004ed8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004edc:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004ede:	4b61      	ldr	r3, [pc, #388]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004ee0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ee4:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 8004ee6:	4b5f      	ldr	r3, [pc, #380]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8004eec:	4b5d      	ldr	r3, [pc, #372]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ef2:	4b5c      	ldr	r3, [pc, #368]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 8004ef8:	485a      	ldr	r0, [pc, #360]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004efa:	f001 faa9 	bl	8006450 <HAL_DMA_Init>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <HAL_TIM_Base_MspInit+0xf8>
      Error_Handler();
 8004f04:	f7ff fa16 	bl	8004334 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a56      	ldr	r2, [pc, #344]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004f0c:	625a      	str	r2, [r3, #36]	; 0x24
 8004f0e:	4a55      	ldr	r2, [pc, #340]	; (8005064 <HAL_TIM_Base_MspInit+0x254>)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim8_ch2.Instance = DMA2_Stream3;
 8004f14:	4b55      	ldr	r3, [pc, #340]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f16:	4a56      	ldr	r2, [pc, #344]	; (8005070 <HAL_TIM_Base_MspInit+0x260>)
 8004f18:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Channel = DMA_CHANNEL_7;
 8004f1a:	4b54      	ldr	r3, [pc, #336]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f1c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8004f20:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f22:	4b52      	ldr	r3, [pc, #328]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f24:	2240      	movs	r2, #64	; 0x40
 8004f26:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f28:	4b50      	ldr	r3, [pc, #320]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8004f2e:	4b4f      	ldr	r3, [pc, #316]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f34:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004f36:	4b4d      	ldr	r3, [pc, #308]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f3c:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004f3e:	4b4b      	ldr	r3, [pc, #300]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f40:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004f44:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_NORMAL;
 8004f46:	4b49      	ldr	r3, [pc, #292]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8004f4c:	4b47      	ldr	r3, [pc, #284]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f52:	4b46      	ldr	r3, [pc, #280]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 8004f58:	4844      	ldr	r0, [pc, #272]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f5a:	f001 fa79 	bl	8006450 <HAL_DMA_Init>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <HAL_TIM_Base_MspInit+0x158>
      Error_Handler();
 8004f64:	f7ff f9e6 	bl	8004334 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a40      	ldr	r2, [pc, #256]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f6c:	629a      	str	r2, [r3, #40]	; 0x28
 8004f6e:	4a3f      	ldr	r2, [pc, #252]	; (800506c <HAL_TIM_Base_MspInit+0x25c>)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim8_ch3.Instance = DMA2_Stream4;
 8004f74:	4b3f      	ldr	r3, [pc, #252]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004f76:	4a40      	ldr	r2, [pc, #256]	; (8005078 <HAL_TIM_Base_MspInit+0x268>)
 8004f78:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch3.Init.Channel = DMA_CHANNEL_7;
 8004f7a:	4b3e      	ldr	r3, [pc, #248]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004f7c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8004f80:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f82:	4b3c      	ldr	r3, [pc, #240]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004f84:	2240      	movs	r2, #64	; 0x40
 8004f86:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f88:	4b3a      	ldr	r3, [pc, #232]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8004f8e:	4b39      	ldr	r3, [pc, #228]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004f90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f94:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004f96:	4b37      	ldr	r3, [pc, #220]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004f98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f9c:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004f9e:	4b35      	ldr	r3, [pc, #212]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004fa0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004fa4:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch3.Init.Mode = DMA_NORMAL;
 8004fa6:	4b33      	ldr	r3, [pc, #204]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8004fac:	4b31      	ldr	r3, [pc, #196]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004fae:	2200      	movs	r2, #0
 8004fb0:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004fb2:	4b30      	ldr	r3, [pc, #192]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch3) != HAL_OK)
 8004fb8:	482e      	ldr	r0, [pc, #184]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004fba:	f001 fa49 	bl	8006450 <HAL_DMA_Init>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d001      	beq.n	8004fc8 <HAL_TIM_Base_MspInit+0x1b8>
      Error_Handler();
 8004fc4:	f7ff f9b6 	bl	8004334 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a2a      	ldr	r2, [pc, #168]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004fcc:	62da      	str	r2, [r3, #44]	; 0x2c
 8004fce:	4a29      	ldr	r2, [pc, #164]	; (8005074 <HAL_TIM_Base_MspInit+0x264>)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim8_ch4_trig_com.Instance = DMA2_Stream7;
 8004fd4:	4b29      	ldr	r3, [pc, #164]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8004fd6:	4a2a      	ldr	r2, [pc, #168]	; (8005080 <HAL_TIM_Base_MspInit+0x270>)
 8004fd8:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch4_trig_com.Init.Channel = DMA_CHANNEL_7;
 8004fda:	4b28      	ldr	r3, [pc, #160]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8004fdc:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8004fe0:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004fe2:	4b26      	ldr	r3, [pc, #152]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8004fe4:	2240      	movs	r2, #64	; 0x40
 8004fe6:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fe8:	4b24      	ldr	r3, [pc, #144]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8004fee:	4b23      	ldr	r3, [pc, #140]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8004ff0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ff4:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004ff6:	4b21      	ldr	r3, [pc, #132]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8004ff8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ffc:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004ffe:	4b1f      	ldr	r3, [pc, #124]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8005000:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005004:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch4_trig_com.Init.Mode = DMA_NORMAL;
 8005006:	4b1d      	ldr	r3, [pc, #116]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8005008:	2200      	movs	r2, #0
 800500a:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 800500c:	4b1b      	ldr	r3, [pc, #108]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 800500e:	2200      	movs	r2, #0
 8005010:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005012:	4b1a      	ldr	r3, [pc, #104]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8005014:	2200      	movs	r2, #0
 8005016:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch4_trig_com) != HAL_OK)
 8005018:	4818      	ldr	r0, [pc, #96]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 800501a:	f001 fa19 	bl	8006450 <HAL_DMA_Init>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <HAL_TIM_Base_MspInit+0x218>
      Error_Handler();
 8005024:	f7ff f986 	bl	8004334 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim8_ch4_trig_com);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a14      	ldr	r2, [pc, #80]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 800502c:	631a      	str	r2, [r3, #48]	; 0x30
 800502e:	4a13      	ldr	r2, [pc, #76]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a11      	ldr	r2, [pc, #68]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8005038:	639a      	str	r2, [r3, #56]	; 0x38
 800503a:	4a10      	ldr	r2, [pc, #64]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a0e      	ldr	r2, [pc, #56]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8005044:	635a      	str	r2, [r3, #52]	; 0x34
 8005046:	4a0d      	ldr	r2, [pc, #52]	; (800507c <HAL_TIM_Base_MspInit+0x26c>)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800504c:	bf00      	nop
 800504e:	3728      	adds	r7, #40	; 0x28
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	40000400 	.word	0x40000400
 8005058:	40023800 	.word	0x40023800
 800505c:	40020400 	.word	0x40020400
 8005060:	40010400 	.word	0x40010400
 8005064:	20000e30 	.word	0x20000e30
 8005068:	40026440 	.word	0x40026440
 800506c:	20000e90 	.word	0x20000e90
 8005070:	40026458 	.word	0x40026458
 8005074:	20000ef0 	.word	0x20000ef0
 8005078:	40026470 	.word	0x40026470
 800507c:	20000f50 	.word	0x20000f50
 8005080:	400264b8 	.word	0x400264b8

08005084 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b08a      	sub	sp, #40	; 0x28
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800508c:	f107 0314 	add.w	r3, r7, #20
 8005090:	2200      	movs	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	605a      	str	r2, [r3, #4]
 8005096:	609a      	str	r2, [r3, #8]
 8005098:	60da      	str	r2, [r3, #12]
 800509a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a25      	ldr	r2, [pc, #148]	; (8005138 <HAL_TIM_MspPostInit+0xb4>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d11f      	bne.n	80050e6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050a6:	2300      	movs	r3, #0
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	4b24      	ldr	r3, [pc, #144]	; (800513c <HAL_TIM_MspPostInit+0xb8>)
 80050ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ae:	4a23      	ldr	r2, [pc, #140]	; (800513c <HAL_TIM_MspPostInit+0xb8>)
 80050b0:	f043 0301 	orr.w	r3, r3, #1
 80050b4:	6313      	str	r3, [r2, #48]	; 0x30
 80050b6:	4b21      	ldr	r3, [pc, #132]	; (800513c <HAL_TIM_MspPostInit+0xb8>)
 80050b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	613b      	str	r3, [r7, #16]
 80050c0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80050c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050c8:	2302      	movs	r3, #2
 80050ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050d0:	2300      	movs	r3, #0
 80050d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80050d4:	2301      	movs	r3, #1
 80050d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050d8:	f107 0314 	add.w	r3, r7, #20
 80050dc:	4619      	mov	r1, r3
 80050de:	4818      	ldr	r0, [pc, #96]	; (8005140 <HAL_TIM_MspPostInit+0xbc>)
 80050e0:	f001 fdb8 	bl	8006c54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80050e4:	e023      	b.n	800512e <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM8)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a16      	ldr	r2, [pc, #88]	; (8005144 <HAL_TIM_MspPostInit+0xc0>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d11e      	bne.n	800512e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050f0:	2300      	movs	r3, #0
 80050f2:	60fb      	str	r3, [r7, #12]
 80050f4:	4b11      	ldr	r3, [pc, #68]	; (800513c <HAL_TIM_MspPostInit+0xb8>)
 80050f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f8:	4a10      	ldr	r2, [pc, #64]	; (800513c <HAL_TIM_MspPostInit+0xb8>)
 80050fa:	f043 0304 	orr.w	r3, r3, #4
 80050fe:	6313      	str	r3, [r2, #48]	; 0x30
 8005100:	4b0e      	ldr	r3, [pc, #56]	; (800513c <HAL_TIM_MspPostInit+0xb8>)
 8005102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005104:	f003 0304 	and.w	r3, r3, #4
 8005108:	60fb      	str	r3, [r7, #12]
 800510a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800510c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8005110:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005112:	2302      	movs	r3, #2
 8005114:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005116:	2300      	movs	r3, #0
 8005118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800511a:	2300      	movs	r3, #0
 800511c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800511e:	2303      	movs	r3, #3
 8005120:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005122:	f107 0314 	add.w	r3, r7, #20
 8005126:	4619      	mov	r1, r3
 8005128:	4807      	ldr	r0, [pc, #28]	; (8005148 <HAL_TIM_MspPostInit+0xc4>)
 800512a:	f001 fd93 	bl	8006c54 <HAL_GPIO_Init>
}
 800512e:	bf00      	nop
 8005130:	3728      	adds	r7, #40	; 0x28
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	40010000 	.word	0x40010000
 800513c:	40023800 	.word	0x40023800
 8005140:	40020000 	.word	0x40020000
 8005144:	40010400 	.word	0x40010400
 8005148:	40020800 	.word	0x40020800

0800514c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005150:	4b11      	ldr	r3, [pc, #68]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 8005152:	4a12      	ldr	r2, [pc, #72]	; (800519c <MX_USART2_UART_Init+0x50>)
 8005154:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005156:	4b10      	ldr	r3, [pc, #64]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 8005158:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800515c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800515e:	4b0e      	ldr	r3, [pc, #56]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 8005160:	2200      	movs	r2, #0
 8005162:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005164:	4b0c      	ldr	r3, [pc, #48]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 8005166:	2200      	movs	r2, #0
 8005168:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800516a:	4b0b      	ldr	r3, [pc, #44]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 800516c:	2200      	movs	r2, #0
 800516e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005170:	4b09      	ldr	r3, [pc, #36]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 8005172:	220c      	movs	r2, #12
 8005174:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005176:	4b08      	ldr	r3, [pc, #32]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 8005178:	2200      	movs	r2, #0
 800517a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800517c:	4b06      	ldr	r3, [pc, #24]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 800517e:	2200      	movs	r2, #0
 8005180:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005182:	4805      	ldr	r0, [pc, #20]	; (8005198 <MX_USART2_UART_Init+0x4c>)
 8005184:	f004 fa16 	bl	80095b4 <HAL_UART_Init>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800518e:	f7ff f8d1 	bl	8004334 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005192:	bf00      	nop
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	20000fb0 	.word	0x20000fb0
 800519c:	40004400 	.word	0x40004400

080051a0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80051a4:	4b11      	ldr	r3, [pc, #68]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051a6:	4a12      	ldr	r2, [pc, #72]	; (80051f0 <MX_USART3_UART_Init+0x50>)
 80051a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80051aa:	4b10      	ldr	r3, [pc, #64]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80051b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80051b2:	4b0e      	ldr	r3, [pc, #56]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80051b8:	4b0c      	ldr	r3, [pc, #48]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80051be:	4b0b      	ldr	r3, [pc, #44]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80051c4:	4b09      	ldr	r3, [pc, #36]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051c6:	220c      	movs	r2, #12
 80051c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051ca:	4b08      	ldr	r3, [pc, #32]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80051d0:	4b06      	ldr	r3, [pc, #24]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80051d6:	4805      	ldr	r0, [pc, #20]	; (80051ec <MX_USART3_UART_Init+0x4c>)
 80051d8:	f004 f9ec 	bl	80095b4 <HAL_UART_Init>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80051e2:	f7ff f8a7 	bl	8004334 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80051e6:	bf00      	nop
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	20000ff4 	.word	0x20000ff4
 80051f0:	40004800 	.word	0x40004800

080051f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b08c      	sub	sp, #48	; 0x30
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051fc:	f107 031c 	add.w	r3, r7, #28
 8005200:	2200      	movs	r2, #0
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	605a      	str	r2, [r3, #4]
 8005206:	609a      	str	r2, [r3, #8]
 8005208:	60da      	str	r2, [r3, #12]
 800520a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a68      	ldr	r2, [pc, #416]	; (80053b4 <HAL_UART_MspInit+0x1c0>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d162      	bne.n	80052dc <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005216:	2300      	movs	r3, #0
 8005218:	61bb      	str	r3, [r7, #24]
 800521a:	4b67      	ldr	r3, [pc, #412]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 800521c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521e:	4a66      	ldr	r2, [pc, #408]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 8005220:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005224:	6413      	str	r3, [r2, #64]	; 0x40
 8005226:	4b64      	ldr	r3, [pc, #400]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800522e:	61bb      	str	r3, [r7, #24]
 8005230:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005232:	2300      	movs	r3, #0
 8005234:	617b      	str	r3, [r7, #20]
 8005236:	4b60      	ldr	r3, [pc, #384]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 8005238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523a:	4a5f      	ldr	r2, [pc, #380]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 800523c:	f043 0301 	orr.w	r3, r3, #1
 8005240:	6313      	str	r3, [r2, #48]	; 0x30
 8005242:	4b5d      	ldr	r3, [pc, #372]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 8005244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	617b      	str	r3, [r7, #20]
 800524c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800524e:	230c      	movs	r3, #12
 8005250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005252:	2302      	movs	r3, #2
 8005254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005256:	2300      	movs	r3, #0
 8005258:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800525a:	2303      	movs	r3, #3
 800525c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800525e:	2307      	movs	r3, #7
 8005260:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005262:	f107 031c 	add.w	r3, r7, #28
 8005266:	4619      	mov	r1, r3
 8005268:	4854      	ldr	r0, [pc, #336]	; (80053bc <HAL_UART_MspInit+0x1c8>)
 800526a:	f001 fcf3 	bl	8006c54 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800526e:	4b54      	ldr	r3, [pc, #336]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 8005270:	4a54      	ldr	r2, [pc, #336]	; (80053c4 <HAL_UART_MspInit+0x1d0>)
 8005272:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8005274:	4b52      	ldr	r3, [pc, #328]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 8005276:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800527a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800527c:	4b50      	ldr	r3, [pc, #320]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 800527e:	2240      	movs	r2, #64	; 0x40
 8005280:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005282:	4b4f      	ldr	r3, [pc, #316]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 8005284:	2200      	movs	r2, #0
 8005286:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005288:	4b4d      	ldr	r3, [pc, #308]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 800528a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800528e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005290:	4b4b      	ldr	r3, [pc, #300]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 8005292:	2200      	movs	r2, #0
 8005294:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005296:	4b4a      	ldr	r3, [pc, #296]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 8005298:	2200      	movs	r2, #0
 800529a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800529c:	4b48      	ldr	r3, [pc, #288]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 800529e:	2200      	movs	r2, #0
 80052a0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80052a2:	4b47      	ldr	r3, [pc, #284]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 80052a4:	2200      	movs	r2, #0
 80052a6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80052a8:	4b45      	ldr	r3, [pc, #276]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 80052aa:	2200      	movs	r2, #0
 80052ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80052ae:	4844      	ldr	r0, [pc, #272]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 80052b0:	f001 f8ce 	bl	8006450 <HAL_DMA_Init>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80052ba:	f7ff f83b 	bl	8004334 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a3f      	ldr	r2, [pc, #252]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 80052c2:	635a      	str	r2, [r3, #52]	; 0x34
 80052c4:	4a3e      	ldr	r2, [pc, #248]	; (80053c0 <HAL_UART_MspInit+0x1cc>)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80052ca:	2200      	movs	r2, #0
 80052cc:	2105      	movs	r1, #5
 80052ce:	2026      	movs	r0, #38	; 0x26
 80052d0:	f001 f886 	bl	80063e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80052d4:	2026      	movs	r0, #38	; 0x26
 80052d6:	f001 f89f 	bl	8006418 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80052da:	e067      	b.n	80053ac <HAL_UART_MspInit+0x1b8>
  else if(uartHandle->Instance==USART3)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a39      	ldr	r2, [pc, #228]	; (80053c8 <HAL_UART_MspInit+0x1d4>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d162      	bne.n	80053ac <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80052e6:	2300      	movs	r3, #0
 80052e8:	613b      	str	r3, [r7, #16]
 80052ea:	4b33      	ldr	r3, [pc, #204]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	4a32      	ldr	r2, [pc, #200]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 80052f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052f4:	6413      	str	r3, [r2, #64]	; 0x40
 80052f6:	4b30      	ldr	r3, [pc, #192]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052fe:	613b      	str	r3, [r7, #16]
 8005300:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005302:	2300      	movs	r3, #0
 8005304:	60fb      	str	r3, [r7, #12]
 8005306:	4b2c      	ldr	r3, [pc, #176]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 8005308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530a:	4a2b      	ldr	r2, [pc, #172]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 800530c:	f043 0302 	orr.w	r3, r3, #2
 8005310:	6313      	str	r3, [r2, #48]	; 0x30
 8005312:	4b29      	ldr	r3, [pc, #164]	; (80053b8 <HAL_UART_MspInit+0x1c4>)
 8005314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	60fb      	str	r3, [r7, #12]
 800531c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800531e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005322:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005324:	2302      	movs	r3, #2
 8005326:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005328:	2300      	movs	r3, #0
 800532a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800532c:	2303      	movs	r3, #3
 800532e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005330:	2307      	movs	r3, #7
 8005332:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005334:	f107 031c 	add.w	r3, r7, #28
 8005338:	4619      	mov	r1, r3
 800533a:	4824      	ldr	r0, [pc, #144]	; (80053cc <HAL_UART_MspInit+0x1d8>)
 800533c:	f001 fc8a 	bl	8006c54 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8005340:	4b23      	ldr	r3, [pc, #140]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005342:	4a24      	ldr	r2, [pc, #144]	; (80053d4 <HAL_UART_MspInit+0x1e0>)
 8005344:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8005346:	4b22      	ldr	r3, [pc, #136]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005348:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800534c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800534e:	4b20      	ldr	r3, [pc, #128]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005350:	2240      	movs	r2, #64	; 0x40
 8005352:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005354:	4b1e      	ldr	r3, [pc, #120]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005356:	2200      	movs	r2, #0
 8005358:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800535a:	4b1d      	ldr	r3, [pc, #116]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 800535c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005360:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005362:	4b1b      	ldr	r3, [pc, #108]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005364:	2200      	movs	r2, #0
 8005366:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005368:	4b19      	ldr	r3, [pc, #100]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 800536a:	2200      	movs	r2, #0
 800536c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800536e:	4b18      	ldr	r3, [pc, #96]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005370:	2200      	movs	r2, #0
 8005372:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005374:	4b16      	ldr	r3, [pc, #88]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005376:	2200      	movs	r2, #0
 8005378:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800537a:	4b15      	ldr	r3, [pc, #84]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 800537c:	2200      	movs	r2, #0
 800537e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005380:	4813      	ldr	r0, [pc, #76]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005382:	f001 f865 	bl	8006450 <HAL_DMA_Init>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 800538c:	f7fe ffd2 	bl	8004334 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a0f      	ldr	r2, [pc, #60]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005394:	635a      	str	r2, [r3, #52]	; 0x34
 8005396:	4a0e      	ldr	r2, [pc, #56]	; (80053d0 <HAL_UART_MspInit+0x1dc>)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800539c:	2200      	movs	r2, #0
 800539e:	2105      	movs	r1, #5
 80053a0:	2027      	movs	r0, #39	; 0x27
 80053a2:	f001 f81d 	bl	80063e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80053a6:	2027      	movs	r0, #39	; 0x27
 80053a8:	f001 f836 	bl	8006418 <HAL_NVIC_EnableIRQ>
}
 80053ac:	bf00      	nop
 80053ae:	3730      	adds	r7, #48	; 0x30
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	40004400 	.word	0x40004400
 80053b8:	40023800 	.word	0x40023800
 80053bc:	40020000 	.word	0x40020000
 80053c0:	20001038 	.word	0x20001038
 80053c4:	400260a0 	.word	0x400260a0
 80053c8:	40004800 	.word	0x40004800
 80053cc:	40020400 	.word	0x40020400
 80053d0:	20001098 	.word	0x20001098
 80053d4:	40026058 	.word	0x40026058

080053d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80053d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005410 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80053dc:	480d      	ldr	r0, [pc, #52]	; (8005414 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80053de:	490e      	ldr	r1, [pc, #56]	; (8005418 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80053e0:	4a0e      	ldr	r2, [pc, #56]	; (800541c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80053e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80053e4:	e002      	b.n	80053ec <LoopCopyDataInit>

080053e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80053e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80053e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80053ea:	3304      	adds	r3, #4

080053ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80053ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80053ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80053f0:	d3f9      	bcc.n	80053e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80053f2:	4a0b      	ldr	r2, [pc, #44]	; (8005420 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80053f4:	4c0b      	ldr	r4, [pc, #44]	; (8005424 <LoopFillZerobss+0x26>)
  movs r3, #0
 80053f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80053f8:	e001      	b.n	80053fe <LoopFillZerobss>

080053fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80053fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80053fc:	3204      	adds	r2, #4

080053fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80053fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005400:	d3fb      	bcc.n	80053fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005402:	f7ff fab9 	bl	8004978 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005406:	f009 fc0d 	bl	800ec24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800540a:	f7fe fef0 	bl	80041ee <main>
  bx  lr    
 800540e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005410:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005414:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005418:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 800541c:	080143f0 	.word	0x080143f0
  ldr r2, =_sbss
 8005420:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8005424:	20005b1c 	.word	0x20005b1c

08005428 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005428:	e7fe      	b.n	8005428 <ADC_IRQHandler>
	...

0800542c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005430:	4b0e      	ldr	r3, [pc, #56]	; (800546c <HAL_Init+0x40>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a0d      	ldr	r2, [pc, #52]	; (800546c <HAL_Init+0x40>)
 8005436:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800543a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800543c:	4b0b      	ldr	r3, [pc, #44]	; (800546c <HAL_Init+0x40>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a0a      	ldr	r2, [pc, #40]	; (800546c <HAL_Init+0x40>)
 8005442:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005446:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005448:	4b08      	ldr	r3, [pc, #32]	; (800546c <HAL_Init+0x40>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a07      	ldr	r2, [pc, #28]	; (800546c <HAL_Init+0x40>)
 800544e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005452:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005454:	2003      	movs	r0, #3
 8005456:	f000 ffb8 	bl	80063ca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800545a:	200f      	movs	r0, #15
 800545c:	f7ff f8f8 	bl	8004650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005460:	f7ff f8ca 	bl	80045f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	40023c00 	.word	0x40023c00

08005470 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005474:	4b06      	ldr	r3, [pc, #24]	; (8005490 <HAL_IncTick+0x20>)
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	461a      	mov	r2, r3
 800547a:	4b06      	ldr	r3, [pc, #24]	; (8005494 <HAL_IncTick+0x24>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4413      	add	r3, r2
 8005480:	4a04      	ldr	r2, [pc, #16]	; (8005494 <HAL_IncTick+0x24>)
 8005482:	6013      	str	r3, [r2, #0]
}
 8005484:	bf00      	nop
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	20000098 	.word	0x20000098
 8005494:	200010f8 	.word	0x200010f8

08005498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  return uwTick;
 800549c:	4b03      	ldr	r3, [pc, #12]	; (80054ac <HAL_GetTick+0x14>)
 800549e:	681b      	ldr	r3, [r3, #0]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	200010f8 	.word	0x200010f8

080054b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054b8:	f7ff ffee 	bl	8005498 <HAL_GetTick>
 80054bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c8:	d005      	beq.n	80054d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80054ca:	4b0a      	ldr	r3, [pc, #40]	; (80054f4 <HAL_Delay+0x44>)
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	461a      	mov	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	4413      	add	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80054d6:	bf00      	nop
 80054d8:	f7ff ffde 	bl	8005498 <HAL_GetTick>
 80054dc:	4602      	mov	r2, r0
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d8f7      	bhi.n	80054d8 <HAL_Delay+0x28>
  {
  }
}
 80054e8:	bf00      	nop
 80054ea:	bf00      	nop
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	20000098 	.word	0x20000098

080054f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e0ed      	b.n	80056e6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d102      	bne.n	800551c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f7fb fd70 	bl	8000ffc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 0201 	orr.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800552c:	f7ff ffb4 	bl	8005498 <HAL_GetTick>
 8005530:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005532:	e012      	b.n	800555a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005534:	f7ff ffb0 	bl	8005498 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b0a      	cmp	r3, #10
 8005540:	d90b      	bls.n	800555a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2205      	movs	r2, #5
 8005552:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e0c5      	b.n	80056e6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0e5      	beq.n	8005534 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0202 	bic.w	r2, r2, #2
 8005576:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005578:	f7ff ff8e 	bl	8005498 <HAL_GetTick>
 800557c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800557e:	e012      	b.n	80055a6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005580:	f7ff ff8a 	bl	8005498 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	2b0a      	cmp	r3, #10
 800558c:	d90b      	bls.n	80055a6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2205      	movs	r2, #5
 800559e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e09f      	b.n	80056e6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1e5      	bne.n	8005580 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	7e1b      	ldrb	r3, [r3, #24]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d108      	bne.n	80055ce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80055ca:	601a      	str	r2, [r3, #0]
 80055cc:	e007      	b.n	80055de <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	7e5b      	ldrb	r3, [r3, #25]
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d108      	bne.n	80055f8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	e007      	b.n	8005608 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005606:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	7e9b      	ldrb	r3, [r3, #26]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d108      	bne.n	8005622 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f042 0220 	orr.w	r2, r2, #32
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	e007      	b.n	8005632 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f022 0220 	bic.w	r2, r2, #32
 8005630:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	7edb      	ldrb	r3, [r3, #27]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d108      	bne.n	800564c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f022 0210 	bic.w	r2, r2, #16
 8005648:	601a      	str	r2, [r3, #0]
 800564a:	e007      	b.n	800565c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0210 	orr.w	r2, r2, #16
 800565a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	7f1b      	ldrb	r3, [r3, #28]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d108      	bne.n	8005676 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f042 0208 	orr.w	r2, r2, #8
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	e007      	b.n	8005686 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0208 	bic.w	r2, r2, #8
 8005684:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	7f5b      	ldrb	r3, [r3, #29]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d108      	bne.n	80056a0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f042 0204 	orr.w	r2, r2, #4
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	e007      	b.n	80056b0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0204 	bic.w	r2, r2, #4
 80056ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	689a      	ldr	r2, [r3, #8]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	431a      	orrs	r2, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	431a      	orrs	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	ea42 0103 	orr.w	r1, r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	1e5a      	subs	r2, r3, #1
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
	...

080056f0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005706:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005708:	7cfb      	ldrb	r3, [r7, #19]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d003      	beq.n	8005716 <HAL_CAN_ConfigFilter+0x26>
 800570e:	7cfb      	ldrb	r3, [r7, #19]
 8005710:	2b02      	cmp	r3, #2
 8005712:	f040 80be 	bne.w	8005892 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005716:	4b65      	ldr	r3, [pc, #404]	; (80058ac <HAL_CAN_ConfigFilter+0x1bc>)
 8005718:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005720:	f043 0201 	orr.w	r2, r3, #1
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005730:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	021b      	lsls	r3, r3, #8
 8005746:	431a      	orrs	r2, r3
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	f003 031f 	and.w	r3, r3, #31
 8005756:	2201      	movs	r2, #1
 8005758:	fa02 f303 	lsl.w	r3, r2, r3
 800575c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	43db      	mvns	r3, r3
 8005768:	401a      	ands	r2, r3
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	69db      	ldr	r3, [r3, #28]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d123      	bne.n	80057c0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	43db      	mvns	r3, r3
 8005782:	401a      	ands	r2, r3
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800579a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	3248      	adds	r2, #72	; 0x48
 80057a0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80057b4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80057b6:	6979      	ldr	r1, [r7, #20]
 80057b8:	3348      	adds	r3, #72	; 0x48
 80057ba:	00db      	lsls	r3, r3, #3
 80057bc:	440b      	add	r3, r1
 80057be:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	69db      	ldr	r3, [r3, #28]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d122      	bne.n	800580e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	431a      	orrs	r2, r3
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80057e4:	683a      	ldr	r2, [r7, #0]
 80057e6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80057e8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	3248      	adds	r2, #72	; 0x48
 80057ee:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005802:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005804:	6979      	ldr	r1, [r7, #20]
 8005806:	3348      	adds	r3, #72	; 0x48
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	440b      	add	r3, r1
 800580c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d109      	bne.n	800582a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	43db      	mvns	r3, r3
 8005820:	401a      	ands	r2, r3
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005828:	e007      	b.n	800583a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	431a      	orrs	r2, r3
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d109      	bne.n	8005856 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	43db      	mvns	r3, r3
 800584c:	401a      	ands	r2, r3
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005854:	e007      	b.n	8005866 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	431a      	orrs	r2, r3
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d107      	bne.n	800587e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	431a      	orrs	r2, r3
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005884:	f023 0201 	bic.w	r2, r3, #1
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800588e:	2300      	movs	r3, #0
 8005890:	e006      	b.n	80058a0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005896:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
  }
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	371c      	adds	r7, #28
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr
 80058ac:	40006400 	.word	0x40006400

080058b0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d12e      	bne.n	8005922 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2202      	movs	r2, #2
 80058c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f022 0201 	bic.w	r2, r2, #1
 80058da:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80058dc:	f7ff fddc 	bl	8005498 <HAL_GetTick>
 80058e0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80058e2:	e012      	b.n	800590a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80058e4:	f7ff fdd8 	bl	8005498 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	2b0a      	cmp	r3, #10
 80058f0:	d90b      	bls.n	800590a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2205      	movs	r2, #5
 8005902:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e012      	b.n	8005930 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1e5      	bne.n	80058e4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800591e:	2300      	movs	r3, #0
 8005920:	e006      	b.n	8005930 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005926:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
  }
}
 8005930:	4618      	mov	r0, r3
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005938:	b480      	push	{r7}
 800593a:	b089      	sub	sp, #36	; 0x24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
 8005944:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800594c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005956:	7ffb      	ldrb	r3, [r7, #31]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d003      	beq.n	8005964 <HAL_CAN_AddTxMessage+0x2c>
 800595c:	7ffb      	ldrb	r3, [r7, #31]
 800595e:	2b02      	cmp	r3, #2
 8005960:	f040 80b8 	bne.w	8005ad4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10a      	bne.n	8005984 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005974:	2b00      	cmp	r3, #0
 8005976:	d105      	bne.n	8005984 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800597e:	2b00      	cmp	r3, #0
 8005980:	f000 80a0 	beq.w	8005ac4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	0e1b      	lsrs	r3, r3, #24
 8005988:	f003 0303 	and.w	r3, r3, #3
 800598c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	2b02      	cmp	r3, #2
 8005992:	d907      	bls.n	80059a4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005998:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e09e      	b.n	8005ae2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80059a4:	2201      	movs	r2, #1
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	409a      	lsls	r2, r3
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10d      	bne.n	80059d2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80059c0:	68f9      	ldr	r1, [r7, #12]
 80059c2:	6809      	ldr	r1, [r1, #0]
 80059c4:	431a      	orrs	r2, r3
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	3318      	adds	r3, #24
 80059ca:	011b      	lsls	r3, r3, #4
 80059cc:	440b      	add	r3, r1
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	e00f      	b.n	80059f2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80059dc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80059e2:	68f9      	ldr	r1, [r7, #12]
 80059e4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80059e6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	3318      	adds	r3, #24
 80059ec:	011b      	lsls	r3, r3, #4
 80059ee:	440b      	add	r3, r1
 80059f0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6819      	ldr	r1, [r3, #0]
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	691a      	ldr	r2, [r3, #16]
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	3318      	adds	r3, #24
 80059fe:	011b      	lsls	r3, r3, #4
 8005a00:	440b      	add	r3, r1
 8005a02:	3304      	adds	r3, #4
 8005a04:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	7d1b      	ldrb	r3, [r3, #20]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d111      	bne.n	8005a32 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	3318      	adds	r3, #24
 8005a16:	011b      	lsls	r3, r3, #4
 8005a18:	4413      	add	r3, r2
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	6811      	ldr	r1, [r2, #0]
 8005a22:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	3318      	adds	r3, #24
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	440b      	add	r3, r1
 8005a2e:	3304      	adds	r3, #4
 8005a30:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	3307      	adds	r3, #7
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	061a      	lsls	r2, r3, #24
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	3306      	adds	r3, #6
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	041b      	lsls	r3, r3, #16
 8005a42:	431a      	orrs	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	3305      	adds	r3, #5
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	021b      	lsls	r3, r3, #8
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	3204      	adds	r2, #4
 8005a52:	7812      	ldrb	r2, [r2, #0]
 8005a54:	4610      	mov	r0, r2
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	6811      	ldr	r1, [r2, #0]
 8005a5a:	ea43 0200 	orr.w	r2, r3, r0
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	011b      	lsls	r3, r3, #4
 8005a62:	440b      	add	r3, r1
 8005a64:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005a68:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	3303      	adds	r3, #3
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	061a      	lsls	r2, r3, #24
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	3302      	adds	r3, #2
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	041b      	lsls	r3, r3, #16
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	021b      	lsls	r3, r3, #8
 8005a84:	4313      	orrs	r3, r2
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	7812      	ldrb	r2, [r2, #0]
 8005a8a:	4610      	mov	r0, r2
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	6811      	ldr	r1, [r2, #0]
 8005a90:	ea43 0200 	orr.w	r2, r3, r0
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	011b      	lsls	r3, r3, #4
 8005a98:	440b      	add	r3, r1
 8005a9a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005a9e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	3318      	adds	r3, #24
 8005aa8:	011b      	lsls	r3, r3, #4
 8005aaa:	4413      	add	r3, r2
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	6811      	ldr	r1, [r2, #0]
 8005ab2:	f043 0201 	orr.w	r2, r3, #1
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	3318      	adds	r3, #24
 8005aba:	011b      	lsls	r3, r3, #4
 8005abc:	440b      	add	r3, r1
 8005abe:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e00e      	b.n	8005ae2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e006      	b.n	8005ae2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
  }
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3724      	adds	r7, #36	; 0x24
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr

08005aee <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8005aee:	b480      	push	{r7}
 8005af0:	b085      	sub	sp, #20
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8005af6:	2300      	movs	r3, #0
 8005af8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b00:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8005b02:	7afb      	ldrb	r3, [r7, #11]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d002      	beq.n	8005b0e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8005b08:	7afb      	ldrb	r3, [r7, #11]
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d11d      	bne.n	8005b4a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d002      	beq.n	8005b22 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	3301      	adds	r3, #1
 8005b20:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d002      	beq.n	8005b36 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	3301      	adds	r3, #1
 8005b34:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	3301      	adds	r3, #1
 8005b48:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b087      	sub	sp, #28
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
 8005b64:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b6c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005b6e:	7dfb      	ldrb	r3, [r7, #23]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d003      	beq.n	8005b7c <HAL_CAN_GetRxMessage+0x24>
 8005b74:	7dfb      	ldrb	r3, [r7, #23]
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	f040 80f3 	bne.w	8005d62 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10e      	bne.n	8005ba0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	f003 0303 	and.w	r3, r3, #3
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d116      	bne.n	8005bbe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b94:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e0e7      	b.n	8005d70 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	f003 0303 	and.w	r3, r3, #3
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d107      	bne.n	8005bbe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e0d8      	b.n	8005d70 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	331b      	adds	r3, #27
 8005bc6:	011b      	lsls	r3, r3, #4
 8005bc8:	4413      	add	r3, r2
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0204 	and.w	r2, r3, #4
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10c      	bne.n	8005bf6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	331b      	adds	r3, #27
 8005be4:	011b      	lsls	r3, r3, #4
 8005be6:	4413      	add	r3, r2
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	0d5b      	lsrs	r3, r3, #21
 8005bec:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	601a      	str	r2, [r3, #0]
 8005bf4:	e00b      	b.n	8005c0e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	331b      	adds	r3, #27
 8005bfe:	011b      	lsls	r3, r3, #4
 8005c00:	4413      	add	r3, r2
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	08db      	lsrs	r3, r3, #3
 8005c06:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	331b      	adds	r3, #27
 8005c16:	011b      	lsls	r3, r3, #4
 8005c18:	4413      	add	r3, r2
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 0202 	and.w	r2, r3, #2
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	331b      	adds	r3, #27
 8005c2c:	011b      	lsls	r3, r3, #4
 8005c2e:	4413      	add	r3, r2
 8005c30:	3304      	adds	r3, #4
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 020f 	and.w	r2, r3, #15
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	331b      	adds	r3, #27
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	4413      	add	r3, r2
 8005c48:	3304      	adds	r3, #4
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	0a1b      	lsrs	r3, r3, #8
 8005c4e:	b2da      	uxtb	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	331b      	adds	r3, #27
 8005c5c:	011b      	lsls	r3, r3, #4
 8005c5e:	4413      	add	r3, r2
 8005c60:	3304      	adds	r3, #4
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	0c1b      	lsrs	r3, r3, #16
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	011b      	lsls	r3, r3, #4
 8005c74:	4413      	add	r3, r2
 8005c76:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	b2da      	uxtb	r2, r3
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	011b      	lsls	r3, r3, #4
 8005c8a:	4413      	add	r3, r2
 8005c8c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	0a1a      	lsrs	r2, r3, #8
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	3301      	adds	r3, #1
 8005c98:	b2d2      	uxtb	r2, r2
 8005c9a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	011b      	lsls	r3, r3, #4
 8005ca4:	4413      	add	r3, r2
 8005ca6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	0c1a      	lsrs	r2, r3, #16
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	3302      	adds	r3, #2
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	011b      	lsls	r3, r3, #4
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	0e1a      	lsrs	r2, r3, #24
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	3303      	adds	r3, #3
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	011b      	lsls	r3, r3, #4
 8005cd8:	4413      	add	r3, r2
 8005cda:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	b2d2      	uxtb	r2, r2
 8005ce6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	011b      	lsls	r3, r3, #4
 8005cf0:	4413      	add	r3, r2
 8005cf2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	0a1a      	lsrs	r2, r3, #8
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	3305      	adds	r3, #5
 8005cfe:	b2d2      	uxtb	r2, r2
 8005d00:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	011b      	lsls	r3, r3, #4
 8005d0a:	4413      	add	r3, r2
 8005d0c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	0c1a      	lsrs	r2, r3, #16
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	3306      	adds	r3, #6
 8005d18:	b2d2      	uxtb	r2, r2
 8005d1a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	011b      	lsls	r3, r3, #4
 8005d24:	4413      	add	r3, r2
 8005d26:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	0e1a      	lsrs	r2, r3, #24
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	3307      	adds	r3, #7
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d108      	bne.n	8005d4e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0220 	orr.w	r2, r2, #32
 8005d4a:	60da      	str	r2, [r3, #12]
 8005d4c:	e007      	b.n	8005d5e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	691a      	ldr	r2, [r3, #16]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0220 	orr.w	r2, r2, #32
 8005d5c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	e006      	b.n	8005d70 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
  }
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	371c      	adds	r7, #28
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d8c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005d8e:	7bfb      	ldrb	r3, [r7, #15]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d002      	beq.n	8005d9a <HAL_CAN_ActivateNotification+0x1e>
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	2b02      	cmp	r3, #2
 8005d98:	d109      	bne.n	8005dae <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6959      	ldr	r1, [r3, #20]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	683a      	ldr	r2, [r7, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005daa:	2300      	movs	r3, #0
 8005dac:	e006      	b.n	8005dbc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
  }
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3714      	adds	r7, #20
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b08a      	sub	sp, #40	; 0x28
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005e04:	6a3b      	ldr	r3, [r7, #32]
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d07c      	beq.n	8005f08 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d023      	beq.n	8005e60 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	f003 0302 	and.w	r3, r3, #2
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f983 	bl	8006136 <HAL_CAN_TxMailbox0CompleteCallback>
 8005e30:	e016      	b.n	8005e60 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005e32:	69bb      	ldr	r3, [r7, #24]
 8005e34:	f003 0304 	and.w	r3, r3, #4
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d004      	beq.n	8005e46 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005e42:	627b      	str	r3, [r7, #36]	; 0x24
 8005e44:	e00c      	b.n	8005e60 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	f003 0308 	and.w	r3, r3, #8
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d004      	beq.n	8005e5a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e52:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005e56:	627b      	str	r3, [r7, #36]	; 0x24
 8005e58:	e002      	b.n	8005e60 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f989 	bl	8006172 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d024      	beq.n	8005eb4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e72:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f963 	bl	800614a <HAL_CAN_TxMailbox1CompleteCallback>
 8005e84:	e016      	b.n	8005eb4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d004      	beq.n	8005e9a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e92:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005e96:	627b      	str	r3, [r7, #36]	; 0x24
 8005e98:	e00c      	b.n	8005eb4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d004      	beq.n	8005eae <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005eaa:	627b      	str	r3, [r7, #36]	; 0x24
 8005eac:	e002      	b.n	8005eb4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f969 	bl	8006186 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d024      	beq.n	8005f08 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005ec6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f943 	bl	800615e <HAL_CAN_TxMailbox2CompleteCallback>
 8005ed8:	e016      	b.n	8005f08 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d004      	beq.n	8005eee <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005eea:	627b      	str	r3, [r7, #36]	; 0x24
 8005eec:	e00c      	b.n	8005f08 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d004      	beq.n	8005f02 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005efe:	627b      	str	r3, [r7, #36]	; 0x24
 8005f00:	e002      	b.n	8005f08 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f949 	bl	800619a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005f08:	6a3b      	ldr	r3, [r7, #32]
 8005f0a:	f003 0308 	and.w	r3, r3, #8
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00c      	beq.n	8005f2c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	f003 0310 	and.w	r3, r3, #16
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f22:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2210      	movs	r2, #16
 8005f2a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	f003 0304 	and.w	r3, r3, #4
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00b      	beq.n	8005f4e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	f003 0308 	and.w	r3, r3, #8
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d006      	beq.n	8005f4e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2208      	movs	r2, #8
 8005f46:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f930 	bl	80061ae <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005f4e:	6a3b      	ldr	r3, [r7, #32]
 8005f50:	f003 0302 	and.w	r3, r3, #2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d009      	beq.n	8005f6c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	f003 0303 	and.w	r3, r3, #3
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d002      	beq.n	8005f6c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f7fb fb06 	bl	8001578 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005f6c:	6a3b      	ldr	r3, [r7, #32]
 8005f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00c      	beq.n	8005f90 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	f003 0310 	and.w	r3, r3, #16
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d007      	beq.n	8005f90 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f86:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2210      	movs	r2, #16
 8005f8e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	f003 0320 	and.w	r3, r3, #32
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00b      	beq.n	8005fb2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	f003 0308 	and.w	r3, r3, #8
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d006      	beq.n	8005fb2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2208      	movs	r2, #8
 8005faa:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 f912 	bl	80061d6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	f003 0310 	and.w	r3, r3, #16
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d009      	beq.n	8005fd0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	691b      	ldr	r3, [r3, #16]
 8005fc2:	f003 0303 	and.w	r3, r3, #3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 f8f9 	bl	80061c2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005fd0:	6a3b      	ldr	r3, [r7, #32]
 8005fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00b      	beq.n	8005ff2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	f003 0310 	and.w	r3, r3, #16
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d006      	beq.n	8005ff2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2210      	movs	r2, #16
 8005fea:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f8fc 	bl	80061ea <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005ff2:	6a3b      	ldr	r3, [r7, #32]
 8005ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00b      	beq.n	8006014 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	f003 0308 	and.w	r3, r3, #8
 8006002:	2b00      	cmp	r3, #0
 8006004:	d006      	beq.n	8006014 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2208      	movs	r2, #8
 800600c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 f8f5 	bl	80061fe <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006014:	6a3b      	ldr	r3, [r7, #32]
 8006016:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d07b      	beq.n	8006116 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	f003 0304 	and.w	r3, r3, #4
 8006024:	2b00      	cmp	r3, #0
 8006026:	d072      	beq.n	800610e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006028:	6a3b      	ldr	r3, [r7, #32]
 800602a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602e:	2b00      	cmp	r3, #0
 8006030:	d008      	beq.n	8006044 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006038:	2b00      	cmp	r3, #0
 800603a:	d003      	beq.n	8006044 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800603c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603e:	f043 0301 	orr.w	r3, r3, #1
 8006042:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800604a:	2b00      	cmp	r3, #0
 800604c:	d008      	beq.n	8006060 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006054:	2b00      	cmp	r3, #0
 8006056:	d003      	beq.n	8006060 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	f043 0302 	orr.w	r3, r3, #2
 800605e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006066:	2b00      	cmp	r3, #0
 8006068:	d008      	beq.n	800607c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006070:	2b00      	cmp	r3, #0
 8006072:	d003      	beq.n	800607c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006076:	f043 0304 	orr.w	r3, r3, #4
 800607a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006082:	2b00      	cmp	r3, #0
 8006084:	d043      	beq.n	800610e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800608c:	2b00      	cmp	r3, #0
 800608e:	d03e      	beq.n	800610e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006096:	2b60      	cmp	r3, #96	; 0x60
 8006098:	d02b      	beq.n	80060f2 <HAL_CAN_IRQHandler+0x32a>
 800609a:	2b60      	cmp	r3, #96	; 0x60
 800609c:	d82e      	bhi.n	80060fc <HAL_CAN_IRQHandler+0x334>
 800609e:	2b50      	cmp	r3, #80	; 0x50
 80060a0:	d022      	beq.n	80060e8 <HAL_CAN_IRQHandler+0x320>
 80060a2:	2b50      	cmp	r3, #80	; 0x50
 80060a4:	d82a      	bhi.n	80060fc <HAL_CAN_IRQHandler+0x334>
 80060a6:	2b40      	cmp	r3, #64	; 0x40
 80060a8:	d019      	beq.n	80060de <HAL_CAN_IRQHandler+0x316>
 80060aa:	2b40      	cmp	r3, #64	; 0x40
 80060ac:	d826      	bhi.n	80060fc <HAL_CAN_IRQHandler+0x334>
 80060ae:	2b30      	cmp	r3, #48	; 0x30
 80060b0:	d010      	beq.n	80060d4 <HAL_CAN_IRQHandler+0x30c>
 80060b2:	2b30      	cmp	r3, #48	; 0x30
 80060b4:	d822      	bhi.n	80060fc <HAL_CAN_IRQHandler+0x334>
 80060b6:	2b10      	cmp	r3, #16
 80060b8:	d002      	beq.n	80060c0 <HAL_CAN_IRQHandler+0x2f8>
 80060ba:	2b20      	cmp	r3, #32
 80060bc:	d005      	beq.n	80060ca <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80060be:	e01d      	b.n	80060fc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80060c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c2:	f043 0308 	orr.w	r3, r3, #8
 80060c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060c8:	e019      	b.n	80060fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80060ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060cc:	f043 0310 	orr.w	r3, r3, #16
 80060d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060d2:	e014      	b.n	80060fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80060d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d6:	f043 0320 	orr.w	r3, r3, #32
 80060da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060dc:	e00f      	b.n	80060fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80060de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060e6:	e00a      	b.n	80060fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060ee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060f0:	e005      	b.n	80060fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80060f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060f8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060fa:	e000      	b.n	80060fe <HAL_CAN_IRQHandler+0x336>
            break;
 80060fc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	699a      	ldr	r2, [r3, #24]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800610c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2204      	movs	r2, #4
 8006114:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	2b00      	cmp	r3, #0
 800611a:	d008      	beq.n	800612e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006122:	431a      	orrs	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 f872 	bl	8006212 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800612e:	bf00      	nop
 8006130:	3728      	adds	r7, #40	; 0x28
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006136:	b480      	push	{r7}
 8006138:	b083      	sub	sp, #12
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800613e:	bf00      	nop
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800614a:	b480      	push	{r7}
 800614c:	b083      	sub	sp, #12
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006152:	bf00      	nop
 8006154:	370c      	adds	r7, #12
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800615e:	b480      	push	{r7}
 8006160:	b083      	sub	sp, #12
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006166:	bf00      	nop
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006172:	b480      	push	{r7}
 8006174:	b083      	sub	sp, #12
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800617a:	bf00      	nop
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006186:	b480      	push	{r7}
 8006188:	b083      	sub	sp, #12
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800618e:	bf00      	nop
 8006190:	370c      	adds	r7, #12
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr

0800619a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80061a2:	bf00      	nop
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b083      	sub	sp, #12
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80061ca:	bf00      	nop
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80061de:	bf00      	nop
 80061e0:	370c      	adds	r7, #12
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr

080061ea <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80061ea:	b480      	push	{r7}
 80061ec:	b083      	sub	sp, #12
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80061f2:	bf00      	nop
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80061fe:	b480      	push	{r7}
 8006200:	b083      	sub	sp, #12
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006206:	bf00      	nop
 8006208:	370c      	adds	r7, #12
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr

08006212 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006212:	b480      	push	{r7}
 8006214:	b083      	sub	sp, #12
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800621a:	bf00      	nop
 800621c:	370c      	adds	r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
	...

08006228 <__NVIC_SetPriorityGrouping>:
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006238:	4b0c      	ldr	r3, [pc, #48]	; (800626c <__NVIC_SetPriorityGrouping+0x44>)
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006244:	4013      	ands	r3, r2
 8006246:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006250:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006254:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006258:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800625a:	4a04      	ldr	r2, [pc, #16]	; (800626c <__NVIC_SetPriorityGrouping+0x44>)
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	60d3      	str	r3, [r2, #12]
}
 8006260:	bf00      	nop
 8006262:	3714      	adds	r7, #20
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr
 800626c:	e000ed00 	.word	0xe000ed00

08006270 <__NVIC_GetPriorityGrouping>:
{
 8006270:	b480      	push	{r7}
 8006272:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006274:	4b04      	ldr	r3, [pc, #16]	; (8006288 <__NVIC_GetPriorityGrouping+0x18>)
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	0a1b      	lsrs	r3, r3, #8
 800627a:	f003 0307 	and.w	r3, r3, #7
}
 800627e:	4618      	mov	r0, r3
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	e000ed00 	.word	0xe000ed00

0800628c <__NVIC_EnableIRQ>:
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	4603      	mov	r3, r0
 8006294:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800629a:	2b00      	cmp	r3, #0
 800629c:	db0b      	blt.n	80062b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800629e:	79fb      	ldrb	r3, [r7, #7]
 80062a0:	f003 021f 	and.w	r2, r3, #31
 80062a4:	4907      	ldr	r1, [pc, #28]	; (80062c4 <__NVIC_EnableIRQ+0x38>)
 80062a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062aa:	095b      	lsrs	r3, r3, #5
 80062ac:	2001      	movs	r0, #1
 80062ae:	fa00 f202 	lsl.w	r2, r0, r2
 80062b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80062b6:	bf00      	nop
 80062b8:	370c      	adds	r7, #12
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	e000e100 	.word	0xe000e100

080062c8 <__NVIC_DisableIRQ>:
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	4603      	mov	r3, r0
 80062d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	db12      	blt.n	8006300 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062da:	79fb      	ldrb	r3, [r7, #7]
 80062dc:	f003 021f 	and.w	r2, r3, #31
 80062e0:	490a      	ldr	r1, [pc, #40]	; (800630c <__NVIC_DisableIRQ+0x44>)
 80062e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062e6:	095b      	lsrs	r3, r3, #5
 80062e8:	2001      	movs	r0, #1
 80062ea:	fa00 f202 	lsl.w	r2, r0, r2
 80062ee:	3320      	adds	r3, #32
 80062f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80062f4:	f3bf 8f4f 	dsb	sy
}
 80062f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80062fa:	f3bf 8f6f 	isb	sy
}
 80062fe:	bf00      	nop
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	e000e100 	.word	0xe000e100

08006310 <__NVIC_SetPriority>:
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	4603      	mov	r3, r0
 8006318:	6039      	str	r1, [r7, #0]
 800631a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800631c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006320:	2b00      	cmp	r3, #0
 8006322:	db0a      	blt.n	800633a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	b2da      	uxtb	r2, r3
 8006328:	490c      	ldr	r1, [pc, #48]	; (800635c <__NVIC_SetPriority+0x4c>)
 800632a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800632e:	0112      	lsls	r2, r2, #4
 8006330:	b2d2      	uxtb	r2, r2
 8006332:	440b      	add	r3, r1
 8006334:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006338:	e00a      	b.n	8006350 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	b2da      	uxtb	r2, r3
 800633e:	4908      	ldr	r1, [pc, #32]	; (8006360 <__NVIC_SetPriority+0x50>)
 8006340:	79fb      	ldrb	r3, [r7, #7]
 8006342:	f003 030f 	and.w	r3, r3, #15
 8006346:	3b04      	subs	r3, #4
 8006348:	0112      	lsls	r2, r2, #4
 800634a:	b2d2      	uxtb	r2, r2
 800634c:	440b      	add	r3, r1
 800634e:	761a      	strb	r2, [r3, #24]
}
 8006350:	bf00      	nop
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr
 800635c:	e000e100 	.word	0xe000e100
 8006360:	e000ed00 	.word	0xe000ed00

08006364 <NVIC_EncodePriority>:
{
 8006364:	b480      	push	{r7}
 8006366:	b089      	sub	sp, #36	; 0x24
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f003 0307 	and.w	r3, r3, #7
 8006376:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	f1c3 0307 	rsb	r3, r3, #7
 800637e:	2b04      	cmp	r3, #4
 8006380:	bf28      	it	cs
 8006382:	2304      	movcs	r3, #4
 8006384:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	3304      	adds	r3, #4
 800638a:	2b06      	cmp	r3, #6
 800638c:	d902      	bls.n	8006394 <NVIC_EncodePriority+0x30>
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	3b03      	subs	r3, #3
 8006392:	e000      	b.n	8006396 <NVIC_EncodePriority+0x32>
 8006394:	2300      	movs	r3, #0
 8006396:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006398:	f04f 32ff 	mov.w	r2, #4294967295
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	fa02 f303 	lsl.w	r3, r2, r3
 80063a2:	43da      	mvns	r2, r3
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	401a      	ands	r2, r3
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063ac:	f04f 31ff 	mov.w	r1, #4294967295
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	fa01 f303 	lsl.w	r3, r1, r3
 80063b6:	43d9      	mvns	r1, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063bc:	4313      	orrs	r3, r2
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3724      	adds	r7, #36	; 0x24
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b082      	sub	sp, #8
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff ff28 	bl	8006228 <__NVIC_SetPriorityGrouping>
}
 80063d8:	bf00      	nop
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	4603      	mov	r3, r0
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
 80063ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80063f2:	f7ff ff3d 	bl	8006270 <__NVIC_GetPriorityGrouping>
 80063f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	68b9      	ldr	r1, [r7, #8]
 80063fc:	6978      	ldr	r0, [r7, #20]
 80063fe:	f7ff ffb1 	bl	8006364 <NVIC_EncodePriority>
 8006402:	4602      	mov	r2, r0
 8006404:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006408:	4611      	mov	r1, r2
 800640a:	4618      	mov	r0, r3
 800640c:	f7ff ff80 	bl	8006310 <__NVIC_SetPriority>
}
 8006410:	bf00      	nop
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
 800641e:	4603      	mov	r3, r0
 8006420:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006426:	4618      	mov	r0, r3
 8006428:	f7ff ff30 	bl	800628c <__NVIC_EnableIRQ>
}
 800642c:	bf00      	nop
 800642e:	3708      	adds	r7, #8
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	4603      	mov	r3, r0
 800643c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800643e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006442:	4618      	mov	r0, r3
 8006444:	f7ff ff40 	bl	80062c8 <__NVIC_DisableIRQ>
}
 8006448:	bf00      	nop
 800644a:	3708      	adds	r7, #8
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006458:	2300      	movs	r3, #0
 800645a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800645c:	f7ff f81c 	bl	8005498 <HAL_GetTick>
 8006460:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e099      	b.n	80065a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2202      	movs	r2, #2
 8006470:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 0201 	bic.w	r2, r2, #1
 800648a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800648c:	e00f      	b.n	80064ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800648e:	f7ff f803 	bl	8005498 <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	2b05      	cmp	r3, #5
 800649a:	d908      	bls.n	80064ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2220      	movs	r2, #32
 80064a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2203      	movs	r2, #3
 80064a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80064aa:	2303      	movs	r3, #3
 80064ac:	e078      	b.n	80065a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0301 	and.w	r3, r3, #1
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d1e8      	bne.n	800648e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	4b38      	ldr	r3, [pc, #224]	; (80065a8 <HAL_DMA_Init+0x158>)
 80064c8:	4013      	ands	r3, r2
 80064ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685a      	ldr	r2, [r3, #4]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	691b      	ldr	r3, [r3, #16]
 80064e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006504:	2b04      	cmp	r3, #4
 8006506:	d107      	bne.n	8006518 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006510:	4313      	orrs	r3, r2
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	4313      	orrs	r3, r2
 8006516:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	f023 0307 	bic.w	r3, r3, #7
 800652e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006534:	697a      	ldr	r2, [r7, #20]
 8006536:	4313      	orrs	r3, r2
 8006538:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653e:	2b04      	cmp	r3, #4
 8006540:	d117      	bne.n	8006572 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	4313      	orrs	r3, r2
 800654a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00e      	beq.n	8006572 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 fb01 	bl	8006b5c <DMA_CheckFifoParam>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d008      	beq.n	8006572 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2240      	movs	r2, #64	; 0x40
 8006564:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2201      	movs	r2, #1
 800656a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800656e:	2301      	movs	r3, #1
 8006570:	e016      	b.n	80065a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 fab8 	bl	8006af0 <DMA_CalcBaseAndBitshift>
 8006580:	4603      	mov	r3, r0
 8006582:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006588:	223f      	movs	r2, #63	; 0x3f
 800658a:	409a      	lsls	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2201      	movs	r2, #1
 800659a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800659e:	2300      	movs	r3, #0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3718      	adds	r7, #24
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	f010803f 	.word	0xf010803f

080065ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b086      	sub	sp, #24
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	607a      	str	r2, [r7, #4]
 80065b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065ba:	2300      	movs	r3, #0
 80065bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d101      	bne.n	80065d2 <HAL_DMA_Start_IT+0x26>
 80065ce:	2302      	movs	r3, #2
 80065d0:	e040      	b.n	8006654 <HAL_DMA_Start_IT+0xa8>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2201      	movs	r2, #1
 80065d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d12f      	bne.n	8006646 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2202      	movs	r2, #2
 80065ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	68b9      	ldr	r1, [r7, #8]
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 fa4a 	bl	8006a94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006604:	223f      	movs	r2, #63	; 0x3f
 8006606:	409a      	lsls	r2, r3
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f042 0216 	orr.w	r2, r2, #22
 800661a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006620:	2b00      	cmp	r3, #0
 8006622:	d007      	beq.n	8006634 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0208 	orr.w	r2, r2, #8
 8006632:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f042 0201 	orr.w	r2, r2, #1
 8006642:	601a      	str	r2, [r3, #0]
 8006644:	e005      	b.n	8006652 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800664e:	2302      	movs	r3, #2
 8006650:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006652:	7dfb      	ldrb	r3, [r7, #23]
}
 8006654:	4618      	mov	r0, r3
 8006656:	3718      	adds	r7, #24
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006668:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800666a:	f7fe ff15 	bl	8005498 <HAL_GetTick>
 800666e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006676:	b2db      	uxtb	r3, r3
 8006678:	2b02      	cmp	r3, #2
 800667a:	d008      	beq.n	800668e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2280      	movs	r2, #128	; 0x80
 8006680:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e052      	b.n	8006734 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f022 0216 	bic.w	r2, r2, #22
 800669c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	695a      	ldr	r2, [r3, #20]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d103      	bne.n	80066be <HAL_DMA_Abort+0x62>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d007      	beq.n	80066ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0208 	bic.w	r2, r2, #8
 80066cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 0201 	bic.w	r2, r2, #1
 80066dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80066de:	e013      	b.n	8006708 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80066e0:	f7fe feda 	bl	8005498 <HAL_GetTick>
 80066e4:	4602      	mov	r2, r0
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	2b05      	cmp	r3, #5
 80066ec:	d90c      	bls.n	8006708 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2220      	movs	r2, #32
 80066f2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2203      	movs	r2, #3
 80066f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e015      	b.n	8006734 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0301 	and.w	r3, r3, #1
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1e4      	bne.n	80066e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800671a:	223f      	movs	r2, #63	; 0x3f
 800671c:	409a      	lsls	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2201      	movs	r2, #1
 8006726:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800674a:	b2db      	uxtb	r3, r3
 800674c:	2b02      	cmp	r3, #2
 800674e:	d004      	beq.n	800675a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2280      	movs	r2, #128	; 0x80
 8006754:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e00c      	b.n	8006774 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2205      	movs	r2, #5
 800675e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0201 	bic.w	r2, r2, #1
 8006770:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006772:	2300      	movs	r3, #0
}
 8006774:	4618      	mov	r0, r3
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006788:	2300      	movs	r3, #0
 800678a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800678c:	4b8e      	ldr	r3, [pc, #568]	; (80069c8 <HAL_DMA_IRQHandler+0x248>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a8e      	ldr	r2, [pc, #568]	; (80069cc <HAL_DMA_IRQHandler+0x24c>)
 8006792:	fba2 2303 	umull	r2, r3, r2, r3
 8006796:	0a9b      	lsrs	r3, r3, #10
 8006798:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800679e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067aa:	2208      	movs	r2, #8
 80067ac:	409a      	lsls	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	4013      	ands	r3, r2
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d01a      	beq.n	80067ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 0304 	and.w	r3, r3, #4
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d013      	beq.n	80067ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 0204 	bic.w	r2, r2, #4
 80067d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067d8:	2208      	movs	r2, #8
 80067da:	409a      	lsls	r2, r3
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067e4:	f043 0201 	orr.w	r2, r3, #1
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067f0:	2201      	movs	r2, #1
 80067f2:	409a      	lsls	r2, r3
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	4013      	ands	r3, r2
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d012      	beq.n	8006822 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00b      	beq.n	8006822 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800680e:	2201      	movs	r2, #1
 8006810:	409a      	lsls	r2, r3
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800681a:	f043 0202 	orr.w	r2, r3, #2
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006826:	2204      	movs	r2, #4
 8006828:	409a      	lsls	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	4013      	ands	r3, r2
 800682e:	2b00      	cmp	r3, #0
 8006830:	d012      	beq.n	8006858 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00b      	beq.n	8006858 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006844:	2204      	movs	r2, #4
 8006846:	409a      	lsls	r2, r3
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006850:	f043 0204 	orr.w	r2, r3, #4
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800685c:	2210      	movs	r2, #16
 800685e:	409a      	lsls	r2, r3
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	4013      	ands	r3, r2
 8006864:	2b00      	cmp	r3, #0
 8006866:	d043      	beq.n	80068f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0308 	and.w	r3, r3, #8
 8006872:	2b00      	cmp	r3, #0
 8006874:	d03c      	beq.n	80068f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800687a:	2210      	movs	r2, #16
 800687c:	409a      	lsls	r2, r3
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800688c:	2b00      	cmp	r3, #0
 800688e:	d018      	beq.n	80068c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d108      	bne.n	80068b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d024      	beq.n	80068f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	4798      	blx	r3
 80068ae:	e01f      	b.n	80068f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d01b      	beq.n	80068f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	4798      	blx	r3
 80068c0:	e016      	b.n	80068f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d107      	bne.n	80068e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f022 0208 	bic.w	r2, r2, #8
 80068de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d003      	beq.n	80068f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068f4:	2220      	movs	r2, #32
 80068f6:	409a      	lsls	r2, r3
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	4013      	ands	r3, r2
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f000 808f 	beq.w	8006a20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0310 	and.w	r3, r3, #16
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 8087 	beq.w	8006a20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006916:	2220      	movs	r2, #32
 8006918:	409a      	lsls	r2, r3
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b05      	cmp	r3, #5
 8006928:	d136      	bne.n	8006998 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f022 0216 	bic.w	r2, r2, #22
 8006938:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	695a      	ldr	r2, [r3, #20]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006948:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694e:	2b00      	cmp	r3, #0
 8006950:	d103      	bne.n	800695a <HAL_DMA_IRQHandler+0x1da>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006956:	2b00      	cmp	r3, #0
 8006958:	d007      	beq.n	800696a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f022 0208 	bic.w	r2, r2, #8
 8006968:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800696e:	223f      	movs	r2, #63	; 0x3f
 8006970:	409a      	lsls	r2, r3
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2201      	movs	r2, #1
 800697a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800698a:	2b00      	cmp	r3, #0
 800698c:	d07e      	beq.n	8006a8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	4798      	blx	r3
        }
        return;
 8006996:	e079      	b.n	8006a8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d01d      	beq.n	80069e2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d10d      	bne.n	80069d0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d031      	beq.n	8006a20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	4798      	blx	r3
 80069c4:	e02c      	b.n	8006a20 <HAL_DMA_IRQHandler+0x2a0>
 80069c6:	bf00      	nop
 80069c8:	20000090 	.word	0x20000090
 80069cc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d023      	beq.n	8006a20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	4798      	blx	r3
 80069e0:	e01e      	b.n	8006a20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10f      	bne.n	8006a10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f022 0210 	bic.w	r2, r2, #16
 80069fe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d032      	beq.n	8006a8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a2c:	f003 0301 	and.w	r3, r3, #1
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d022      	beq.n	8006a7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2205      	movs	r2, #5
 8006a38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f022 0201 	bic.w	r2, r2, #1
 8006a4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	3301      	adds	r3, #1
 8006a50:	60bb      	str	r3, [r7, #8]
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d307      	bcc.n	8006a68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1f2      	bne.n	8006a4c <HAL_DMA_IRQHandler+0x2cc>
 8006a66:	e000      	b.n	8006a6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006a68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d005      	beq.n	8006a8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	4798      	blx	r3
 8006a8a:	e000      	b.n	8006a8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8006a8c:	bf00      	nop
    }
  }
}
 8006a8e:	3718      	adds	r7, #24
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]
 8006aa0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ab0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	683a      	ldr	r2, [r7, #0]
 8006ab8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	2b40      	cmp	r3, #64	; 0x40
 8006ac0:	d108      	bne.n	8006ad4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68ba      	ldr	r2, [r7, #8]
 8006ad0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006ad2:	e007      	b.n	8006ae4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68ba      	ldr	r2, [r7, #8]
 8006ada:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	60da      	str	r2, [r3, #12]
}
 8006ae4:	bf00      	nop
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	3b10      	subs	r3, #16
 8006b00:	4a14      	ldr	r2, [pc, #80]	; (8006b54 <DMA_CalcBaseAndBitshift+0x64>)
 8006b02:	fba2 2303 	umull	r2, r3, r2, r3
 8006b06:	091b      	lsrs	r3, r3, #4
 8006b08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006b0a:	4a13      	ldr	r2, [pc, #76]	; (8006b58 <DMA_CalcBaseAndBitshift+0x68>)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	4413      	add	r3, r2
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	461a      	mov	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2b03      	cmp	r3, #3
 8006b1c:	d909      	bls.n	8006b32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b26:	f023 0303 	bic.w	r3, r3, #3
 8006b2a:	1d1a      	adds	r2, r3, #4
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	659a      	str	r2, [r3, #88]	; 0x58
 8006b30:	e007      	b.n	8006b42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b3a:	f023 0303 	bic.w	r3, r3, #3
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3714      	adds	r7, #20
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	aaaaaaab 	.word	0xaaaaaaab
 8006b58:	08013db4 	.word	0x08013db4

08006b5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b085      	sub	sp, #20
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b64:	2300      	movs	r3, #0
 8006b66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d11f      	bne.n	8006bb6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	2b03      	cmp	r3, #3
 8006b7a:	d856      	bhi.n	8006c2a <DMA_CheckFifoParam+0xce>
 8006b7c:	a201      	add	r2, pc, #4	; (adr r2, 8006b84 <DMA_CheckFifoParam+0x28>)
 8006b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b82:	bf00      	nop
 8006b84:	08006b95 	.word	0x08006b95
 8006b88:	08006ba7 	.word	0x08006ba7
 8006b8c:	08006b95 	.word	0x08006b95
 8006b90:	08006c2b 	.word	0x08006c2b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d046      	beq.n	8006c2e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ba4:	e043      	b.n	8006c2e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006baa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006bae:	d140      	bne.n	8006c32 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bb4:	e03d      	b.n	8006c32 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bbe:	d121      	bne.n	8006c04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2b03      	cmp	r3, #3
 8006bc4:	d837      	bhi.n	8006c36 <DMA_CheckFifoParam+0xda>
 8006bc6:	a201      	add	r2, pc, #4	; (adr r2, 8006bcc <DMA_CheckFifoParam+0x70>)
 8006bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bcc:	08006bdd 	.word	0x08006bdd
 8006bd0:	08006be3 	.word	0x08006be3
 8006bd4:	08006bdd 	.word	0x08006bdd
 8006bd8:	08006bf5 	.word	0x08006bf5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	73fb      	strb	r3, [r7, #15]
      break;
 8006be0:	e030      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d025      	beq.n	8006c3a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bf2:	e022      	b.n	8006c3a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006bfc:	d11f      	bne.n	8006c3e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006c02:	e01c      	b.n	8006c3e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d903      	bls.n	8006c12 <DMA_CheckFifoParam+0xb6>
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	2b03      	cmp	r3, #3
 8006c0e:	d003      	beq.n	8006c18 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006c10:	e018      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	73fb      	strb	r3, [r7, #15]
      break;
 8006c16:	e015      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00e      	beq.n	8006c42 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	73fb      	strb	r3, [r7, #15]
      break;
 8006c28:	e00b      	b.n	8006c42 <DMA_CheckFifoParam+0xe6>
      break;
 8006c2a:	bf00      	nop
 8006c2c:	e00a      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
      break;
 8006c2e:	bf00      	nop
 8006c30:	e008      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
      break;
 8006c32:	bf00      	nop
 8006c34:	e006      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
      break;
 8006c36:	bf00      	nop
 8006c38:	e004      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
      break;
 8006c3a:	bf00      	nop
 8006c3c:	e002      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
      break;   
 8006c3e:	bf00      	nop
 8006c40:	e000      	b.n	8006c44 <DMA_CheckFifoParam+0xe8>
      break;
 8006c42:	bf00      	nop
    }
  } 
  
  return status; 
 8006c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop

08006c54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b089      	sub	sp, #36	; 0x24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006c66:	2300      	movs	r3, #0
 8006c68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	61fb      	str	r3, [r7, #28]
 8006c6e:	e16b      	b.n	8006f48 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006c70:	2201      	movs	r2, #1
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	fa02 f303 	lsl.w	r3, r2, r3
 8006c78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	697a      	ldr	r2, [r7, #20]
 8006c80:	4013      	ands	r3, r2
 8006c82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	f040 815a 	bne.w	8006f42 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	f003 0303 	and.w	r3, r3, #3
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d005      	beq.n	8006ca6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d130      	bne.n	8006d08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	005b      	lsls	r3, r3, #1
 8006cb0:	2203      	movs	r2, #3
 8006cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb6:	43db      	mvns	r3, r3
 8006cb8:	69ba      	ldr	r2, [r7, #24]
 8006cba:	4013      	ands	r3, r2
 8006cbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	68da      	ldr	r2, [r3, #12]
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	005b      	lsls	r3, r3, #1
 8006cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cca:	69ba      	ldr	r2, [r7, #24]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	69ba      	ldr	r2, [r7, #24]
 8006cd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006cdc:	2201      	movs	r2, #1
 8006cde:	69fb      	ldr	r3, [r7, #28]
 8006ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce4:	43db      	mvns	r3, r3
 8006ce6:	69ba      	ldr	r2, [r7, #24]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	091b      	lsrs	r3, r3, #4
 8006cf2:	f003 0201 	and.w	r2, r3, #1
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfc:	69ba      	ldr	r2, [r7, #24]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	69ba      	ldr	r2, [r7, #24]
 8006d06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f003 0303 	and.w	r3, r3, #3
 8006d10:	2b03      	cmp	r3, #3
 8006d12:	d017      	beq.n	8006d44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006d1a:	69fb      	ldr	r3, [r7, #28]
 8006d1c:	005b      	lsls	r3, r3, #1
 8006d1e:	2203      	movs	r2, #3
 8006d20:	fa02 f303 	lsl.w	r3, r2, r3
 8006d24:	43db      	mvns	r3, r3
 8006d26:	69ba      	ldr	r2, [r7, #24]
 8006d28:	4013      	ands	r3, r2
 8006d2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	689a      	ldr	r2, [r3, #8]
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	005b      	lsls	r3, r3, #1
 8006d34:	fa02 f303 	lsl.w	r3, r2, r3
 8006d38:	69ba      	ldr	r2, [r7, #24]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	69ba      	ldr	r2, [r7, #24]
 8006d42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f003 0303 	and.w	r3, r3, #3
 8006d4c:	2b02      	cmp	r3, #2
 8006d4e:	d123      	bne.n	8006d98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	08da      	lsrs	r2, r3, #3
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	3208      	adds	r2, #8
 8006d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	f003 0307 	and.w	r3, r3, #7
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	220f      	movs	r2, #15
 8006d68:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	4013      	ands	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	691a      	ldr	r2, [r3, #16]
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	f003 0307 	and.w	r3, r3, #7
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	fa02 f303 	lsl.w	r3, r2, r3
 8006d84:	69ba      	ldr	r2, [r7, #24]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	08da      	lsrs	r2, r3, #3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	3208      	adds	r2, #8
 8006d92:	69b9      	ldr	r1, [r7, #24]
 8006d94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	005b      	lsls	r3, r3, #1
 8006da2:	2203      	movs	r2, #3
 8006da4:	fa02 f303 	lsl.w	r3, r2, r3
 8006da8:	43db      	mvns	r3, r3
 8006daa:	69ba      	ldr	r2, [r7, #24]
 8006dac:	4013      	ands	r3, r2
 8006dae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f003 0203 	and.w	r2, r3, #3
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	005b      	lsls	r3, r3, #1
 8006dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc0:	69ba      	ldr	r2, [r7, #24]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	69ba      	ldr	r2, [r7, #24]
 8006dca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 80b4 	beq.w	8006f42 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006dda:	2300      	movs	r3, #0
 8006ddc:	60fb      	str	r3, [r7, #12]
 8006dde:	4b60      	ldr	r3, [pc, #384]	; (8006f60 <HAL_GPIO_Init+0x30c>)
 8006de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006de2:	4a5f      	ldr	r2, [pc, #380]	; (8006f60 <HAL_GPIO_Init+0x30c>)
 8006de4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006de8:	6453      	str	r3, [r2, #68]	; 0x44
 8006dea:	4b5d      	ldr	r3, [pc, #372]	; (8006f60 <HAL_GPIO_Init+0x30c>)
 8006dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006df2:	60fb      	str	r3, [r7, #12]
 8006df4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006df6:	4a5b      	ldr	r2, [pc, #364]	; (8006f64 <HAL_GPIO_Init+0x310>)
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	089b      	lsrs	r3, r3, #2
 8006dfc:	3302      	adds	r3, #2
 8006dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006e04:	69fb      	ldr	r3, [r7, #28]
 8006e06:	f003 0303 	and.w	r3, r3, #3
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	220f      	movs	r2, #15
 8006e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e12:	43db      	mvns	r3, r3
 8006e14:	69ba      	ldr	r2, [r7, #24]
 8006e16:	4013      	ands	r3, r2
 8006e18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a52      	ldr	r2, [pc, #328]	; (8006f68 <HAL_GPIO_Init+0x314>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d02b      	beq.n	8006e7a <HAL_GPIO_Init+0x226>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a51      	ldr	r2, [pc, #324]	; (8006f6c <HAL_GPIO_Init+0x318>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d025      	beq.n	8006e76 <HAL_GPIO_Init+0x222>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4a50      	ldr	r2, [pc, #320]	; (8006f70 <HAL_GPIO_Init+0x31c>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d01f      	beq.n	8006e72 <HAL_GPIO_Init+0x21e>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a4f      	ldr	r2, [pc, #316]	; (8006f74 <HAL_GPIO_Init+0x320>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d019      	beq.n	8006e6e <HAL_GPIO_Init+0x21a>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a4e      	ldr	r2, [pc, #312]	; (8006f78 <HAL_GPIO_Init+0x324>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d013      	beq.n	8006e6a <HAL_GPIO_Init+0x216>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a4d      	ldr	r2, [pc, #308]	; (8006f7c <HAL_GPIO_Init+0x328>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d00d      	beq.n	8006e66 <HAL_GPIO_Init+0x212>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a4c      	ldr	r2, [pc, #304]	; (8006f80 <HAL_GPIO_Init+0x32c>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d007      	beq.n	8006e62 <HAL_GPIO_Init+0x20e>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a4b      	ldr	r2, [pc, #300]	; (8006f84 <HAL_GPIO_Init+0x330>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d101      	bne.n	8006e5e <HAL_GPIO_Init+0x20a>
 8006e5a:	2307      	movs	r3, #7
 8006e5c:	e00e      	b.n	8006e7c <HAL_GPIO_Init+0x228>
 8006e5e:	2308      	movs	r3, #8
 8006e60:	e00c      	b.n	8006e7c <HAL_GPIO_Init+0x228>
 8006e62:	2306      	movs	r3, #6
 8006e64:	e00a      	b.n	8006e7c <HAL_GPIO_Init+0x228>
 8006e66:	2305      	movs	r3, #5
 8006e68:	e008      	b.n	8006e7c <HAL_GPIO_Init+0x228>
 8006e6a:	2304      	movs	r3, #4
 8006e6c:	e006      	b.n	8006e7c <HAL_GPIO_Init+0x228>
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e004      	b.n	8006e7c <HAL_GPIO_Init+0x228>
 8006e72:	2302      	movs	r3, #2
 8006e74:	e002      	b.n	8006e7c <HAL_GPIO_Init+0x228>
 8006e76:	2301      	movs	r3, #1
 8006e78:	e000      	b.n	8006e7c <HAL_GPIO_Init+0x228>
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	69fa      	ldr	r2, [r7, #28]
 8006e7e:	f002 0203 	and.w	r2, r2, #3
 8006e82:	0092      	lsls	r2, r2, #2
 8006e84:	4093      	lsls	r3, r2
 8006e86:	69ba      	ldr	r2, [r7, #24]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e8c:	4935      	ldr	r1, [pc, #212]	; (8006f64 <HAL_GPIO_Init+0x310>)
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	089b      	lsrs	r3, r3, #2
 8006e92:	3302      	adds	r3, #2
 8006e94:	69ba      	ldr	r2, [r7, #24]
 8006e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006e9a:	4b3b      	ldr	r3, [pc, #236]	; (8006f88 <HAL_GPIO_Init+0x334>)
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	43db      	mvns	r3, r3
 8006ea4:	69ba      	ldr	r2, [r7, #24]
 8006ea6:	4013      	ands	r3, r2
 8006ea8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d003      	beq.n	8006ebe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006eb6:	69ba      	ldr	r2, [r7, #24]
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006ebe:	4a32      	ldr	r2, [pc, #200]	; (8006f88 <HAL_GPIO_Init+0x334>)
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006ec4:	4b30      	ldr	r3, [pc, #192]	; (8006f88 <HAL_GPIO_Init+0x334>)
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	43db      	mvns	r3, r3
 8006ece:	69ba      	ldr	r2, [r7, #24]
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d003      	beq.n	8006ee8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006ee0:	69ba      	ldr	r2, [r7, #24]
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006ee8:	4a27      	ldr	r2, [pc, #156]	; (8006f88 <HAL_GPIO_Init+0x334>)
 8006eea:	69bb      	ldr	r3, [r7, #24]
 8006eec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006eee:	4b26      	ldr	r3, [pc, #152]	; (8006f88 <HAL_GPIO_Init+0x334>)
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	43db      	mvns	r3, r3
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	4013      	ands	r3, r2
 8006efc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d003      	beq.n	8006f12 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006f12:	4a1d      	ldr	r2, [pc, #116]	; (8006f88 <HAL_GPIO_Init+0x334>)
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006f18:	4b1b      	ldr	r3, [pc, #108]	; (8006f88 <HAL_GPIO_Init+0x334>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	43db      	mvns	r3, r3
 8006f22:	69ba      	ldr	r2, [r7, #24]
 8006f24:	4013      	ands	r3, r2
 8006f26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d003      	beq.n	8006f3c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006f34:	69ba      	ldr	r2, [r7, #24]
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006f3c:	4a12      	ldr	r2, [pc, #72]	; (8006f88 <HAL_GPIO_Init+0x334>)
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	3301      	adds	r3, #1
 8006f46:	61fb      	str	r3, [r7, #28]
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	2b0f      	cmp	r3, #15
 8006f4c:	f67f ae90 	bls.w	8006c70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006f50:	bf00      	nop
 8006f52:	bf00      	nop
 8006f54:	3724      	adds	r7, #36	; 0x24
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop
 8006f60:	40023800 	.word	0x40023800
 8006f64:	40013800 	.word	0x40013800
 8006f68:	40020000 	.word	0x40020000
 8006f6c:	40020400 	.word	0x40020400
 8006f70:	40020800 	.word	0x40020800
 8006f74:	40020c00 	.word	0x40020c00
 8006f78:	40021000 	.word	0x40021000
 8006f7c:	40021400 	.word	0x40021400
 8006f80:	40021800 	.word	0x40021800
 8006f84:	40021c00 	.word	0x40021c00
 8006f88:	40013c00 	.word	0x40013c00

08006f8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b085      	sub	sp, #20
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	460b      	mov	r3, r1
 8006f96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	691a      	ldr	r2, [r3, #16]
 8006f9c:	887b      	ldrh	r3, [r7, #2]
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d002      	beq.n	8006faa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	73fb      	strb	r3, [r7, #15]
 8006fa8:	e001      	b.n	8006fae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006faa:	2300      	movs	r3, #0
 8006fac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3714      	adds	r7, #20
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	807b      	strh	r3, [r7, #2]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006fcc:	787b      	ldrb	r3, [r7, #1]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006fd2:	887a      	ldrh	r2, [r7, #2]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006fd8:	e003      	b.n	8006fe2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006fda:	887b      	ldrh	r3, [r7, #2]
 8006fdc:	041a      	lsls	r2, r3, #16
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	619a      	str	r2, [r3, #24]
}
 8006fe2:	bf00      	nop
 8006fe4:	370c      	adds	r7, #12
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr

08006fee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006fee:	b480      	push	{r7}
 8006ff0:	b085      	sub	sp, #20
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007000:	887a      	ldrh	r2, [r7, #2]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	4013      	ands	r3, r2
 8007006:	041a      	lsls	r2, r3, #16
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	43d9      	mvns	r1, r3
 800700c:	887b      	ldrh	r3, [r7, #2]
 800700e:	400b      	ands	r3, r1
 8007010:	431a      	orrs	r2, r3
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	619a      	str	r2, [r3, #24]
}
 8007016:	bf00      	nop
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
	...

08007024 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	4603      	mov	r3, r0
 800702c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800702e:	4b08      	ldr	r3, [pc, #32]	; (8007050 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007030:	695a      	ldr	r2, [r3, #20]
 8007032:	88fb      	ldrh	r3, [r7, #6]
 8007034:	4013      	ands	r3, r2
 8007036:	2b00      	cmp	r3, #0
 8007038:	d006      	beq.n	8007048 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800703a:	4a05      	ldr	r2, [pc, #20]	; (8007050 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800703c:	88fb      	ldrh	r3, [r7, #6]
 800703e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007040:	88fb      	ldrh	r3, [r7, #6]
 8007042:	4618      	mov	r0, r3
 8007044:	f7fb f886 	bl	8002154 <HAL_GPIO_EXTI_Callback>
  }
}
 8007048:	bf00      	nop
 800704a:	3708      	adds	r7, #8
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}
 8007050:	40013c00 	.word	0x40013c00

08007054 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b086      	sub	sp, #24
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d101      	bne.n	8007066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e267      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0301 	and.w	r3, r3, #1
 800706e:	2b00      	cmp	r3, #0
 8007070:	d075      	beq.n	800715e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007072:	4b88      	ldr	r3, [pc, #544]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f003 030c 	and.w	r3, r3, #12
 800707a:	2b04      	cmp	r3, #4
 800707c:	d00c      	beq.n	8007098 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800707e:	4b85      	ldr	r3, [pc, #532]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007086:	2b08      	cmp	r3, #8
 8007088:	d112      	bne.n	80070b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800708a:	4b82      	ldr	r3, [pc, #520]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007092:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007096:	d10b      	bne.n	80070b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007098:	4b7e      	ldr	r3, [pc, #504]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d05b      	beq.n	800715c <HAL_RCC_OscConfig+0x108>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d157      	bne.n	800715c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	e242      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070b8:	d106      	bne.n	80070c8 <HAL_RCC_OscConfig+0x74>
 80070ba:	4b76      	ldr	r3, [pc, #472]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a75      	ldr	r2, [pc, #468]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070c4:	6013      	str	r3, [r2, #0]
 80070c6:	e01d      	b.n	8007104 <HAL_RCC_OscConfig+0xb0>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80070d0:	d10c      	bne.n	80070ec <HAL_RCC_OscConfig+0x98>
 80070d2:	4b70      	ldr	r3, [pc, #448]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a6f      	ldr	r2, [pc, #444]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80070dc:	6013      	str	r3, [r2, #0]
 80070de:	4b6d      	ldr	r3, [pc, #436]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a6c      	ldr	r2, [pc, #432]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070e8:	6013      	str	r3, [r2, #0]
 80070ea:	e00b      	b.n	8007104 <HAL_RCC_OscConfig+0xb0>
 80070ec:	4b69      	ldr	r3, [pc, #420]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a68      	ldr	r2, [pc, #416]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070f6:	6013      	str	r3, [r2, #0]
 80070f8:	4b66      	ldr	r3, [pc, #408]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a65      	ldr	r2, [pc, #404]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80070fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d013      	beq.n	8007134 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800710c:	f7fe f9c4 	bl	8005498 <HAL_GetTick>
 8007110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007112:	e008      	b.n	8007126 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007114:	f7fe f9c0 	bl	8005498 <HAL_GetTick>
 8007118:	4602      	mov	r2, r0
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	2b64      	cmp	r3, #100	; 0x64
 8007120:	d901      	bls.n	8007126 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007122:	2303      	movs	r3, #3
 8007124:	e207      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007126:	4b5b      	ldr	r3, [pc, #364]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800712e:	2b00      	cmp	r3, #0
 8007130:	d0f0      	beq.n	8007114 <HAL_RCC_OscConfig+0xc0>
 8007132:	e014      	b.n	800715e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007134:	f7fe f9b0 	bl	8005498 <HAL_GetTick>
 8007138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800713a:	e008      	b.n	800714e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800713c:	f7fe f9ac 	bl	8005498 <HAL_GetTick>
 8007140:	4602      	mov	r2, r0
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	1ad3      	subs	r3, r2, r3
 8007146:	2b64      	cmp	r3, #100	; 0x64
 8007148:	d901      	bls.n	800714e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800714a:	2303      	movs	r3, #3
 800714c:	e1f3      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800714e:	4b51      	ldr	r3, [pc, #324]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d1f0      	bne.n	800713c <HAL_RCC_OscConfig+0xe8>
 800715a:	e000      	b.n	800715e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800715c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 0302 	and.w	r3, r3, #2
 8007166:	2b00      	cmp	r3, #0
 8007168:	d063      	beq.n	8007232 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800716a:	4b4a      	ldr	r3, [pc, #296]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	f003 030c 	and.w	r3, r3, #12
 8007172:	2b00      	cmp	r3, #0
 8007174:	d00b      	beq.n	800718e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007176:	4b47      	ldr	r3, [pc, #284]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800717e:	2b08      	cmp	r3, #8
 8007180:	d11c      	bne.n	80071bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007182:	4b44      	ldr	r3, [pc, #272]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d116      	bne.n	80071bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800718e:	4b41      	ldr	r3, [pc, #260]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0302 	and.w	r3, r3, #2
 8007196:	2b00      	cmp	r3, #0
 8007198:	d005      	beq.n	80071a6 <HAL_RCC_OscConfig+0x152>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d001      	beq.n	80071a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e1c7      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071a6:	4b3b      	ldr	r3, [pc, #236]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	00db      	lsls	r3, r3, #3
 80071b4:	4937      	ldr	r1, [pc, #220]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80071b6:	4313      	orrs	r3, r2
 80071b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071ba:	e03a      	b.n	8007232 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d020      	beq.n	8007206 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071c4:	4b34      	ldr	r3, [pc, #208]	; (8007298 <HAL_RCC_OscConfig+0x244>)
 80071c6:	2201      	movs	r2, #1
 80071c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ca:	f7fe f965 	bl	8005498 <HAL_GetTick>
 80071ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071d0:	e008      	b.n	80071e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80071d2:	f7fe f961 	bl	8005498 <HAL_GetTick>
 80071d6:	4602      	mov	r2, r0
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	1ad3      	subs	r3, r2, r3
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d901      	bls.n	80071e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80071e0:	2303      	movs	r3, #3
 80071e2:	e1a8      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071e4:	4b2b      	ldr	r3, [pc, #172]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0302 	and.w	r3, r3, #2
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d0f0      	beq.n	80071d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071f0:	4b28      	ldr	r3, [pc, #160]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	691b      	ldr	r3, [r3, #16]
 80071fc:	00db      	lsls	r3, r3, #3
 80071fe:	4925      	ldr	r1, [pc, #148]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007200:	4313      	orrs	r3, r2
 8007202:	600b      	str	r3, [r1, #0]
 8007204:	e015      	b.n	8007232 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007206:	4b24      	ldr	r3, [pc, #144]	; (8007298 <HAL_RCC_OscConfig+0x244>)
 8007208:	2200      	movs	r2, #0
 800720a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800720c:	f7fe f944 	bl	8005498 <HAL_GetTick>
 8007210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007212:	e008      	b.n	8007226 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007214:	f7fe f940 	bl	8005498 <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	2b02      	cmp	r3, #2
 8007220:	d901      	bls.n	8007226 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e187      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007226:	4b1b      	ldr	r3, [pc, #108]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0302 	and.w	r3, r3, #2
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1f0      	bne.n	8007214 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f003 0308 	and.w	r3, r3, #8
 800723a:	2b00      	cmp	r3, #0
 800723c:	d036      	beq.n	80072ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d016      	beq.n	8007274 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007246:	4b15      	ldr	r3, [pc, #84]	; (800729c <HAL_RCC_OscConfig+0x248>)
 8007248:	2201      	movs	r2, #1
 800724a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800724c:	f7fe f924 	bl	8005498 <HAL_GetTick>
 8007250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007252:	e008      	b.n	8007266 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007254:	f7fe f920 	bl	8005498 <HAL_GetTick>
 8007258:	4602      	mov	r2, r0
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	2b02      	cmp	r3, #2
 8007260:	d901      	bls.n	8007266 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007262:	2303      	movs	r3, #3
 8007264:	e167      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007266:	4b0b      	ldr	r3, [pc, #44]	; (8007294 <HAL_RCC_OscConfig+0x240>)
 8007268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800726a:	f003 0302 	and.w	r3, r3, #2
 800726e:	2b00      	cmp	r3, #0
 8007270:	d0f0      	beq.n	8007254 <HAL_RCC_OscConfig+0x200>
 8007272:	e01b      	b.n	80072ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007274:	4b09      	ldr	r3, [pc, #36]	; (800729c <HAL_RCC_OscConfig+0x248>)
 8007276:	2200      	movs	r2, #0
 8007278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800727a:	f7fe f90d 	bl	8005498 <HAL_GetTick>
 800727e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007280:	e00e      	b.n	80072a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007282:	f7fe f909 	bl	8005498 <HAL_GetTick>
 8007286:	4602      	mov	r2, r0
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	1ad3      	subs	r3, r2, r3
 800728c:	2b02      	cmp	r3, #2
 800728e:	d907      	bls.n	80072a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e150      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
 8007294:	40023800 	.word	0x40023800
 8007298:	42470000 	.word	0x42470000
 800729c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072a0:	4b88      	ldr	r3, [pc, #544]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80072a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072a4:	f003 0302 	and.w	r3, r3, #2
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1ea      	bne.n	8007282 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0304 	and.w	r3, r3, #4
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 8097 	beq.w	80073e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072ba:	2300      	movs	r3, #0
 80072bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072be:	4b81      	ldr	r3, [pc, #516]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80072c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10f      	bne.n	80072ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072ca:	2300      	movs	r3, #0
 80072cc:	60bb      	str	r3, [r7, #8]
 80072ce:	4b7d      	ldr	r3, [pc, #500]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80072d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d2:	4a7c      	ldr	r2, [pc, #496]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80072d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072d8:	6413      	str	r3, [r2, #64]	; 0x40
 80072da:	4b7a      	ldr	r3, [pc, #488]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80072dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072e2:	60bb      	str	r3, [r7, #8]
 80072e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072e6:	2301      	movs	r3, #1
 80072e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072ea:	4b77      	ldr	r3, [pc, #476]	; (80074c8 <HAL_RCC_OscConfig+0x474>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d118      	bne.n	8007328 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072f6:	4b74      	ldr	r3, [pc, #464]	; (80074c8 <HAL_RCC_OscConfig+0x474>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a73      	ldr	r2, [pc, #460]	; (80074c8 <HAL_RCC_OscConfig+0x474>)
 80072fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007300:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007302:	f7fe f8c9 	bl	8005498 <HAL_GetTick>
 8007306:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007308:	e008      	b.n	800731c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800730a:	f7fe f8c5 	bl	8005498 <HAL_GetTick>
 800730e:	4602      	mov	r2, r0
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	2b02      	cmp	r3, #2
 8007316:	d901      	bls.n	800731c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e10c      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800731c:	4b6a      	ldr	r3, [pc, #424]	; (80074c8 <HAL_RCC_OscConfig+0x474>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0f0      	beq.n	800730a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d106      	bne.n	800733e <HAL_RCC_OscConfig+0x2ea>
 8007330:	4b64      	ldr	r3, [pc, #400]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007334:	4a63      	ldr	r2, [pc, #396]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007336:	f043 0301 	orr.w	r3, r3, #1
 800733a:	6713      	str	r3, [r2, #112]	; 0x70
 800733c:	e01c      	b.n	8007378 <HAL_RCC_OscConfig+0x324>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	2b05      	cmp	r3, #5
 8007344:	d10c      	bne.n	8007360 <HAL_RCC_OscConfig+0x30c>
 8007346:	4b5f      	ldr	r3, [pc, #380]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800734a:	4a5e      	ldr	r2, [pc, #376]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 800734c:	f043 0304 	orr.w	r3, r3, #4
 8007350:	6713      	str	r3, [r2, #112]	; 0x70
 8007352:	4b5c      	ldr	r3, [pc, #368]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007356:	4a5b      	ldr	r2, [pc, #364]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007358:	f043 0301 	orr.w	r3, r3, #1
 800735c:	6713      	str	r3, [r2, #112]	; 0x70
 800735e:	e00b      	b.n	8007378 <HAL_RCC_OscConfig+0x324>
 8007360:	4b58      	ldr	r3, [pc, #352]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007364:	4a57      	ldr	r2, [pc, #348]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007366:	f023 0301 	bic.w	r3, r3, #1
 800736a:	6713      	str	r3, [r2, #112]	; 0x70
 800736c:	4b55      	ldr	r3, [pc, #340]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 800736e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007370:	4a54      	ldr	r2, [pc, #336]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007372:	f023 0304 	bic.w	r3, r3, #4
 8007376:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d015      	beq.n	80073ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007380:	f7fe f88a 	bl	8005498 <HAL_GetTick>
 8007384:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007386:	e00a      	b.n	800739e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007388:	f7fe f886 	bl	8005498 <HAL_GetTick>
 800738c:	4602      	mov	r2, r0
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	f241 3288 	movw	r2, #5000	; 0x1388
 8007396:	4293      	cmp	r3, r2
 8007398:	d901      	bls.n	800739e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e0cb      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800739e:	4b49      	ldr	r3, [pc, #292]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80073a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073a2:	f003 0302 	and.w	r3, r3, #2
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d0ee      	beq.n	8007388 <HAL_RCC_OscConfig+0x334>
 80073aa:	e014      	b.n	80073d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073ac:	f7fe f874 	bl	8005498 <HAL_GetTick>
 80073b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073b2:	e00a      	b.n	80073ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073b4:	f7fe f870 	bl	8005498 <HAL_GetTick>
 80073b8:	4602      	mov	r2, r0
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	1ad3      	subs	r3, r2, r3
 80073be:	f241 3288 	movw	r2, #5000	; 0x1388
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d901      	bls.n	80073ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e0b5      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073ca:	4b3e      	ldr	r3, [pc, #248]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80073cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ce:	f003 0302 	and.w	r3, r3, #2
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1ee      	bne.n	80073b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80073d6:	7dfb      	ldrb	r3, [r7, #23]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d105      	bne.n	80073e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073dc:	4b39      	ldr	r3, [pc, #228]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80073de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e0:	4a38      	ldr	r2, [pc, #224]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80073e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	699b      	ldr	r3, [r3, #24]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 80a1 	beq.w	8007534 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80073f2:	4b34      	ldr	r3, [pc, #208]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	f003 030c 	and.w	r3, r3, #12
 80073fa:	2b08      	cmp	r3, #8
 80073fc:	d05c      	beq.n	80074b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	699b      	ldr	r3, [r3, #24]
 8007402:	2b02      	cmp	r3, #2
 8007404:	d141      	bne.n	800748a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007406:	4b31      	ldr	r3, [pc, #196]	; (80074cc <HAL_RCC_OscConfig+0x478>)
 8007408:	2200      	movs	r2, #0
 800740a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800740c:	f7fe f844 	bl	8005498 <HAL_GetTick>
 8007410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007412:	e008      	b.n	8007426 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007414:	f7fe f840 	bl	8005498 <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	2b02      	cmp	r3, #2
 8007420:	d901      	bls.n	8007426 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007422:	2303      	movs	r3, #3
 8007424:	e087      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007426:	4b27      	ldr	r3, [pc, #156]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1f0      	bne.n	8007414 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	69da      	ldr	r2, [r3, #28]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007440:	019b      	lsls	r3, r3, #6
 8007442:	431a      	orrs	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007448:	085b      	lsrs	r3, r3, #1
 800744a:	3b01      	subs	r3, #1
 800744c:	041b      	lsls	r3, r3, #16
 800744e:	431a      	orrs	r2, r3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007454:	061b      	lsls	r3, r3, #24
 8007456:	491b      	ldr	r1, [pc, #108]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 8007458:	4313      	orrs	r3, r2
 800745a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800745c:	4b1b      	ldr	r3, [pc, #108]	; (80074cc <HAL_RCC_OscConfig+0x478>)
 800745e:	2201      	movs	r2, #1
 8007460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007462:	f7fe f819 	bl	8005498 <HAL_GetTick>
 8007466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007468:	e008      	b.n	800747c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800746a:	f7fe f815 	bl	8005498 <HAL_GetTick>
 800746e:	4602      	mov	r2, r0
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	1ad3      	subs	r3, r2, r3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d901      	bls.n	800747c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	e05c      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800747c:	4b11      	ldr	r3, [pc, #68]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d0f0      	beq.n	800746a <HAL_RCC_OscConfig+0x416>
 8007488:	e054      	b.n	8007534 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800748a:	4b10      	ldr	r3, [pc, #64]	; (80074cc <HAL_RCC_OscConfig+0x478>)
 800748c:	2200      	movs	r2, #0
 800748e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007490:	f7fe f802 	bl	8005498 <HAL_GetTick>
 8007494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007496:	e008      	b.n	80074aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007498:	f7fd fffe 	bl	8005498 <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d901      	bls.n	80074aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e045      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074aa:	4b06      	ldr	r3, [pc, #24]	; (80074c4 <HAL_RCC_OscConfig+0x470>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1f0      	bne.n	8007498 <HAL_RCC_OscConfig+0x444>
 80074b6:	e03d      	b.n	8007534 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	699b      	ldr	r3, [r3, #24]
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d107      	bne.n	80074d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e038      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
 80074c4:	40023800 	.word	0x40023800
 80074c8:	40007000 	.word	0x40007000
 80074cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80074d0:	4b1b      	ldr	r3, [pc, #108]	; (8007540 <HAL_RCC_OscConfig+0x4ec>)
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d028      	beq.n	8007530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d121      	bne.n	8007530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d11a      	bne.n	8007530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007500:	4013      	ands	r3, r2
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007506:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007508:	4293      	cmp	r3, r2
 800750a:	d111      	bne.n	8007530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007516:	085b      	lsrs	r3, r3, #1
 8007518:	3b01      	subs	r3, #1
 800751a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800751c:	429a      	cmp	r2, r3
 800751e:	d107      	bne.n	8007530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800752a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800752c:	429a      	cmp	r2, r3
 800752e:	d001      	beq.n	8007534 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	e000      	b.n	8007536 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3718      	adds	r7, #24
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	40023800 	.word	0x40023800

08007544 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d101      	bne.n	8007558 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e0cc      	b.n	80076f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007558:	4b68      	ldr	r3, [pc, #416]	; (80076fc <HAL_RCC_ClockConfig+0x1b8>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f003 0307 	and.w	r3, r3, #7
 8007560:	683a      	ldr	r2, [r7, #0]
 8007562:	429a      	cmp	r2, r3
 8007564:	d90c      	bls.n	8007580 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007566:	4b65      	ldr	r3, [pc, #404]	; (80076fc <HAL_RCC_ClockConfig+0x1b8>)
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	b2d2      	uxtb	r2, r2
 800756c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800756e:	4b63      	ldr	r3, [pc, #396]	; (80076fc <HAL_RCC_ClockConfig+0x1b8>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0307 	and.w	r3, r3, #7
 8007576:	683a      	ldr	r2, [r7, #0]
 8007578:	429a      	cmp	r2, r3
 800757a:	d001      	beq.n	8007580 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e0b8      	b.n	80076f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 0302 	and.w	r3, r3, #2
 8007588:	2b00      	cmp	r3, #0
 800758a:	d020      	beq.n	80075ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0304 	and.w	r3, r3, #4
 8007594:	2b00      	cmp	r3, #0
 8007596:	d005      	beq.n	80075a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007598:	4b59      	ldr	r3, [pc, #356]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	4a58      	ldr	r2, [pc, #352]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 800759e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80075a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 0308 	and.w	r3, r3, #8
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d005      	beq.n	80075bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075b0:	4b53      	ldr	r3, [pc, #332]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	4a52      	ldr	r2, [pc, #328]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80075b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80075ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075bc:	4b50      	ldr	r3, [pc, #320]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	494d      	ldr	r1, [pc, #308]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80075ca:	4313      	orrs	r3, r2
 80075cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 0301 	and.w	r3, r3, #1
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d044      	beq.n	8007664 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d107      	bne.n	80075f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075e2:	4b47      	ldr	r3, [pc, #284]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d119      	bne.n	8007622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e07f      	b.n	80076f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	2b02      	cmp	r3, #2
 80075f8:	d003      	beq.n	8007602 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80075fe:	2b03      	cmp	r3, #3
 8007600:	d107      	bne.n	8007612 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007602:	4b3f      	ldr	r3, [pc, #252]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800760a:	2b00      	cmp	r3, #0
 800760c:	d109      	bne.n	8007622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e06f      	b.n	80076f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007612:	4b3b      	ldr	r3, [pc, #236]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 0302 	and.w	r3, r3, #2
 800761a:	2b00      	cmp	r3, #0
 800761c:	d101      	bne.n	8007622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e067      	b.n	80076f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007622:	4b37      	ldr	r3, [pc, #220]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f023 0203 	bic.w	r2, r3, #3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	4934      	ldr	r1, [pc, #208]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 8007630:	4313      	orrs	r3, r2
 8007632:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007634:	f7fd ff30 	bl	8005498 <HAL_GetTick>
 8007638:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800763a:	e00a      	b.n	8007652 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800763c:	f7fd ff2c 	bl	8005498 <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	f241 3288 	movw	r2, #5000	; 0x1388
 800764a:	4293      	cmp	r3, r2
 800764c:	d901      	bls.n	8007652 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e04f      	b.n	80076f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007652:	4b2b      	ldr	r3, [pc, #172]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	f003 020c 	and.w	r2, r3, #12
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	429a      	cmp	r2, r3
 8007662:	d1eb      	bne.n	800763c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007664:	4b25      	ldr	r3, [pc, #148]	; (80076fc <HAL_RCC_ClockConfig+0x1b8>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0307 	and.w	r3, r3, #7
 800766c:	683a      	ldr	r2, [r7, #0]
 800766e:	429a      	cmp	r2, r3
 8007670:	d20c      	bcs.n	800768c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007672:	4b22      	ldr	r3, [pc, #136]	; (80076fc <HAL_RCC_ClockConfig+0x1b8>)
 8007674:	683a      	ldr	r2, [r7, #0]
 8007676:	b2d2      	uxtb	r2, r2
 8007678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800767a:	4b20      	ldr	r3, [pc, #128]	; (80076fc <HAL_RCC_ClockConfig+0x1b8>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 0307 	and.w	r3, r3, #7
 8007682:	683a      	ldr	r2, [r7, #0]
 8007684:	429a      	cmp	r2, r3
 8007686:	d001      	beq.n	800768c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	e032      	b.n	80076f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 0304 	and.w	r3, r3, #4
 8007694:	2b00      	cmp	r3, #0
 8007696:	d008      	beq.n	80076aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007698:	4b19      	ldr	r3, [pc, #100]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	4916      	ldr	r1, [pc, #88]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80076a6:	4313      	orrs	r3, r2
 80076a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 0308 	and.w	r3, r3, #8
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d009      	beq.n	80076ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076b6:	4b12      	ldr	r3, [pc, #72]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	691b      	ldr	r3, [r3, #16]
 80076c2:	00db      	lsls	r3, r3, #3
 80076c4:	490e      	ldr	r1, [pc, #56]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80076c6:	4313      	orrs	r3, r2
 80076c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80076ca:	f000 f821 	bl	8007710 <HAL_RCC_GetSysClockFreq>
 80076ce:	4602      	mov	r2, r0
 80076d0:	4b0b      	ldr	r3, [pc, #44]	; (8007700 <HAL_RCC_ClockConfig+0x1bc>)
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	091b      	lsrs	r3, r3, #4
 80076d6:	f003 030f 	and.w	r3, r3, #15
 80076da:	490a      	ldr	r1, [pc, #40]	; (8007704 <HAL_RCC_ClockConfig+0x1c0>)
 80076dc:	5ccb      	ldrb	r3, [r1, r3]
 80076de:	fa22 f303 	lsr.w	r3, r2, r3
 80076e2:	4a09      	ldr	r2, [pc, #36]	; (8007708 <HAL_RCC_ClockConfig+0x1c4>)
 80076e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80076e6:	4b09      	ldr	r3, [pc, #36]	; (800770c <HAL_RCC_ClockConfig+0x1c8>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7fc ffb0 	bl	8004650 <HAL_InitTick>

  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop
 80076fc:	40023c00 	.word	0x40023c00
 8007700:	40023800 	.word	0x40023800
 8007704:	08013d9c 	.word	0x08013d9c
 8007708:	20000090 	.word	0x20000090
 800770c:	20000094 	.word	0x20000094

08007710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007714:	b090      	sub	sp, #64	; 0x40
 8007716:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007718:	2300      	movs	r3, #0
 800771a:	637b      	str	r3, [r7, #52]	; 0x34
 800771c:	2300      	movs	r3, #0
 800771e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007720:	2300      	movs	r3, #0
 8007722:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007724:	2300      	movs	r3, #0
 8007726:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007728:	4b59      	ldr	r3, [pc, #356]	; (8007890 <HAL_RCC_GetSysClockFreq+0x180>)
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	f003 030c 	and.w	r3, r3, #12
 8007730:	2b08      	cmp	r3, #8
 8007732:	d00d      	beq.n	8007750 <HAL_RCC_GetSysClockFreq+0x40>
 8007734:	2b08      	cmp	r3, #8
 8007736:	f200 80a1 	bhi.w	800787c <HAL_RCC_GetSysClockFreq+0x16c>
 800773a:	2b00      	cmp	r3, #0
 800773c:	d002      	beq.n	8007744 <HAL_RCC_GetSysClockFreq+0x34>
 800773e:	2b04      	cmp	r3, #4
 8007740:	d003      	beq.n	800774a <HAL_RCC_GetSysClockFreq+0x3a>
 8007742:	e09b      	b.n	800787c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007744:	4b53      	ldr	r3, [pc, #332]	; (8007894 <HAL_RCC_GetSysClockFreq+0x184>)
 8007746:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8007748:	e09b      	b.n	8007882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800774a:	4b53      	ldr	r3, [pc, #332]	; (8007898 <HAL_RCC_GetSysClockFreq+0x188>)
 800774c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800774e:	e098      	b.n	8007882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007750:	4b4f      	ldr	r3, [pc, #316]	; (8007890 <HAL_RCC_GetSysClockFreq+0x180>)
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007758:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800775a:	4b4d      	ldr	r3, [pc, #308]	; (8007890 <HAL_RCC_GetSysClockFreq+0x180>)
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007762:	2b00      	cmp	r3, #0
 8007764:	d028      	beq.n	80077b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007766:	4b4a      	ldr	r3, [pc, #296]	; (8007890 <HAL_RCC_GetSysClockFreq+0x180>)
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	099b      	lsrs	r3, r3, #6
 800776c:	2200      	movs	r2, #0
 800776e:	623b      	str	r3, [r7, #32]
 8007770:	627a      	str	r2, [r7, #36]	; 0x24
 8007772:	6a3b      	ldr	r3, [r7, #32]
 8007774:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007778:	2100      	movs	r1, #0
 800777a:	4b47      	ldr	r3, [pc, #284]	; (8007898 <HAL_RCC_GetSysClockFreq+0x188>)
 800777c:	fb03 f201 	mul.w	r2, r3, r1
 8007780:	2300      	movs	r3, #0
 8007782:	fb00 f303 	mul.w	r3, r0, r3
 8007786:	4413      	add	r3, r2
 8007788:	4a43      	ldr	r2, [pc, #268]	; (8007898 <HAL_RCC_GetSysClockFreq+0x188>)
 800778a:	fba0 1202 	umull	r1, r2, r0, r2
 800778e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007790:	460a      	mov	r2, r1
 8007792:	62ba      	str	r2, [r7, #40]	; 0x28
 8007794:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007796:	4413      	add	r3, r2
 8007798:	62fb      	str	r3, [r7, #44]	; 0x2c
 800779a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800779c:	2200      	movs	r2, #0
 800779e:	61bb      	str	r3, [r7, #24]
 80077a0:	61fa      	str	r2, [r7, #28]
 80077a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80077aa:	f7f9 f9fd 	bl	8000ba8 <__aeabi_uldivmod>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	4613      	mov	r3, r2
 80077b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077b6:	e053      	b.n	8007860 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077b8:	4b35      	ldr	r3, [pc, #212]	; (8007890 <HAL_RCC_GetSysClockFreq+0x180>)
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	099b      	lsrs	r3, r3, #6
 80077be:	2200      	movs	r2, #0
 80077c0:	613b      	str	r3, [r7, #16]
 80077c2:	617a      	str	r2, [r7, #20]
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80077ca:	f04f 0b00 	mov.w	fp, #0
 80077ce:	4652      	mov	r2, sl
 80077d0:	465b      	mov	r3, fp
 80077d2:	f04f 0000 	mov.w	r0, #0
 80077d6:	f04f 0100 	mov.w	r1, #0
 80077da:	0159      	lsls	r1, r3, #5
 80077dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80077e0:	0150      	lsls	r0, r2, #5
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	ebb2 080a 	subs.w	r8, r2, sl
 80077ea:	eb63 090b 	sbc.w	r9, r3, fp
 80077ee:	f04f 0200 	mov.w	r2, #0
 80077f2:	f04f 0300 	mov.w	r3, #0
 80077f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80077fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80077fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007802:	ebb2 0408 	subs.w	r4, r2, r8
 8007806:	eb63 0509 	sbc.w	r5, r3, r9
 800780a:	f04f 0200 	mov.w	r2, #0
 800780e:	f04f 0300 	mov.w	r3, #0
 8007812:	00eb      	lsls	r3, r5, #3
 8007814:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007818:	00e2      	lsls	r2, r4, #3
 800781a:	4614      	mov	r4, r2
 800781c:	461d      	mov	r5, r3
 800781e:	eb14 030a 	adds.w	r3, r4, sl
 8007822:	603b      	str	r3, [r7, #0]
 8007824:	eb45 030b 	adc.w	r3, r5, fp
 8007828:	607b      	str	r3, [r7, #4]
 800782a:	f04f 0200 	mov.w	r2, #0
 800782e:	f04f 0300 	mov.w	r3, #0
 8007832:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007836:	4629      	mov	r1, r5
 8007838:	028b      	lsls	r3, r1, #10
 800783a:	4621      	mov	r1, r4
 800783c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007840:	4621      	mov	r1, r4
 8007842:	028a      	lsls	r2, r1, #10
 8007844:	4610      	mov	r0, r2
 8007846:	4619      	mov	r1, r3
 8007848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800784a:	2200      	movs	r2, #0
 800784c:	60bb      	str	r3, [r7, #8]
 800784e:	60fa      	str	r2, [r7, #12]
 8007850:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007854:	f7f9 f9a8 	bl	8000ba8 <__aeabi_uldivmod>
 8007858:	4602      	mov	r2, r0
 800785a:	460b      	mov	r3, r1
 800785c:	4613      	mov	r3, r2
 800785e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007860:	4b0b      	ldr	r3, [pc, #44]	; (8007890 <HAL_RCC_GetSysClockFreq+0x180>)
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	0c1b      	lsrs	r3, r3, #16
 8007866:	f003 0303 	and.w	r3, r3, #3
 800786a:	3301      	adds	r3, #1
 800786c:	005b      	lsls	r3, r3, #1
 800786e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8007870:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007874:	fbb2 f3f3 	udiv	r3, r2, r3
 8007878:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800787a:	e002      	b.n	8007882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800787c:	4b05      	ldr	r3, [pc, #20]	; (8007894 <HAL_RCC_GetSysClockFreq+0x184>)
 800787e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007880:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007884:	4618      	mov	r0, r3
 8007886:	3740      	adds	r7, #64	; 0x40
 8007888:	46bd      	mov	sp, r7
 800788a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800788e:	bf00      	nop
 8007890:	40023800 	.word	0x40023800
 8007894:	00f42400 	.word	0x00f42400
 8007898:	00b71b00 	.word	0x00b71b00

0800789c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800789c:	b480      	push	{r7}
 800789e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078a0:	4b03      	ldr	r3, [pc, #12]	; (80078b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80078a2:	681b      	ldr	r3, [r3, #0]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr
 80078ae:	bf00      	nop
 80078b0:	20000090 	.word	0x20000090

080078b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80078b8:	f7ff fff0 	bl	800789c <HAL_RCC_GetHCLKFreq>
 80078bc:	4602      	mov	r2, r0
 80078be:	4b05      	ldr	r3, [pc, #20]	; (80078d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	0a9b      	lsrs	r3, r3, #10
 80078c4:	f003 0307 	and.w	r3, r3, #7
 80078c8:	4903      	ldr	r1, [pc, #12]	; (80078d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80078ca:	5ccb      	ldrb	r3, [r1, r3]
 80078cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	40023800 	.word	0x40023800
 80078d8:	08013dac 	.word	0x08013dac

080078dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80078e0:	f7ff ffdc 	bl	800789c <HAL_RCC_GetHCLKFreq>
 80078e4:	4602      	mov	r2, r0
 80078e6:	4b05      	ldr	r3, [pc, #20]	; (80078fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	0b5b      	lsrs	r3, r3, #13
 80078ec:	f003 0307 	and.w	r3, r3, #7
 80078f0:	4903      	ldr	r1, [pc, #12]	; (8007900 <HAL_RCC_GetPCLK2Freq+0x24>)
 80078f2:	5ccb      	ldrb	r3, [r1, r3]
 80078f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	bd80      	pop	{r7, pc}
 80078fc:	40023800 	.word	0x40023800
 8007900:	08013dac 	.word	0x08013dac

08007904 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	220f      	movs	r2, #15
 8007912:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007914:	4b12      	ldr	r3, [pc, #72]	; (8007960 <HAL_RCC_GetClockConfig+0x5c>)
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	f003 0203 	and.w	r2, r3, #3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007920:	4b0f      	ldr	r3, [pc, #60]	; (8007960 <HAL_RCC_GetClockConfig+0x5c>)
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800792c:	4b0c      	ldr	r3, [pc, #48]	; (8007960 <HAL_RCC_GetClockConfig+0x5c>)
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007938:	4b09      	ldr	r3, [pc, #36]	; (8007960 <HAL_RCC_GetClockConfig+0x5c>)
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	08db      	lsrs	r3, r3, #3
 800793e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007946:	4b07      	ldr	r3, [pc, #28]	; (8007964 <HAL_RCC_GetClockConfig+0x60>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 0207 	and.w	r2, r3, #7
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	601a      	str	r2, [r3, #0]
}
 8007952:	bf00      	nop
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	40023800 	.word	0x40023800
 8007964:	40023c00 	.word	0x40023c00

08007968 <HAL_SMBUS_Init>:
  * @param  hsmbus pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8007970:	2300      	movs	r3, #0
 8007972:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	60bb      	str	r3, [r7, #8]

  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d101      	bne.n	8007982 <HAL_SMBUS_Init+0x1a>
  {
    return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e0a1      	b.n	8007ac6 <HAL_SMBUS_Init+0x15e>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007988:	b2db      	uxtb	r3, r3
 800798a:	2b00      	cmp	r3, #0
 800798c:	d106      	bne.n	800799c <HAL_SMBUS_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7fc fb9e 	bl	80040d8 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2224      	movs	r2, #36	; 0x24
 80079a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f022 0201 	bic.w	r2, r2, #1
 80079b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80079b4:	f7ff ff7e 	bl	80078b4 <HAL_RCC_GetPCLK1Freq>
 80079b8:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = SMBUS_FREQRANGE(pclk1);
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	4a44      	ldr	r2, [pc, #272]	; (8007ad0 <HAL_SMBUS_Init+0x168>)
 80079be:	fba2 2303 	umull	r2, r3, r2, r3
 80079c2:	0c9b      	lsrs	r3, r3, #18
 80079c4:	60fb      	str	r3, [r7, #12]

  /*---------------------------- SMBUSx CR2 Configuration ----------------------*/
  /* Configure SMBUSx: Frequency range */
  MODIFY_REG(hsmbus->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	430a      	orrs	r2, r1
 80079d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- SMBUSx TRISE Configuration --------------------*/
  /* Configure SMBUSx: Rise Time */
  MODIFY_REG(hsmbus->Instance->TRISE, I2C_TRISE_TRISE, SMBUS_RISE_TIME(freqrange));
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	1c5a      	adds	r2, r3, #1
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	430a      	orrs	r2, r1
 80079ee:	621a      	str	r2, [r3, #32]

  /*---------------------------- SMBUSx CCR Configuration ----------------------*/
  /* Configure SMBUSx: Speed */
  MODIFY_REG(hsmbus->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), SMBUS_SPEED_STANDARD(pclk1, hsmbus->Init.ClockSpeed));
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	69db      	ldr	r3, [r3, #28]
 80079f6:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 80079fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	6852      	ldr	r2, [r2, #4]
 8007a02:	0052      	lsls	r2, r2, #1
 8007a04:	68b9      	ldr	r1, [r7, #8]
 8007a06:	fbb1 f1f2 	udiv	r1, r1, r2
 8007a0a:	f640 72fc 	movw	r2, #4092	; 0xffc
 8007a0e:	400a      	ands	r2, r1
 8007a10:	2a00      	cmp	r2, #0
 8007a12:	d006      	beq.n	8007a22 <HAL_SMBUS_Init+0xba>
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	6852      	ldr	r2, [r2, #4]
 8007a18:	0052      	lsls	r2, r2, #1
 8007a1a:	68b9      	ldr	r1, [r7, #8]
 8007a1c:	fbb1 f2f2 	udiv	r2, r1, r2
 8007a20:	e000      	b.n	8007a24 <HAL_SMBUS_Init+0xbc>
 8007a22:	2204      	movs	r2, #4
 8007a24:	6879      	ldr	r1, [r7, #4]
 8007a26:	6809      	ldr	r1, [r1, #0]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- SMBUSx CR1 Configuration ----------------------*/
  /* Configure SMBUSx: Generalcall , PEC , Peripheral mode and  NoStretch mode */
  MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENARP | I2C_CR1_SMBTYPE | I2C_CR1_SMBUS), (hsmbus->Init.NoStretchMode | hsmbus->Init.GeneralCallMode |  hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode));
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f023 01fa 	bic.w	r1, r3, #250	; 0xfa
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a1a      	ldr	r2, [r3, #32]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	69db      	ldr	r3, [r3, #28]
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a44:	431a      	orrs	r2, r3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a4a:	431a      	orrs	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	430a      	orrs	r2, r1
 8007a52:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx OAR1 Configuration ---------------------*/
  /* Configure SMBUSx: Own Address1 and addressing mode */
  MODIFY_REG(hsmbus->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hsmbus->Init.AddressingMode | hsmbus->Init.OwnAddress1));
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007a5e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	6911      	ldr	r1, [r2, #16]
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	68d2      	ldr	r2, [r2, #12]
 8007a6a:	4311      	orrs	r1, r2
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	6812      	ldr	r2, [r2, #0]
 8007a70:	430b      	orrs	r3, r1
 8007a72:	6093      	str	r3, [r2, #8]

  /*---------------------------- SMBUSx OAR2 Configuration ---------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  MODIFY_REG(hsmbus->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2));
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	695a      	ldr	r2, [r3, #20]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	699b      	ldr	r3, [r3, #24]
 8007a86:	431a      	orrs	r2, r3
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	430a      	orrs	r2, r1
 8007a8e:	60da      	str	r2, [r3, #12]
  /* Configure SMBUSx: Analog noise filter */
  SET_BIT(hsmbus->Instance->FLTR, hsmbus->Init.AnalogFilter);
#endif

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f042 0201 	orr.w	r2, r2, #1
 8007a9e:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hsmbus->PreviousState = SMBUS_STATE_NONE;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	639a      	str	r2, [r3, #56]	; 0x38
  hsmbus->Mode = HAL_SMBUS_MODE_NONE;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hsmbus->XferPEC = 0x00;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	431bde83 	.word	0x431bde83

08007ad4 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  SET_BIT(hsmbus->Instance->CR1, I2C_CR1_ALERT);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007aea:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_SMBALERT);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f46f 4200 	mvn.w	r2, #32768	; 0x8000
 8007af4:	615a      	str	r2, [r3, #20]

  /* Enable Alert Interrupt */
  __HAL_SMBUS_ENABLE_IT(hsmbus, SMBUS_IT_ERR);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b04:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d101      	bne.n	8007b26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	e041      	b.n	8007baa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d106      	bne.n	8007b40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f7fd f968 	bl	8004e10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2202      	movs	r2, #2
 8007b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	3304      	adds	r3, #4
 8007b50:	4619      	mov	r1, r3
 8007b52:	4610      	mov	r0, r2
 8007b54:	f001 f812 	bl	8008b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2201      	movs	r2, #1
 8007b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
	...

08007bb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d001      	beq.n	8007bcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e04e      	b.n	8007c6a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2202      	movs	r2, #2
 8007bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68da      	ldr	r2, [r3, #12]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f042 0201 	orr.w	r2, r2, #1
 8007be2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a23      	ldr	r2, [pc, #140]	; (8007c78 <HAL_TIM_Base_Start_IT+0xc4>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d022      	beq.n	8007c34 <HAL_TIM_Base_Start_IT+0x80>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf6:	d01d      	beq.n	8007c34 <HAL_TIM_Base_Start_IT+0x80>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a1f      	ldr	r2, [pc, #124]	; (8007c7c <HAL_TIM_Base_Start_IT+0xc8>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d018      	beq.n	8007c34 <HAL_TIM_Base_Start_IT+0x80>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a1e      	ldr	r2, [pc, #120]	; (8007c80 <HAL_TIM_Base_Start_IT+0xcc>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d013      	beq.n	8007c34 <HAL_TIM_Base_Start_IT+0x80>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a1c      	ldr	r2, [pc, #112]	; (8007c84 <HAL_TIM_Base_Start_IT+0xd0>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d00e      	beq.n	8007c34 <HAL_TIM_Base_Start_IT+0x80>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a1b      	ldr	r2, [pc, #108]	; (8007c88 <HAL_TIM_Base_Start_IT+0xd4>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d009      	beq.n	8007c34 <HAL_TIM_Base_Start_IT+0x80>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a19      	ldr	r2, [pc, #100]	; (8007c8c <HAL_TIM_Base_Start_IT+0xd8>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d004      	beq.n	8007c34 <HAL_TIM_Base_Start_IT+0x80>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a18      	ldr	r2, [pc, #96]	; (8007c90 <HAL_TIM_Base_Start_IT+0xdc>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d111      	bne.n	8007c58 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	f003 0307 	and.w	r3, r3, #7
 8007c3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2b06      	cmp	r3, #6
 8007c44:	d010      	beq.n	8007c68 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f042 0201 	orr.w	r2, r2, #1
 8007c54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c56:	e007      	b.n	8007c68 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f042 0201 	orr.w	r2, r2, #1
 8007c66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c68:	2300      	movs	r3, #0
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3714      	adds	r7, #20
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop
 8007c78:	40010000 	.word	0x40010000
 8007c7c:	40000400 	.word	0x40000400
 8007c80:	40000800 	.word	0x40000800
 8007c84:	40000c00 	.word	0x40000c00
 8007c88:	40010400 	.word	0x40010400
 8007c8c:	40014000 	.word	0x40014000
 8007c90:	40001800 	.word	0x40001800

08007c94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d101      	bne.n	8007ca6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e041      	b.n	8007d2a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d106      	bne.n	8007cc0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f7fd f860 	bl	8004d80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2202      	movs	r2, #2
 8007cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	3304      	adds	r3, #4
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	4610      	mov	r0, r2
 8007cd4:	f000 ff52 	bl	8008b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2201      	movs	r2, #1
 8007d04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d28:	2300      	movs	r3, #0
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3708      	adds	r7, #8
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}
	...

08007d34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d109      	bne.n	8007d58 <HAL_TIM_PWM_Start+0x24>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	bf14      	ite	ne
 8007d50:	2301      	movne	r3, #1
 8007d52:	2300      	moveq	r3, #0
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	e022      	b.n	8007d9e <HAL_TIM_PWM_Start+0x6a>
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	2b04      	cmp	r3, #4
 8007d5c:	d109      	bne.n	8007d72 <HAL_TIM_PWM_Start+0x3e>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	bf14      	ite	ne
 8007d6a:	2301      	movne	r3, #1
 8007d6c:	2300      	moveq	r3, #0
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	e015      	b.n	8007d9e <HAL_TIM_PWM_Start+0x6a>
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	2b08      	cmp	r3, #8
 8007d76:	d109      	bne.n	8007d8c <HAL_TIM_PWM_Start+0x58>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	bf14      	ite	ne
 8007d84:	2301      	movne	r3, #1
 8007d86:	2300      	moveq	r3, #0
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	e008      	b.n	8007d9e <HAL_TIM_PWM_Start+0x6a>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	bf14      	ite	ne
 8007d98:	2301      	movne	r3, #1
 8007d9a:	2300      	moveq	r3, #0
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d001      	beq.n	8007da6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e07c      	b.n	8007ea0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d104      	bne.n	8007db6 <HAL_TIM_PWM_Start+0x82>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007db4:	e013      	b.n	8007dde <HAL_TIM_PWM_Start+0xaa>
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	2b04      	cmp	r3, #4
 8007dba:	d104      	bne.n	8007dc6 <HAL_TIM_PWM_Start+0x92>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dc4:	e00b      	b.n	8007dde <HAL_TIM_PWM_Start+0xaa>
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	2b08      	cmp	r3, #8
 8007dca:	d104      	bne.n	8007dd6 <HAL_TIM_PWM_Start+0xa2>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2202      	movs	r2, #2
 8007dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007dd4:	e003      	b.n	8007dde <HAL_TIM_PWM_Start+0xaa>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2202      	movs	r2, #2
 8007dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2201      	movs	r2, #1
 8007de4:	6839      	ldr	r1, [r7, #0]
 8007de6:	4618      	mov	r0, r3
 8007de8:	f001 fadc 	bl	80093a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a2d      	ldr	r2, [pc, #180]	; (8007ea8 <HAL_TIM_PWM_Start+0x174>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d004      	beq.n	8007e00 <HAL_TIM_PWM_Start+0xcc>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a2c      	ldr	r2, [pc, #176]	; (8007eac <HAL_TIM_PWM_Start+0x178>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d101      	bne.n	8007e04 <HAL_TIM_PWM_Start+0xd0>
 8007e00:	2301      	movs	r3, #1
 8007e02:	e000      	b.n	8007e06 <HAL_TIM_PWM_Start+0xd2>
 8007e04:	2300      	movs	r3, #0
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d007      	beq.n	8007e1a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a22      	ldr	r2, [pc, #136]	; (8007ea8 <HAL_TIM_PWM_Start+0x174>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d022      	beq.n	8007e6a <HAL_TIM_PWM_Start+0x136>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e2c:	d01d      	beq.n	8007e6a <HAL_TIM_PWM_Start+0x136>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a1f      	ldr	r2, [pc, #124]	; (8007eb0 <HAL_TIM_PWM_Start+0x17c>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d018      	beq.n	8007e6a <HAL_TIM_PWM_Start+0x136>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a1d      	ldr	r2, [pc, #116]	; (8007eb4 <HAL_TIM_PWM_Start+0x180>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d013      	beq.n	8007e6a <HAL_TIM_PWM_Start+0x136>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a1c      	ldr	r2, [pc, #112]	; (8007eb8 <HAL_TIM_PWM_Start+0x184>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d00e      	beq.n	8007e6a <HAL_TIM_PWM_Start+0x136>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a16      	ldr	r2, [pc, #88]	; (8007eac <HAL_TIM_PWM_Start+0x178>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d009      	beq.n	8007e6a <HAL_TIM_PWM_Start+0x136>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a18      	ldr	r2, [pc, #96]	; (8007ebc <HAL_TIM_PWM_Start+0x188>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d004      	beq.n	8007e6a <HAL_TIM_PWM_Start+0x136>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a16      	ldr	r2, [pc, #88]	; (8007ec0 <HAL_TIM_PWM_Start+0x18c>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d111      	bne.n	8007e8e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	f003 0307 	and.w	r3, r3, #7
 8007e74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2b06      	cmp	r3, #6
 8007e7a:	d010      	beq.n	8007e9e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f042 0201 	orr.w	r2, r2, #1
 8007e8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e8c:	e007      	b.n	8007e9e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f042 0201 	orr.w	r2, r2, #1
 8007e9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e9e:	2300      	movs	r3, #0
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3710      	adds	r7, #16
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}
 8007ea8:	40010000 	.word	0x40010000
 8007eac:	40010400 	.word	0x40010400
 8007eb0:	40000400 	.word	0x40000400
 8007eb4:	40000800 	.word	0x40000800
 8007eb8:	40000c00 	.word	0x40000c00
 8007ebc:	40014000 	.word	0x40014000
 8007ec0:	40001800 	.word	0x40001800

08007ec4 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b086      	sub	sp, #24
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	60b9      	str	r1, [r7, #8]
 8007ece:	607a      	str	r2, [r7, #4]
 8007ed0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d109      	bne.n	8007ef0 <HAL_TIM_PWM_Start_DMA+0x2c>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	bf0c      	ite	eq
 8007ee8:	2301      	moveq	r3, #1
 8007eea:	2300      	movne	r3, #0
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	e022      	b.n	8007f36 <HAL_TIM_PWM_Start_DMA+0x72>
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	2b04      	cmp	r3, #4
 8007ef4:	d109      	bne.n	8007f0a <HAL_TIM_PWM_Start_DMA+0x46>
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	2b02      	cmp	r3, #2
 8007f00:	bf0c      	ite	eq
 8007f02:	2301      	moveq	r3, #1
 8007f04:	2300      	movne	r3, #0
 8007f06:	b2db      	uxtb	r3, r3
 8007f08:	e015      	b.n	8007f36 <HAL_TIM_PWM_Start_DMA+0x72>
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	2b08      	cmp	r3, #8
 8007f0e:	d109      	bne.n	8007f24 <HAL_TIM_PWM_Start_DMA+0x60>
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	2b02      	cmp	r3, #2
 8007f1a:	bf0c      	ite	eq
 8007f1c:	2301      	moveq	r3, #1
 8007f1e:	2300      	movne	r3, #0
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	e008      	b.n	8007f36 <HAL_TIM_PWM_Start_DMA+0x72>
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	bf0c      	ite	eq
 8007f30:	2301      	moveq	r3, #1
 8007f32:	2300      	movne	r3, #0
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d001      	beq.n	8007f3e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8007f3a:	2302      	movs	r3, #2
 8007f3c:	e171      	b.n	8008222 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d109      	bne.n	8007f58 <HAL_TIM_PWM_Start_DMA+0x94>
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	bf0c      	ite	eq
 8007f50:	2301      	moveq	r3, #1
 8007f52:	2300      	movne	r3, #0
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	e022      	b.n	8007f9e <HAL_TIM_PWM_Start_DMA+0xda>
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	2b04      	cmp	r3, #4
 8007f5c:	d109      	bne.n	8007f72 <HAL_TIM_PWM_Start_DMA+0xae>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	bf0c      	ite	eq
 8007f6a:	2301      	moveq	r3, #1
 8007f6c:	2300      	movne	r3, #0
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	e015      	b.n	8007f9e <HAL_TIM_PWM_Start_DMA+0xda>
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	2b08      	cmp	r3, #8
 8007f76:	d109      	bne.n	8007f8c <HAL_TIM_PWM_Start_DMA+0xc8>
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	bf0c      	ite	eq
 8007f84:	2301      	moveq	r3, #1
 8007f86:	2300      	movne	r3, #0
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	e008      	b.n	8007f9e <HAL_TIM_PWM_Start_DMA+0xda>
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	bf0c      	ite	eq
 8007f98:	2301      	moveq	r3, #1
 8007f9a:	2300      	movne	r3, #0
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d024      	beq.n	8007fec <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d104      	bne.n	8007fb2 <HAL_TIM_PWM_Start_DMA+0xee>
 8007fa8:	887b      	ldrh	r3, [r7, #2]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e137      	b.n	8008222 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d104      	bne.n	8007fc2 <HAL_TIM_PWM_Start_DMA+0xfe>
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2202      	movs	r2, #2
 8007fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fc0:	e016      	b.n	8007ff0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	2b04      	cmp	r3, #4
 8007fc6:	d104      	bne.n	8007fd2 <HAL_TIM_PWM_Start_DMA+0x10e>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2202      	movs	r2, #2
 8007fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fd0:	e00e      	b.n	8007ff0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	2b08      	cmp	r3, #8
 8007fd6:	d104      	bne.n	8007fe2 <HAL_TIM_PWM_Start_DMA+0x11e>
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2202      	movs	r2, #2
 8007fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fe0:	e006      	b.n	8007ff0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2202      	movs	r2, #2
 8007fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007fea:	e001      	b.n	8007ff0 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e118      	b.n	8008222 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	2b0c      	cmp	r3, #12
 8007ff4:	f200 80ae 	bhi.w	8008154 <HAL_TIM_PWM_Start_DMA+0x290>
 8007ff8:	a201      	add	r2, pc, #4	; (adr r2, 8008000 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8007ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ffe:	bf00      	nop
 8008000:	08008035 	.word	0x08008035
 8008004:	08008155 	.word	0x08008155
 8008008:	08008155 	.word	0x08008155
 800800c:	08008155 	.word	0x08008155
 8008010:	0800807d 	.word	0x0800807d
 8008014:	08008155 	.word	0x08008155
 8008018:	08008155 	.word	0x08008155
 800801c:	08008155 	.word	0x08008155
 8008020:	080080c5 	.word	0x080080c5
 8008024:	08008155 	.word	0x08008155
 8008028:	08008155 	.word	0x08008155
 800802c:	08008155 	.word	0x08008155
 8008030:	0800810d 	.word	0x0800810d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008038:	4a7c      	ldr	r2, [pc, #496]	; (800822c <HAL_TIM_PWM_Start_DMA+0x368>)
 800803a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008040:	4a7b      	ldr	r2, [pc, #492]	; (8008230 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8008042:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008048:	4a7a      	ldr	r2, [pc, #488]	; (8008234 <HAL_TIM_PWM_Start_DMA+0x370>)
 800804a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008050:	6879      	ldr	r1, [r7, #4]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3334      	adds	r3, #52	; 0x34
 8008058:	461a      	mov	r2, r3
 800805a:	887b      	ldrh	r3, [r7, #2]
 800805c:	f7fe faa6 	bl	80065ac <HAL_DMA_Start_IT>
 8008060:	4603      	mov	r3, r0
 8008062:	2b00      	cmp	r3, #0
 8008064:	d001      	beq.n	800806a <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e0db      	b.n	8008222 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68da      	ldr	r2, [r3, #12]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008078:	60da      	str	r2, [r3, #12]
      break;
 800807a:	e06e      	b.n	800815a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008080:	4a6a      	ldr	r2, [pc, #424]	; (800822c <HAL_TIM_PWM_Start_DMA+0x368>)
 8008082:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008088:	4a69      	ldr	r2, [pc, #420]	; (8008230 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800808a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008090:	4a68      	ldr	r2, [pc, #416]	; (8008234 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008092:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008098:	6879      	ldr	r1, [r7, #4]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3338      	adds	r3, #56	; 0x38
 80080a0:	461a      	mov	r2, r3
 80080a2:	887b      	ldrh	r3, [r7, #2]
 80080a4:	f7fe fa82 	bl	80065ac <HAL_DMA_Start_IT>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d001      	beq.n	80080b2 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	e0b7      	b.n	8008222 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68da      	ldr	r2, [r3, #12]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80080c0:	60da      	str	r2, [r3, #12]
      break;
 80080c2:	e04a      	b.n	800815a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c8:	4a58      	ldr	r2, [pc, #352]	; (800822c <HAL_TIM_PWM_Start_DMA+0x368>)
 80080ca:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080d0:	4a57      	ldr	r2, [pc, #348]	; (8008230 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80080d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080d8:	4a56      	ldr	r2, [pc, #344]	; (8008234 <HAL_TIM_PWM_Start_DMA+0x370>)
 80080da:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80080e0:	6879      	ldr	r1, [r7, #4]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	333c      	adds	r3, #60	; 0x3c
 80080e8:	461a      	mov	r2, r3
 80080ea:	887b      	ldrh	r3, [r7, #2]
 80080ec:	f7fe fa5e 	bl	80065ac <HAL_DMA_Start_IT>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d001      	beq.n	80080fa <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e093      	b.n	8008222 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	68da      	ldr	r2, [r3, #12]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008108:	60da      	str	r2, [r3, #12]
      break;
 800810a:	e026      	b.n	800815a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008110:	4a46      	ldr	r2, [pc, #280]	; (800822c <HAL_TIM_PWM_Start_DMA+0x368>)
 8008112:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008118:	4a45      	ldr	r2, [pc, #276]	; (8008230 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800811a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008120:	4a44      	ldr	r2, [pc, #272]	; (8008234 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008122:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008128:	6879      	ldr	r1, [r7, #4]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3340      	adds	r3, #64	; 0x40
 8008130:	461a      	mov	r2, r3
 8008132:	887b      	ldrh	r3, [r7, #2]
 8008134:	f7fe fa3a 	bl	80065ac <HAL_DMA_Start_IT>
 8008138:	4603      	mov	r3, r0
 800813a:	2b00      	cmp	r3, #0
 800813c:	d001      	beq.n	8008142 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800813e:	2301      	movs	r3, #1
 8008140:	e06f      	b.n	8008222 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	68da      	ldr	r2, [r3, #12]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008150:	60da      	str	r2, [r3, #12]
      break;
 8008152:	e002      	b.n	800815a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8008154:	2301      	movs	r3, #1
 8008156:	75fb      	strb	r3, [r7, #23]
      break;
 8008158:	bf00      	nop
  }

  if (status == HAL_OK)
 800815a:	7dfb      	ldrb	r3, [r7, #23]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d15f      	bne.n	8008220 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2201      	movs	r2, #1
 8008166:	68b9      	ldr	r1, [r7, #8]
 8008168:	4618      	mov	r0, r3
 800816a:	f001 f91b 	bl	80093a4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a31      	ldr	r2, [pc, #196]	; (8008238 <HAL_TIM_PWM_Start_DMA+0x374>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d004      	beq.n	8008182 <HAL_TIM_PWM_Start_DMA+0x2be>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a2f      	ldr	r2, [pc, #188]	; (800823c <HAL_TIM_PWM_Start_DMA+0x378>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d101      	bne.n	8008186 <HAL_TIM_PWM_Start_DMA+0x2c2>
 8008182:	2301      	movs	r3, #1
 8008184:	e000      	b.n	8008188 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8008186:	2300      	movs	r3, #0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d007      	beq.n	800819c <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800819a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a25      	ldr	r2, [pc, #148]	; (8008238 <HAL_TIM_PWM_Start_DMA+0x374>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d022      	beq.n	80081ec <HAL_TIM_PWM_Start_DMA+0x328>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081ae:	d01d      	beq.n	80081ec <HAL_TIM_PWM_Start_DMA+0x328>
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a22      	ldr	r2, [pc, #136]	; (8008240 <HAL_TIM_PWM_Start_DMA+0x37c>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d018      	beq.n	80081ec <HAL_TIM_PWM_Start_DMA+0x328>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a21      	ldr	r2, [pc, #132]	; (8008244 <HAL_TIM_PWM_Start_DMA+0x380>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d013      	beq.n	80081ec <HAL_TIM_PWM_Start_DMA+0x328>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a1f      	ldr	r2, [pc, #124]	; (8008248 <HAL_TIM_PWM_Start_DMA+0x384>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d00e      	beq.n	80081ec <HAL_TIM_PWM_Start_DMA+0x328>
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a1a      	ldr	r2, [pc, #104]	; (800823c <HAL_TIM_PWM_Start_DMA+0x378>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d009      	beq.n	80081ec <HAL_TIM_PWM_Start_DMA+0x328>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a1b      	ldr	r2, [pc, #108]	; (800824c <HAL_TIM_PWM_Start_DMA+0x388>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d004      	beq.n	80081ec <HAL_TIM_PWM_Start_DMA+0x328>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a1a      	ldr	r2, [pc, #104]	; (8008250 <HAL_TIM_PWM_Start_DMA+0x38c>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d111      	bne.n	8008210 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	f003 0307 	and.w	r3, r3, #7
 80081f6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	2b06      	cmp	r3, #6
 80081fc:	d010      	beq.n	8008220 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f042 0201 	orr.w	r2, r2, #1
 800820c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800820e:	e007      	b.n	8008220 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f042 0201 	orr.w	r2, r2, #1
 800821e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008220:	7dfb      	ldrb	r3, [r7, #23]
}
 8008222:	4618      	mov	r0, r3
 8008224:	3718      	adds	r7, #24
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	08008a6d 	.word	0x08008a6d
 8008230:	08008b15 	.word	0x08008b15
 8008234:	080089db 	.word	0x080089db
 8008238:	40010000 	.word	0x40010000
 800823c:	40010400 	.word	0x40010400
 8008240:	40000400 	.word	0x40000400
 8008244:	40000800 	.word	0x40000800
 8008248:	40000c00 	.word	0x40000c00
 800824c:	40014000 	.word	0x40014000
 8008250:	40001800 	.word	0x40001800

08008254 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d101      	bne.n	8008266 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008262:	2301      	movs	r3, #1
 8008264:	e041      	b.n	80082ea <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800826c:	b2db      	uxtb	r3, r3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d106      	bne.n	8008280 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f839 	bl	80082f2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	3304      	adds	r3, #4
 8008290:	4619      	mov	r1, r3
 8008292:	4610      	mov	r0, r2
 8008294:	f000 fc72 	bl	8008b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2201      	movs	r2, #1
 80082a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2201      	movs	r2, #1
 80082b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3708      	adds	r7, #8
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}

080082f2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80082f2:	b480      	push	{r7}
 80082f4:	b083      	sub	sp, #12
 80082f6:	af00      	add	r7, sp, #0
 80082f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80082fa:	bf00      	nop
 80082fc:	370c      	adds	r7, #12
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b082      	sub	sp, #8
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	691b      	ldr	r3, [r3, #16]
 8008314:	f003 0302 	and.w	r3, r3, #2
 8008318:	2b02      	cmp	r3, #2
 800831a:	d122      	bne.n	8008362 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68db      	ldr	r3, [r3, #12]
 8008322:	f003 0302 	and.w	r3, r3, #2
 8008326:	2b02      	cmp	r3, #2
 8008328:	d11b      	bne.n	8008362 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f06f 0202 	mvn.w	r2, #2
 8008332:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	f003 0303 	and.w	r3, r3, #3
 8008344:	2b00      	cmp	r3, #0
 8008346:	d003      	beq.n	8008350 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 fb14 	bl	8008976 <HAL_TIM_IC_CaptureCallback>
 800834e:	e005      	b.n	800835c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f000 fb06 	bl	8008962 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 fb17 	bl	800898a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	f003 0304 	and.w	r3, r3, #4
 800836c:	2b04      	cmp	r3, #4
 800836e:	d122      	bne.n	80083b6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	f003 0304 	and.w	r3, r3, #4
 800837a:	2b04      	cmp	r3, #4
 800837c:	d11b      	bne.n	80083b6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f06f 0204 	mvn.w	r2, #4
 8008386:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2202      	movs	r2, #2
 800838c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	699b      	ldr	r3, [r3, #24]
 8008394:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008398:	2b00      	cmp	r3, #0
 800839a:	d003      	beq.n	80083a4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f000 faea 	bl	8008976 <HAL_TIM_IC_CaptureCallback>
 80083a2:	e005      	b.n	80083b0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 fadc 	bl	8008962 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f000 faed 	bl	800898a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	691b      	ldr	r3, [r3, #16]
 80083bc:	f003 0308 	and.w	r3, r3, #8
 80083c0:	2b08      	cmp	r3, #8
 80083c2:	d122      	bne.n	800840a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	f003 0308 	and.w	r3, r3, #8
 80083ce:	2b08      	cmp	r3, #8
 80083d0:	d11b      	bne.n	800840a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f06f 0208 	mvn.w	r2, #8
 80083da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2204      	movs	r2, #4
 80083e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	69db      	ldr	r3, [r3, #28]
 80083e8:	f003 0303 	and.w	r3, r3, #3
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d003      	beq.n	80083f8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 fac0 	bl	8008976 <HAL_TIM_IC_CaptureCallback>
 80083f6:	e005      	b.n	8008404 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 fab2 	bl	8008962 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 fac3 	bl	800898a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	691b      	ldr	r3, [r3, #16]
 8008410:	f003 0310 	and.w	r3, r3, #16
 8008414:	2b10      	cmp	r3, #16
 8008416:	d122      	bne.n	800845e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	68db      	ldr	r3, [r3, #12]
 800841e:	f003 0310 	and.w	r3, r3, #16
 8008422:	2b10      	cmp	r3, #16
 8008424:	d11b      	bne.n	800845e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f06f 0210 	mvn.w	r2, #16
 800842e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2208      	movs	r2, #8
 8008434:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	69db      	ldr	r3, [r3, #28]
 800843c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008440:	2b00      	cmp	r3, #0
 8008442:	d003      	beq.n	800844c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f000 fa96 	bl	8008976 <HAL_TIM_IC_CaptureCallback>
 800844a:	e005      	b.n	8008458 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fa88 	bl	8008962 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fa99 	bl	800898a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2200      	movs	r2, #0
 800845c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	f003 0301 	and.w	r3, r3, #1
 8008468:	2b01      	cmp	r3, #1
 800846a:	d10e      	bne.n	800848a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	68db      	ldr	r3, [r3, #12]
 8008472:	f003 0301 	and.w	r3, r3, #1
 8008476:	2b01      	cmp	r3, #1
 8008478:	d107      	bne.n	800848a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f06f 0201 	mvn.w	r2, #1
 8008482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f7fb ff43 	bl	8004310 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	691b      	ldr	r3, [r3, #16]
 8008490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008494:	2b80      	cmp	r3, #128	; 0x80
 8008496:	d10e      	bne.n	80084b6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084a2:	2b80      	cmp	r3, #128	; 0x80
 80084a4:	d107      	bne.n	80084b6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80084ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f001 f875 	bl	80095a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084c0:	2b40      	cmp	r3, #64	; 0x40
 80084c2:	d10e      	bne.n	80084e2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ce:	2b40      	cmp	r3, #64	; 0x40
 80084d0:	d107      	bne.n	80084e2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80084da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 fa68 	bl	80089b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	691b      	ldr	r3, [r3, #16]
 80084e8:	f003 0320 	and.w	r3, r3, #32
 80084ec:	2b20      	cmp	r3, #32
 80084ee:	d10e      	bne.n	800850e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	68db      	ldr	r3, [r3, #12]
 80084f6:	f003 0320 	and.w	r3, r3, #32
 80084fa:	2b20      	cmp	r3, #32
 80084fc:	d107      	bne.n	800850e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f06f 0220 	mvn.w	r2, #32
 8008506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f001 f83f 	bl	800958c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800850e:	bf00      	nop
 8008510:	3708      	adds	r7, #8
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}

08008516 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008516:	b580      	push	{r7, lr}
 8008518:	b086      	sub	sp, #24
 800851a:	af00      	add	r7, sp, #0
 800851c:	60f8      	str	r0, [r7, #12]
 800851e:	60b9      	str	r1, [r7, #8]
 8008520:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800852c:	2b01      	cmp	r3, #1
 800852e:	d101      	bne.n	8008534 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008530:	2302      	movs	r3, #2
 8008532:	e088      	b.n	8008646 <HAL_TIM_IC_ConfigChannel+0x130>
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d11b      	bne.n	800857a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6818      	ldr	r0, [r3, #0]
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	6819      	ldr	r1, [r3, #0]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	685a      	ldr	r2, [r3, #4]
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	f000 fd63 	bl	800901c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	699a      	ldr	r2, [r3, #24]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f022 020c 	bic.w	r2, r2, #12
 8008564:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	6999      	ldr	r1, [r3, #24]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	689a      	ldr	r2, [r3, #8]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	430a      	orrs	r2, r1
 8008576:	619a      	str	r2, [r3, #24]
 8008578:	e060      	b.n	800863c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2b04      	cmp	r3, #4
 800857e:	d11c      	bne.n	80085ba <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	6818      	ldr	r0, [r3, #0]
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	6819      	ldr	r1, [r3, #0]
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	685a      	ldr	r2, [r3, #4]
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	f000 fde7 	bl	8009162 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	699a      	ldr	r2, [r3, #24]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80085a2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	6999      	ldr	r1, [r3, #24]
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	021a      	lsls	r2, r3, #8
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	430a      	orrs	r2, r1
 80085b6:	619a      	str	r2, [r3, #24]
 80085b8:	e040      	b.n	800863c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d11b      	bne.n	80085f8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6818      	ldr	r0, [r3, #0]
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	6819      	ldr	r1, [r3, #0]
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	685a      	ldr	r2, [r3, #4]
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	68db      	ldr	r3, [r3, #12]
 80085d0:	f000 fe34 	bl	800923c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	69da      	ldr	r2, [r3, #28]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f022 020c 	bic.w	r2, r2, #12
 80085e2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	69d9      	ldr	r1, [r3, #28]
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	689a      	ldr	r2, [r3, #8]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	430a      	orrs	r2, r1
 80085f4:	61da      	str	r2, [r3, #28]
 80085f6:	e021      	b.n	800863c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2b0c      	cmp	r3, #12
 80085fc:	d11c      	bne.n	8008638 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	6818      	ldr	r0, [r3, #0]
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	6819      	ldr	r1, [r3, #0]
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	685a      	ldr	r2, [r3, #4]
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	f000 fe51 	bl	80092b4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	69da      	ldr	r2, [r3, #28]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008620:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	69d9      	ldr	r1, [r3, #28]
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	021a      	lsls	r2, r3, #8
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	430a      	orrs	r2, r1
 8008634:	61da      	str	r2, [r3, #28]
 8008636:	e001      	b.n	800863c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008638:	2301      	movs	r3, #1
 800863a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2200      	movs	r2, #0
 8008640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008644:	7dfb      	ldrb	r3, [r7, #23]
}
 8008646:	4618      	mov	r0, r3
 8008648:	3718      	adds	r7, #24
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
	...

08008650 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800865c:	2300      	movs	r3, #0
 800865e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008666:	2b01      	cmp	r3, #1
 8008668:	d101      	bne.n	800866e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800866a:	2302      	movs	r3, #2
 800866c:	e0ae      	b.n	80087cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2201      	movs	r2, #1
 8008672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2b0c      	cmp	r3, #12
 800867a:	f200 809f 	bhi.w	80087bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800867e:	a201      	add	r2, pc, #4	; (adr r2, 8008684 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008684:	080086b9 	.word	0x080086b9
 8008688:	080087bd 	.word	0x080087bd
 800868c:	080087bd 	.word	0x080087bd
 8008690:	080087bd 	.word	0x080087bd
 8008694:	080086f9 	.word	0x080086f9
 8008698:	080087bd 	.word	0x080087bd
 800869c:	080087bd 	.word	0x080087bd
 80086a0:	080087bd 	.word	0x080087bd
 80086a4:	0800873b 	.word	0x0800873b
 80086a8:	080087bd 	.word	0x080087bd
 80086ac:	080087bd 	.word	0x080087bd
 80086b0:	080087bd 	.word	0x080087bd
 80086b4:	0800877b 	.word	0x0800877b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	68b9      	ldr	r1, [r7, #8]
 80086be:	4618      	mov	r0, r3
 80086c0:	f000 fafc 	bl	8008cbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	699a      	ldr	r2, [r3, #24]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0208 	orr.w	r2, r2, #8
 80086d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	699a      	ldr	r2, [r3, #24]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f022 0204 	bic.w	r2, r2, #4
 80086e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	6999      	ldr	r1, [r3, #24]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	691a      	ldr	r2, [r3, #16]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	430a      	orrs	r2, r1
 80086f4:	619a      	str	r2, [r3, #24]
      break;
 80086f6:	e064      	b.n	80087c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68b9      	ldr	r1, [r7, #8]
 80086fe:	4618      	mov	r0, r3
 8008700:	f000 fb4c 	bl	8008d9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	699a      	ldr	r2, [r3, #24]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	699a      	ldr	r2, [r3, #24]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	6999      	ldr	r1, [r3, #24]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	691b      	ldr	r3, [r3, #16]
 800872e:	021a      	lsls	r2, r3, #8
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	430a      	orrs	r2, r1
 8008736:	619a      	str	r2, [r3, #24]
      break;
 8008738:	e043      	b.n	80087c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68b9      	ldr	r1, [r7, #8]
 8008740:	4618      	mov	r0, r3
 8008742:	f000 fba1 	bl	8008e88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	69da      	ldr	r2, [r3, #28]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f042 0208 	orr.w	r2, r2, #8
 8008754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	69da      	ldr	r2, [r3, #28]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f022 0204 	bic.w	r2, r2, #4
 8008764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	69d9      	ldr	r1, [r3, #28]
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	691a      	ldr	r2, [r3, #16]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	430a      	orrs	r2, r1
 8008776:	61da      	str	r2, [r3, #28]
      break;
 8008778:	e023      	b.n	80087c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	68b9      	ldr	r1, [r7, #8]
 8008780:	4618      	mov	r0, r3
 8008782:	f000 fbf5 	bl	8008f70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	69da      	ldr	r2, [r3, #28]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	69da      	ldr	r2, [r3, #28]
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	69d9      	ldr	r1, [r3, #28]
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	691b      	ldr	r3, [r3, #16]
 80087b0:	021a      	lsls	r2, r3, #8
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	430a      	orrs	r2, r1
 80087b8:	61da      	str	r2, [r3, #28]
      break;
 80087ba:	e002      	b.n	80087c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	75fb      	strb	r3, [r7, #23]
      break;
 80087c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80087ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3718      	adds	r7, #24
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b084      	sub	sp, #16
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087de:	2300      	movs	r3, #0
 80087e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d101      	bne.n	80087f0 <HAL_TIM_ConfigClockSource+0x1c>
 80087ec:	2302      	movs	r3, #2
 80087ee:	e0b4      	b.n	800895a <HAL_TIM_ConfigClockSource+0x186>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2201      	movs	r2, #1
 80087f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2202      	movs	r2, #2
 80087fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800880e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008816:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	68ba      	ldr	r2, [r7, #8]
 800881e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008828:	d03e      	beq.n	80088a8 <HAL_TIM_ConfigClockSource+0xd4>
 800882a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800882e:	f200 8087 	bhi.w	8008940 <HAL_TIM_ConfigClockSource+0x16c>
 8008832:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008836:	f000 8086 	beq.w	8008946 <HAL_TIM_ConfigClockSource+0x172>
 800883a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800883e:	d87f      	bhi.n	8008940 <HAL_TIM_ConfigClockSource+0x16c>
 8008840:	2b70      	cmp	r3, #112	; 0x70
 8008842:	d01a      	beq.n	800887a <HAL_TIM_ConfigClockSource+0xa6>
 8008844:	2b70      	cmp	r3, #112	; 0x70
 8008846:	d87b      	bhi.n	8008940 <HAL_TIM_ConfigClockSource+0x16c>
 8008848:	2b60      	cmp	r3, #96	; 0x60
 800884a:	d050      	beq.n	80088ee <HAL_TIM_ConfigClockSource+0x11a>
 800884c:	2b60      	cmp	r3, #96	; 0x60
 800884e:	d877      	bhi.n	8008940 <HAL_TIM_ConfigClockSource+0x16c>
 8008850:	2b50      	cmp	r3, #80	; 0x50
 8008852:	d03c      	beq.n	80088ce <HAL_TIM_ConfigClockSource+0xfa>
 8008854:	2b50      	cmp	r3, #80	; 0x50
 8008856:	d873      	bhi.n	8008940 <HAL_TIM_ConfigClockSource+0x16c>
 8008858:	2b40      	cmp	r3, #64	; 0x40
 800885a:	d058      	beq.n	800890e <HAL_TIM_ConfigClockSource+0x13a>
 800885c:	2b40      	cmp	r3, #64	; 0x40
 800885e:	d86f      	bhi.n	8008940 <HAL_TIM_ConfigClockSource+0x16c>
 8008860:	2b30      	cmp	r3, #48	; 0x30
 8008862:	d064      	beq.n	800892e <HAL_TIM_ConfigClockSource+0x15a>
 8008864:	2b30      	cmp	r3, #48	; 0x30
 8008866:	d86b      	bhi.n	8008940 <HAL_TIM_ConfigClockSource+0x16c>
 8008868:	2b20      	cmp	r3, #32
 800886a:	d060      	beq.n	800892e <HAL_TIM_ConfigClockSource+0x15a>
 800886c:	2b20      	cmp	r3, #32
 800886e:	d867      	bhi.n	8008940 <HAL_TIM_ConfigClockSource+0x16c>
 8008870:	2b00      	cmp	r3, #0
 8008872:	d05c      	beq.n	800892e <HAL_TIM_ConfigClockSource+0x15a>
 8008874:	2b10      	cmp	r3, #16
 8008876:	d05a      	beq.n	800892e <HAL_TIM_ConfigClockSource+0x15a>
 8008878:	e062      	b.n	8008940 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6818      	ldr	r0, [r3, #0]
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	6899      	ldr	r1, [r3, #8]
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	685a      	ldr	r2, [r3, #4]
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	68db      	ldr	r3, [r3, #12]
 800888a:	f000 fd6b 	bl	8009364 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	689b      	ldr	r3, [r3, #8]
 8008894:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800889c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	609a      	str	r2, [r3, #8]
      break;
 80088a6:	e04f      	b.n	8008948 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6818      	ldr	r0, [r3, #0]
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	6899      	ldr	r1, [r3, #8]
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	685a      	ldr	r2, [r3, #4]
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	f000 fd54 	bl	8009364 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	689a      	ldr	r2, [r3, #8]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80088ca:	609a      	str	r2, [r3, #8]
      break;
 80088cc:	e03c      	b.n	8008948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6818      	ldr	r0, [r3, #0]
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	6859      	ldr	r1, [r3, #4]
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	461a      	mov	r2, r3
 80088dc:	f000 fc12 	bl	8009104 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2150      	movs	r1, #80	; 0x50
 80088e6:	4618      	mov	r0, r3
 80088e8:	f000 fd21 	bl	800932e <TIM_ITRx_SetConfig>
      break;
 80088ec:	e02c      	b.n	8008948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6818      	ldr	r0, [r3, #0]
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	6859      	ldr	r1, [r3, #4]
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	68db      	ldr	r3, [r3, #12]
 80088fa:	461a      	mov	r2, r3
 80088fc:	f000 fc6e 	bl	80091dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2160      	movs	r1, #96	; 0x60
 8008906:	4618      	mov	r0, r3
 8008908:	f000 fd11 	bl	800932e <TIM_ITRx_SetConfig>
      break;
 800890c:	e01c      	b.n	8008948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6818      	ldr	r0, [r3, #0]
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	6859      	ldr	r1, [r3, #4]
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	68db      	ldr	r3, [r3, #12]
 800891a:	461a      	mov	r2, r3
 800891c:	f000 fbf2 	bl	8009104 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2140      	movs	r1, #64	; 0x40
 8008926:	4618      	mov	r0, r3
 8008928:	f000 fd01 	bl	800932e <TIM_ITRx_SetConfig>
      break;
 800892c:	e00c      	b.n	8008948 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4619      	mov	r1, r3
 8008938:	4610      	mov	r0, r2
 800893a:	f000 fcf8 	bl	800932e <TIM_ITRx_SetConfig>
      break;
 800893e:	e003      	b.n	8008948 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	73fb      	strb	r3, [r7, #15]
      break;
 8008944:	e000      	b.n	8008948 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008946:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2201      	movs	r2, #1
 800894c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008958:	7bfb      	ldrb	r3, [r7, #15]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3710      	adds	r7, #16
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008962:	b480      	push	{r7}
 8008964:	b083      	sub	sp, #12
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800896a:	bf00      	nop
 800896c:	370c      	adds	r7, #12
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr

08008976 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008976:	b480      	push	{r7}
 8008978:	b083      	sub	sp, #12
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800897e:	bf00      	nop
 8008980:	370c      	adds	r7, #12
 8008982:	46bd      	mov	sp, r7
 8008984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008988:	4770      	bx	lr

0800898a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800898a:	b480      	push	{r7}
 800898c:	b083      	sub	sp, #12
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008992:	bf00      	nop
 8008994:	370c      	adds	r7, #12
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr

0800899e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800899e:	b480      	push	{r7}
 80089a0:	b083      	sub	sp, #12
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80089a6:	bf00      	nop
 80089a8:	370c      	adds	r7, #12
 80089aa:	46bd      	mov	sp, r7
 80089ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b0:	4770      	bx	lr

080089b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80089b2:	b480      	push	{r7}
 80089b4:	b083      	sub	sp, #12
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80089ba:	bf00      	nop
 80089bc:	370c      	adds	r7, #12
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr

080089c6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80089c6:	b480      	push	{r7}
 80089c8:	b083      	sub	sp, #12
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80089ce:	bf00      	nop
 80089d0:	370c      	adds	r7, #12
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr

080089da <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80089da:	b580      	push	{r7, lr}
 80089dc:	b084      	sub	sp, #16
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d107      	bne.n	8008a02 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2201      	movs	r2, #1
 80089f6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2201      	movs	r2, #1
 80089fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a00:	e02a      	b.n	8008a58 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d107      	bne.n	8008a1c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2202      	movs	r2, #2
 8008a10:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2201      	movs	r2, #1
 8008a16:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a1a:	e01d      	b.n	8008a58 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d107      	bne.n	8008a36 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2204      	movs	r2, #4
 8008a2a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a34:	e010      	b.n	8008a58 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a3a:	687a      	ldr	r2, [r7, #4]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d107      	bne.n	8008a50 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2208      	movs	r2, #8
 8008a44:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008a4e:	e003      	b.n	8008a58 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2201      	movs	r2, #1
 8008a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f7ff ffb4 	bl	80089c6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2200      	movs	r2, #0
 8008a62:	771a      	strb	r2, [r3, #28]
}
 8008a64:	bf00      	nop
 8008a66:	3710      	adds	r7, #16
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a78:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d10b      	bne.n	8008a9c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2201      	movs	r2, #1
 8008a88:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	69db      	ldr	r3, [r3, #28]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d136      	bne.n	8008b00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a9a:	e031      	b.n	8008b00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d10b      	bne.n	8008abe <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2202      	movs	r2, #2
 8008aaa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	69db      	ldr	r3, [r3, #28]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d125      	bne.n	8008b00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008abc:	e020      	b.n	8008b00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d10b      	bne.n	8008ae0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2204      	movs	r2, #4
 8008acc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	69db      	ldr	r3, [r3, #28]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d114      	bne.n	8008b00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2201      	movs	r2, #1
 8008ada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ade:	e00f      	b.n	8008b00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d10a      	bne.n	8008b00 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2208      	movs	r2, #8
 8008aee:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	69db      	ldr	r3, [r3, #28]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d103      	bne.n	8008b00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f7ff ff42 	bl	800898a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	771a      	strb	r2, [r3, #28]
}
 8008b0c:	bf00      	nop
 8008b0e:	3710      	adds	r7, #16
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b20:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d103      	bne.n	8008b34 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	771a      	strb	r2, [r3, #28]
 8008b32:	e019      	b.n	8008b68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d103      	bne.n	8008b46 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2202      	movs	r2, #2
 8008b42:	771a      	strb	r2, [r3, #28]
 8008b44:	e010      	b.n	8008b68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d103      	bne.n	8008b58 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2204      	movs	r2, #4
 8008b54:	771a      	strb	r2, [r3, #28]
 8008b56:	e007      	b.n	8008b68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d102      	bne.n	8008b68 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2208      	movs	r2, #8
 8008b66:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f7ff ff18 	bl	800899e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2200      	movs	r2, #0
 8008b72:	771a      	strb	r2, [r3, #28]
}
 8008b74:	bf00      	nop
 8008b76:	3710      	adds	r7, #16
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b085      	sub	sp, #20
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	4a40      	ldr	r2, [pc, #256]	; (8008c90 <TIM_Base_SetConfig+0x114>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d013      	beq.n	8008bbc <TIM_Base_SetConfig+0x40>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b9a:	d00f      	beq.n	8008bbc <TIM_Base_SetConfig+0x40>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a3d      	ldr	r2, [pc, #244]	; (8008c94 <TIM_Base_SetConfig+0x118>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d00b      	beq.n	8008bbc <TIM_Base_SetConfig+0x40>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a3c      	ldr	r2, [pc, #240]	; (8008c98 <TIM_Base_SetConfig+0x11c>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d007      	beq.n	8008bbc <TIM_Base_SetConfig+0x40>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	4a3b      	ldr	r2, [pc, #236]	; (8008c9c <TIM_Base_SetConfig+0x120>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d003      	beq.n	8008bbc <TIM_Base_SetConfig+0x40>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4a3a      	ldr	r2, [pc, #232]	; (8008ca0 <TIM_Base_SetConfig+0x124>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d108      	bne.n	8008bce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	68fa      	ldr	r2, [r7, #12]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	4a2f      	ldr	r2, [pc, #188]	; (8008c90 <TIM_Base_SetConfig+0x114>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d02b      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bdc:	d027      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	4a2c      	ldr	r2, [pc, #176]	; (8008c94 <TIM_Base_SetConfig+0x118>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d023      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	4a2b      	ldr	r2, [pc, #172]	; (8008c98 <TIM_Base_SetConfig+0x11c>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d01f      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4a2a      	ldr	r2, [pc, #168]	; (8008c9c <TIM_Base_SetConfig+0x120>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d01b      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	4a29      	ldr	r2, [pc, #164]	; (8008ca0 <TIM_Base_SetConfig+0x124>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d017      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a28      	ldr	r2, [pc, #160]	; (8008ca4 <TIM_Base_SetConfig+0x128>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d013      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a27      	ldr	r2, [pc, #156]	; (8008ca8 <TIM_Base_SetConfig+0x12c>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d00f      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4a26      	ldr	r2, [pc, #152]	; (8008cac <TIM_Base_SetConfig+0x130>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d00b      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a25      	ldr	r2, [pc, #148]	; (8008cb0 <TIM_Base_SetConfig+0x134>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d007      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a24      	ldr	r2, [pc, #144]	; (8008cb4 <TIM_Base_SetConfig+0x138>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d003      	beq.n	8008c2e <TIM_Base_SetConfig+0xb2>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a23      	ldr	r2, [pc, #140]	; (8008cb8 <TIM_Base_SetConfig+0x13c>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d108      	bne.n	8008c40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	68fa      	ldr	r2, [r7, #12]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	689a      	ldr	r2, [r3, #8]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	4a0a      	ldr	r2, [pc, #40]	; (8008c90 <TIM_Base_SetConfig+0x114>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d003      	beq.n	8008c74 <TIM_Base_SetConfig+0xf8>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a0c      	ldr	r2, [pc, #48]	; (8008ca0 <TIM_Base_SetConfig+0x124>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d103      	bne.n	8008c7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	691a      	ldr	r2, [r3, #16]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	615a      	str	r2, [r3, #20]
}
 8008c82:	bf00      	nop
 8008c84:	3714      	adds	r7, #20
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr
 8008c8e:	bf00      	nop
 8008c90:	40010000 	.word	0x40010000
 8008c94:	40000400 	.word	0x40000400
 8008c98:	40000800 	.word	0x40000800
 8008c9c:	40000c00 	.word	0x40000c00
 8008ca0:	40010400 	.word	0x40010400
 8008ca4:	40014000 	.word	0x40014000
 8008ca8:	40014400 	.word	0x40014400
 8008cac:	40014800 	.word	0x40014800
 8008cb0:	40001800 	.word	0x40001800
 8008cb4:	40001c00 	.word	0x40001c00
 8008cb8:	40002000 	.word	0x40002000

08008cbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b087      	sub	sp, #28
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a1b      	ldr	r3, [r3, #32]
 8008cca:	f023 0201 	bic.w	r2, r3, #1
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6a1b      	ldr	r3, [r3, #32]
 8008cd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	699b      	ldr	r3, [r3, #24]
 8008ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f023 0303 	bic.w	r3, r3, #3
 8008cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	f023 0302 	bic.w	r3, r3, #2
 8008d04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	697a      	ldr	r2, [r7, #20]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4a20      	ldr	r2, [pc, #128]	; (8008d94 <TIM_OC1_SetConfig+0xd8>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d003      	beq.n	8008d20 <TIM_OC1_SetConfig+0x64>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	4a1f      	ldr	r2, [pc, #124]	; (8008d98 <TIM_OC1_SetConfig+0xdc>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d10c      	bne.n	8008d3a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	f023 0308 	bic.w	r3, r3, #8
 8008d26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	697a      	ldr	r2, [r7, #20]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	f023 0304 	bic.w	r3, r3, #4
 8008d38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a15      	ldr	r2, [pc, #84]	; (8008d94 <TIM_OC1_SetConfig+0xd8>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d003      	beq.n	8008d4a <TIM_OC1_SetConfig+0x8e>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a14      	ldr	r2, [pc, #80]	; (8008d98 <TIM_OC1_SetConfig+0xdc>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d111      	bne.n	8008d6e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	693a      	ldr	r2, [r7, #16]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	699b      	ldr	r3, [r3, #24]
 8008d68:	693a      	ldr	r2, [r7, #16]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	693a      	ldr	r2, [r7, #16]
 8008d72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	68fa      	ldr	r2, [r7, #12]
 8008d78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	685a      	ldr	r2, [r3, #4]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	697a      	ldr	r2, [r7, #20]
 8008d86:	621a      	str	r2, [r3, #32]
}
 8008d88:	bf00      	nop
 8008d8a:	371c      	adds	r7, #28
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr
 8008d94:	40010000 	.word	0x40010000
 8008d98:	40010400 	.word	0x40010400

08008d9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b087      	sub	sp, #28
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a1b      	ldr	r3, [r3, #32]
 8008daa:	f023 0210 	bic.w	r2, r3, #16
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6a1b      	ldr	r3, [r3, #32]
 8008db6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	699b      	ldr	r3, [r3, #24]
 8008dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	021b      	lsls	r3, r3, #8
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f023 0320 	bic.w	r3, r3, #32
 8008de6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	011b      	lsls	r3, r3, #4
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a22      	ldr	r2, [pc, #136]	; (8008e80 <TIM_OC2_SetConfig+0xe4>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d003      	beq.n	8008e04 <TIM_OC2_SetConfig+0x68>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a21      	ldr	r2, [pc, #132]	; (8008e84 <TIM_OC2_SetConfig+0xe8>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d10d      	bne.n	8008e20 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	011b      	lsls	r3, r3, #4
 8008e12:	697a      	ldr	r2, [r7, #20]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	4a17      	ldr	r2, [pc, #92]	; (8008e80 <TIM_OC2_SetConfig+0xe4>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d003      	beq.n	8008e30 <TIM_OC2_SetConfig+0x94>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	4a16      	ldr	r2, [pc, #88]	; (8008e84 <TIM_OC2_SetConfig+0xe8>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d113      	bne.n	8008e58 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	695b      	ldr	r3, [r3, #20]
 8008e44:	009b      	lsls	r3, r3, #2
 8008e46:	693a      	ldr	r2, [r7, #16]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	699b      	ldr	r3, [r3, #24]
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	693a      	ldr	r2, [r7, #16]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	685a      	ldr	r2, [r3, #4]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	697a      	ldr	r2, [r7, #20]
 8008e70:	621a      	str	r2, [r3, #32]
}
 8008e72:	bf00      	nop
 8008e74:	371c      	adds	r7, #28
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop
 8008e80:	40010000 	.word	0x40010000
 8008e84:	40010400 	.word	0x40010400

08008e88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b087      	sub	sp, #28
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6a1b      	ldr	r3, [r3, #32]
 8008e96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6a1b      	ldr	r3, [r3, #32]
 8008ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	69db      	ldr	r3, [r3, #28]
 8008eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f023 0303 	bic.w	r3, r3, #3
 8008ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	021b      	lsls	r3, r3, #8
 8008ed8:	697a      	ldr	r2, [r7, #20]
 8008eda:	4313      	orrs	r3, r2
 8008edc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a21      	ldr	r2, [pc, #132]	; (8008f68 <TIM_OC3_SetConfig+0xe0>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d003      	beq.n	8008eee <TIM_OC3_SetConfig+0x66>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a20      	ldr	r2, [pc, #128]	; (8008f6c <TIM_OC3_SetConfig+0xe4>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d10d      	bne.n	8008f0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ef4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	021b      	lsls	r3, r3, #8
 8008efc:	697a      	ldr	r2, [r7, #20]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a16      	ldr	r2, [pc, #88]	; (8008f68 <TIM_OC3_SetConfig+0xe0>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d003      	beq.n	8008f1a <TIM_OC3_SetConfig+0x92>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a15      	ldr	r2, [pc, #84]	; (8008f6c <TIM_OC3_SetConfig+0xe4>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d113      	bne.n	8008f42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	695b      	ldr	r3, [r3, #20]
 8008f2e:	011b      	lsls	r3, r3, #4
 8008f30:	693a      	ldr	r2, [r7, #16]
 8008f32:	4313      	orrs	r3, r2
 8008f34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	699b      	ldr	r3, [r3, #24]
 8008f3a:	011b      	lsls	r3, r3, #4
 8008f3c:	693a      	ldr	r2, [r7, #16]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	693a      	ldr	r2, [r7, #16]
 8008f46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	68fa      	ldr	r2, [r7, #12]
 8008f4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	685a      	ldr	r2, [r3, #4]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	697a      	ldr	r2, [r7, #20]
 8008f5a:	621a      	str	r2, [r3, #32]
}
 8008f5c:	bf00      	nop
 8008f5e:	371c      	adds	r7, #28
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr
 8008f68:	40010000 	.word	0x40010000
 8008f6c:	40010400 	.word	0x40010400

08008f70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b087      	sub	sp, #28
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6a1b      	ldr	r3, [r3, #32]
 8008f8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	69db      	ldr	r3, [r3, #28]
 8008f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	021b      	lsls	r3, r3, #8
 8008fae:	68fa      	ldr	r2, [r7, #12]
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008fba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	031b      	lsls	r3, r3, #12
 8008fc2:	693a      	ldr	r2, [r7, #16]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	4a12      	ldr	r2, [pc, #72]	; (8009014 <TIM_OC4_SetConfig+0xa4>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d003      	beq.n	8008fd8 <TIM_OC4_SetConfig+0x68>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4a11      	ldr	r2, [pc, #68]	; (8009018 <TIM_OC4_SetConfig+0xa8>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d109      	bne.n	8008fec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	695b      	ldr	r3, [r3, #20]
 8008fe4:	019b      	lsls	r3, r3, #6
 8008fe6:	697a      	ldr	r2, [r7, #20]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	697a      	ldr	r2, [r7, #20]
 8008ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	68fa      	ldr	r2, [r7, #12]
 8008ff6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	685a      	ldr	r2, [r3, #4]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	693a      	ldr	r2, [r7, #16]
 8009004:	621a      	str	r2, [r3, #32]
}
 8009006:	bf00      	nop
 8009008:	371c      	adds	r7, #28
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	40010000 	.word	0x40010000
 8009018:	40010400 	.word	0x40010400

0800901c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800901c:	b480      	push	{r7}
 800901e:	b087      	sub	sp, #28
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	607a      	str	r2, [r7, #4]
 8009028:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6a1b      	ldr	r3, [r3, #32]
 800902e:	f023 0201 	bic.w	r2, r3, #1
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	699b      	ldr	r3, [r3, #24]
 800903a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6a1b      	ldr	r3, [r3, #32]
 8009040:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	4a28      	ldr	r2, [pc, #160]	; (80090e8 <TIM_TI1_SetConfig+0xcc>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d01b      	beq.n	8009082 <TIM_TI1_SetConfig+0x66>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009050:	d017      	beq.n	8009082 <TIM_TI1_SetConfig+0x66>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	4a25      	ldr	r2, [pc, #148]	; (80090ec <TIM_TI1_SetConfig+0xd0>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d013      	beq.n	8009082 <TIM_TI1_SetConfig+0x66>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	4a24      	ldr	r2, [pc, #144]	; (80090f0 <TIM_TI1_SetConfig+0xd4>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d00f      	beq.n	8009082 <TIM_TI1_SetConfig+0x66>
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	4a23      	ldr	r2, [pc, #140]	; (80090f4 <TIM_TI1_SetConfig+0xd8>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d00b      	beq.n	8009082 <TIM_TI1_SetConfig+0x66>
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	4a22      	ldr	r2, [pc, #136]	; (80090f8 <TIM_TI1_SetConfig+0xdc>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d007      	beq.n	8009082 <TIM_TI1_SetConfig+0x66>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	4a21      	ldr	r2, [pc, #132]	; (80090fc <TIM_TI1_SetConfig+0xe0>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d003      	beq.n	8009082 <TIM_TI1_SetConfig+0x66>
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	4a20      	ldr	r2, [pc, #128]	; (8009100 <TIM_TI1_SetConfig+0xe4>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d101      	bne.n	8009086 <TIM_TI1_SetConfig+0x6a>
 8009082:	2301      	movs	r3, #1
 8009084:	e000      	b.n	8009088 <TIM_TI1_SetConfig+0x6c>
 8009086:	2300      	movs	r3, #0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d008      	beq.n	800909e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	f023 0303 	bic.w	r3, r3, #3
 8009092:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009094:	697a      	ldr	r2, [r7, #20]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4313      	orrs	r3, r2
 800909a:	617b      	str	r3, [r7, #20]
 800909c:	e003      	b.n	80090a6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	f043 0301 	orr.w	r3, r3, #1
 80090a4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80090ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	011b      	lsls	r3, r3, #4
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	697a      	ldr	r2, [r7, #20]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	f023 030a 	bic.w	r3, r3, #10
 80090c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	f003 030a 	and.w	r3, r3, #10
 80090c8:	693a      	ldr	r2, [r7, #16]
 80090ca:	4313      	orrs	r3, r2
 80090cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	697a      	ldr	r2, [r7, #20]
 80090d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	693a      	ldr	r2, [r7, #16]
 80090d8:	621a      	str	r2, [r3, #32]
}
 80090da:	bf00      	nop
 80090dc:	371c      	adds	r7, #28
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr
 80090e6:	bf00      	nop
 80090e8:	40010000 	.word	0x40010000
 80090ec:	40000400 	.word	0x40000400
 80090f0:	40000800 	.word	0x40000800
 80090f4:	40000c00 	.word	0x40000c00
 80090f8:	40010400 	.word	0x40010400
 80090fc:	40014000 	.word	0x40014000
 8009100:	40001800 	.word	0x40001800

08009104 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009104:	b480      	push	{r7}
 8009106:	b087      	sub	sp, #28
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6a1b      	ldr	r3, [r3, #32]
 8009114:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	6a1b      	ldr	r3, [r3, #32]
 800911a:	f023 0201 	bic.w	r2, r3, #1
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	699b      	ldr	r3, [r3, #24]
 8009126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800912e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	011b      	lsls	r3, r3, #4
 8009134:	693a      	ldr	r2, [r7, #16]
 8009136:	4313      	orrs	r3, r2
 8009138:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	f023 030a 	bic.w	r3, r3, #10
 8009140:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009142:	697a      	ldr	r2, [r7, #20]
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	4313      	orrs	r3, r2
 8009148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	693a      	ldr	r2, [r7, #16]
 800914e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	697a      	ldr	r2, [r7, #20]
 8009154:	621a      	str	r2, [r3, #32]
}
 8009156:	bf00      	nop
 8009158:	371c      	adds	r7, #28
 800915a:	46bd      	mov	sp, r7
 800915c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009160:	4770      	bx	lr

08009162 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009162:	b480      	push	{r7}
 8009164:	b087      	sub	sp, #28
 8009166:	af00      	add	r7, sp, #0
 8009168:	60f8      	str	r0, [r7, #12]
 800916a:	60b9      	str	r1, [r7, #8]
 800916c:	607a      	str	r2, [r7, #4]
 800916e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6a1b      	ldr	r3, [r3, #32]
 8009174:	f023 0210 	bic.w	r2, r3, #16
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6a1b      	ldr	r3, [r3, #32]
 8009186:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800918e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	021b      	lsls	r3, r3, #8
 8009194:	697a      	ldr	r2, [r7, #20]
 8009196:	4313      	orrs	r3, r2
 8009198:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	031b      	lsls	r3, r3, #12
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	697a      	ldr	r2, [r7, #20]
 80091aa:	4313      	orrs	r3, r2
 80091ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80091b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	011b      	lsls	r3, r3, #4
 80091ba:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80091be:	693a      	ldr	r2, [r7, #16]
 80091c0:	4313      	orrs	r3, r2
 80091c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	697a      	ldr	r2, [r7, #20]
 80091c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	693a      	ldr	r2, [r7, #16]
 80091ce:	621a      	str	r2, [r3, #32]
}
 80091d0:	bf00      	nop
 80091d2:	371c      	adds	r7, #28
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr

080091dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091dc:	b480      	push	{r7}
 80091de:	b087      	sub	sp, #28
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	60b9      	str	r1, [r7, #8]
 80091e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6a1b      	ldr	r3, [r3, #32]
 80091ec:	f023 0210 	bic.w	r2, r3, #16
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	699b      	ldr	r3, [r3, #24]
 80091f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	6a1b      	ldr	r3, [r3, #32]
 80091fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009206:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	031b      	lsls	r3, r3, #12
 800920c:	697a      	ldr	r2, [r7, #20]
 800920e:	4313      	orrs	r3, r2
 8009210:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009218:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	011b      	lsls	r3, r3, #4
 800921e:	693a      	ldr	r2, [r7, #16]
 8009220:	4313      	orrs	r3, r2
 8009222:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	697a      	ldr	r2, [r7, #20]
 8009228:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	693a      	ldr	r2, [r7, #16]
 800922e:	621a      	str	r2, [r3, #32]
}
 8009230:	bf00      	nop
 8009232:	371c      	adds	r7, #28
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800923c:	b480      	push	{r7}
 800923e:	b087      	sub	sp, #28
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
 8009248:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	6a1b      	ldr	r3, [r3, #32]
 800924e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	69db      	ldr	r3, [r3, #28]
 800925a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6a1b      	ldr	r3, [r3, #32]
 8009260:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	f023 0303 	bic.w	r3, r3, #3
 8009268:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800926a:	697a      	ldr	r2, [r7, #20]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	4313      	orrs	r3, r2
 8009270:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009278:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	011b      	lsls	r3, r3, #4
 800927e:	b2db      	uxtb	r3, r3
 8009280:	697a      	ldr	r2, [r7, #20]
 8009282:	4313      	orrs	r3, r2
 8009284:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800928c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	021b      	lsls	r3, r3, #8
 8009292:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009296:	693a      	ldr	r2, [r7, #16]
 8009298:	4313      	orrs	r3, r2
 800929a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	693a      	ldr	r2, [r7, #16]
 80092a6:	621a      	str	r2, [r3, #32]
}
 80092a8:	bf00      	nop
 80092aa:	371c      	adds	r7, #28
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b087      	sub	sp, #28
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	607a      	str	r2, [r7, #4]
 80092c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	6a1b      	ldr	r3, [r3, #32]
 80092c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	69db      	ldr	r3, [r3, #28]
 80092d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6a1b      	ldr	r3, [r3, #32]
 80092d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092e0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	021b      	lsls	r3, r3, #8
 80092e6:	697a      	ldr	r2, [r7, #20]
 80092e8:	4313      	orrs	r3, r2
 80092ea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80092f2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	031b      	lsls	r3, r3, #12
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	697a      	ldr	r2, [r7, #20]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009306:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	031b      	lsls	r3, r3, #12
 800930c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009310:	693a      	ldr	r2, [r7, #16]
 8009312:	4313      	orrs	r3, r2
 8009314:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	697a      	ldr	r2, [r7, #20]
 800931a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	693a      	ldr	r2, [r7, #16]
 8009320:	621a      	str	r2, [r3, #32]
}
 8009322:	bf00      	nop
 8009324:	371c      	adds	r7, #28
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr

0800932e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800932e:	b480      	push	{r7}
 8009330:	b085      	sub	sp, #20
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
 8009336:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009344:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009346:	683a      	ldr	r2, [r7, #0]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	4313      	orrs	r3, r2
 800934c:	f043 0307 	orr.w	r3, r3, #7
 8009350:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	68fa      	ldr	r2, [r7, #12]
 8009356:	609a      	str	r2, [r3, #8]
}
 8009358:	bf00      	nop
 800935a:	3714      	adds	r7, #20
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009364:	b480      	push	{r7}
 8009366:	b087      	sub	sp, #28
 8009368:	af00      	add	r7, sp, #0
 800936a:	60f8      	str	r0, [r7, #12]
 800936c:	60b9      	str	r1, [r7, #8]
 800936e:	607a      	str	r2, [r7, #4]
 8009370:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800937e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	021a      	lsls	r2, r3, #8
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	431a      	orrs	r2, r3
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	4313      	orrs	r3, r2
 800938c:	697a      	ldr	r2, [r7, #20]
 800938e:	4313      	orrs	r3, r2
 8009390:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	697a      	ldr	r2, [r7, #20]
 8009396:	609a      	str	r2, [r3, #8]
}
 8009398:	bf00      	nop
 800939a:	371c      	adds	r7, #28
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b087      	sub	sp, #28
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	f003 031f 	and.w	r3, r3, #31
 80093b6:	2201      	movs	r2, #1
 80093b8:	fa02 f303 	lsl.w	r3, r2, r3
 80093bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	6a1a      	ldr	r2, [r3, #32]
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	43db      	mvns	r3, r3
 80093c6:	401a      	ands	r2, r3
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6a1a      	ldr	r2, [r3, #32]
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	f003 031f 	and.w	r3, r3, #31
 80093d6:	6879      	ldr	r1, [r7, #4]
 80093d8:	fa01 f303 	lsl.w	r3, r1, r3
 80093dc:	431a      	orrs	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	621a      	str	r2, [r3, #32]
}
 80093e2:	bf00      	nop
 80093e4:	371c      	adds	r7, #28
 80093e6:	46bd      	mov	sp, r7
 80093e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ec:	4770      	bx	lr
	...

080093f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b085      	sub	sp, #20
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009400:	2b01      	cmp	r3, #1
 8009402:	d101      	bne.n	8009408 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009404:	2302      	movs	r3, #2
 8009406:	e05a      	b.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2201      	movs	r2, #1
 800940c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2202      	movs	r2, #2
 8009414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800942e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	4313      	orrs	r3, r2
 8009438:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	68fa      	ldr	r2, [r7, #12]
 8009440:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4a21      	ldr	r2, [pc, #132]	; (80094cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d022      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009454:	d01d      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a1d      	ldr	r2, [pc, #116]	; (80094d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d018      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4a1b      	ldr	r2, [pc, #108]	; (80094d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d013      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a1a      	ldr	r2, [pc, #104]	; (80094d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d00e      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	4a18      	ldr	r2, [pc, #96]	; (80094dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d009      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a17      	ldr	r2, [pc, #92]	; (80094e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d004      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a15      	ldr	r2, [pc, #84]	; (80094e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d10c      	bne.n	80094ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009498:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	68ba      	ldr	r2, [r7, #8]
 80094a0:	4313      	orrs	r3, r2
 80094a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68ba      	ldr	r2, [r7, #8]
 80094aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094bc:	2300      	movs	r3, #0
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3714      	adds	r7, #20
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	40010000 	.word	0x40010000
 80094d0:	40000400 	.word	0x40000400
 80094d4:	40000800 	.word	0x40000800
 80094d8:	40000c00 	.word	0x40000c00
 80094dc:	40010400 	.word	0x40010400
 80094e0:	40014000 	.word	0x40014000
 80094e4:	40001800 	.word	0x40001800

080094e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b085      	sub	sp, #20
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80094f2:	2300      	movs	r3, #0
 80094f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d101      	bne.n	8009504 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009500:	2302      	movs	r3, #2
 8009502:	e03d      	b.n	8009580 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2201      	movs	r2, #1
 8009508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	68db      	ldr	r3, [r3, #12]
 8009516:	4313      	orrs	r3, r2
 8009518:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	4313      	orrs	r3, r2
 8009526:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	4313      	orrs	r3, r2
 8009534:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4313      	orrs	r3, r2
 8009542:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	691b      	ldr	r3, [r3, #16]
 800954e:	4313      	orrs	r3, r2
 8009550:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	695b      	ldr	r3, [r3, #20]
 800955c:	4313      	orrs	r3, r2
 800955e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	69db      	ldr	r3, [r3, #28]
 800956a:	4313      	orrs	r3, r2
 800956c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68fa      	ldr	r2, [r7, #12]
 8009574:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2200      	movs	r2, #0
 800957a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800957e:	2300      	movs	r3, #0
}
 8009580:	4618      	mov	r0, r3
 8009582:	3714      	adds	r7, #20
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr

0800958c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009594:	bf00      	nop
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b083      	sub	sp, #12
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095a8:	bf00      	nop
 80095aa:	370c      	adds	r7, #12
 80095ac:	46bd      	mov	sp, r7
 80095ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b2:	4770      	bx	lr

080095b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d101      	bne.n	80095c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e03f      	b.n	8009646 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095cc:	b2db      	uxtb	r3, r3
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d106      	bne.n	80095e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2200      	movs	r2, #0
 80095d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f7fb fe0a 	bl	80051f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2224      	movs	r2, #36	; 0x24
 80095e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68da      	ldr	r2, [r3, #12]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80095f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 ff35 	bl	800a468 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	691a      	ldr	r2, [r3, #16]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800960c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	695a      	ldr	r2, [r3, #20]
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800961c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	68da      	ldr	r2, [r3, #12]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800962c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2200      	movs	r2, #0
 8009632:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2220      	movs	r2, #32
 8009638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2220      	movs	r2, #32
 8009640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3708      	adds	r7, #8
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}

0800964e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800964e:	b580      	push	{r7, lr}
 8009650:	b08a      	sub	sp, #40	; 0x28
 8009652:	af02      	add	r7, sp, #8
 8009654:	60f8      	str	r0, [r7, #12]
 8009656:	60b9      	str	r1, [r7, #8]
 8009658:	603b      	str	r3, [r7, #0]
 800965a:	4613      	mov	r3, r2
 800965c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800965e:	2300      	movs	r3, #0
 8009660:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009668:	b2db      	uxtb	r3, r3
 800966a:	2b20      	cmp	r3, #32
 800966c:	d17c      	bne.n	8009768 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d002      	beq.n	800967a <HAL_UART_Transmit+0x2c>
 8009674:	88fb      	ldrh	r3, [r7, #6]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d101      	bne.n	800967e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800967a:	2301      	movs	r3, #1
 800967c:	e075      	b.n	800976a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009684:	2b01      	cmp	r3, #1
 8009686:	d101      	bne.n	800968c <HAL_UART_Transmit+0x3e>
 8009688:	2302      	movs	r3, #2
 800968a:	e06e      	b.n	800976a <HAL_UART_Transmit+0x11c>
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2201      	movs	r2, #1
 8009690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2200      	movs	r2, #0
 8009698:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	2221      	movs	r2, #33	; 0x21
 800969e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80096a2:	f7fb fef9 	bl	8005498 <HAL_GetTick>
 80096a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	88fa      	ldrh	r2, [r7, #6]
 80096ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	88fa      	ldrh	r2, [r7, #6]
 80096b2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096bc:	d108      	bne.n	80096d0 <HAL_UART_Transmit+0x82>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	691b      	ldr	r3, [r3, #16]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d104      	bne.n	80096d0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80096c6:	2300      	movs	r3, #0
 80096c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	61bb      	str	r3, [r7, #24]
 80096ce:	e003      	b.n	80096d8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80096d4:	2300      	movs	r3, #0
 80096d6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2200      	movs	r2, #0
 80096dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80096e0:	e02a      	b.n	8009738 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	9300      	str	r3, [sp, #0]
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	2200      	movs	r2, #0
 80096ea:	2180      	movs	r1, #128	; 0x80
 80096ec:	68f8      	ldr	r0, [r7, #12]
 80096ee:	f000 fc4c 	bl	8009f8a <UART_WaitOnFlagUntilTimeout>
 80096f2:	4603      	mov	r3, r0
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d001      	beq.n	80096fc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80096f8:	2303      	movs	r3, #3
 80096fa:	e036      	b.n	800976a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d10b      	bne.n	800971a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009702:	69bb      	ldr	r3, [r7, #24]
 8009704:	881b      	ldrh	r3, [r3, #0]
 8009706:	461a      	mov	r2, r3
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009710:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	3302      	adds	r3, #2
 8009716:	61bb      	str	r3, [r7, #24]
 8009718:	e007      	b.n	800972a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	781a      	ldrb	r2, [r3, #0]
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	3301      	adds	r3, #1
 8009728:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800972e:	b29b      	uxth	r3, r3
 8009730:	3b01      	subs	r3, #1
 8009732:	b29a      	uxth	r2, r3
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800973c:	b29b      	uxth	r3, r3
 800973e:	2b00      	cmp	r3, #0
 8009740:	d1cf      	bne.n	80096e2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	2200      	movs	r2, #0
 800974a:	2140      	movs	r1, #64	; 0x40
 800974c:	68f8      	ldr	r0, [r7, #12]
 800974e:	f000 fc1c 	bl	8009f8a <UART_WaitOnFlagUntilTimeout>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	d001      	beq.n	800975c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009758:	2303      	movs	r3, #3
 800975a:	e006      	b.n	800976a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2220      	movs	r2, #32
 8009760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009764:	2300      	movs	r3, #0
 8009766:	e000      	b.n	800976a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009768:	2302      	movs	r3, #2
  }
}
 800976a:	4618      	mov	r0, r3
 800976c:	3720      	adds	r7, #32
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}

08009772 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009772:	b580      	push	{r7, lr}
 8009774:	b084      	sub	sp, #16
 8009776:	af00      	add	r7, sp, #0
 8009778:	60f8      	str	r0, [r7, #12]
 800977a:	60b9      	str	r1, [r7, #8]
 800977c:	4613      	mov	r3, r2
 800977e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009786:	b2db      	uxtb	r3, r3
 8009788:	2b20      	cmp	r3, #32
 800978a:	d11d      	bne.n	80097c8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d002      	beq.n	8009798 <HAL_UART_Receive_IT+0x26>
 8009792:	88fb      	ldrh	r3, [r7, #6]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d101      	bne.n	800979c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009798:	2301      	movs	r3, #1
 800979a:	e016      	b.n	80097ca <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097a2:	2b01      	cmp	r3, #1
 80097a4:	d101      	bne.n	80097aa <HAL_UART_Receive_IT+0x38>
 80097a6:	2302      	movs	r3, #2
 80097a8:	e00f      	b.n	80097ca <HAL_UART_Receive_IT+0x58>
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2201      	movs	r2, #1
 80097ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80097b8:	88fb      	ldrh	r3, [r7, #6]
 80097ba:	461a      	mov	r2, r3
 80097bc:	68b9      	ldr	r1, [r7, #8]
 80097be:	68f8      	ldr	r0, [r7, #12]
 80097c0:	f000 fc51 	bl	800a066 <UART_Start_Receive_IT>
 80097c4:	4603      	mov	r3, r0
 80097c6:	e000      	b.n	80097ca <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80097c8:	2302      	movs	r3, #2
  }
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3710      	adds	r7, #16
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}
	...

080097d4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b08c      	sub	sp, #48	; 0x30
 80097d8:	af00      	add	r7, sp, #0
 80097da:	60f8      	str	r0, [r7, #12]
 80097dc:	60b9      	str	r1, [r7, #8]
 80097de:	4613      	mov	r3, r2
 80097e0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	2b20      	cmp	r3, #32
 80097ec:	d165      	bne.n	80098ba <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d002      	beq.n	80097fa <HAL_UART_Transmit_DMA+0x26>
 80097f4:	88fb      	ldrh	r3, [r7, #6]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d101      	bne.n	80097fe <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80097fa:	2301      	movs	r3, #1
 80097fc:	e05e      	b.n	80098bc <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009804:	2b01      	cmp	r3, #1
 8009806:	d101      	bne.n	800980c <HAL_UART_Transmit_DMA+0x38>
 8009808:	2302      	movs	r3, #2
 800980a:	e057      	b.n	80098bc <HAL_UART_Transmit_DMA+0xe8>
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	2201      	movs	r2, #1
 8009810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009814:	68ba      	ldr	r2, [r7, #8]
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	88fa      	ldrh	r2, [r7, #6]
 800981e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	88fa      	ldrh	r2, [r7, #6]
 8009824:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2200      	movs	r2, #0
 800982a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2221      	movs	r2, #33	; 0x21
 8009830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009838:	4a22      	ldr	r2, [pc, #136]	; (80098c4 <HAL_UART_Transmit_DMA+0xf0>)
 800983a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009840:	4a21      	ldr	r2, [pc, #132]	; (80098c8 <HAL_UART_Transmit_DMA+0xf4>)
 8009842:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009848:	4a20      	ldr	r2, [pc, #128]	; (80098cc <HAL_UART_Transmit_DMA+0xf8>)
 800984a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009850:	2200      	movs	r2, #0
 8009852:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009854:	f107 0308 	add.w	r3, r7, #8
 8009858:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800985e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009860:	6819      	ldr	r1, [r3, #0]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	3304      	adds	r3, #4
 8009868:	461a      	mov	r2, r3
 800986a:	88fb      	ldrh	r3, [r7, #6]
 800986c:	f7fc fe9e 	bl	80065ac <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009878:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2200      	movs	r2, #0
 800987e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	3314      	adds	r3, #20
 8009888:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	e853 3f00 	ldrex	r3, [r3]
 8009890:	617b      	str	r3, [r7, #20]
   return(result);
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009898:	62bb      	str	r3, [r7, #40]	; 0x28
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	3314      	adds	r3, #20
 80098a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80098a2:	627a      	str	r2, [r7, #36]	; 0x24
 80098a4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a6:	6a39      	ldr	r1, [r7, #32]
 80098a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098aa:	e841 2300 	strex	r3, r2, [r1]
 80098ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d1e5      	bne.n	8009882 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80098b6:	2300      	movs	r3, #0
 80098b8:	e000      	b.n	80098bc <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80098ba:	2302      	movs	r3, #2
  }
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3730      	adds	r7, #48	; 0x30
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	08009e41 	.word	0x08009e41
 80098c8:	08009edb 	.word	0x08009edb
 80098cc:	08009ef7 	.word	0x08009ef7

080098d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b0ba      	sub	sp, #232	; 0xe8
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	695b      	ldr	r3, [r3, #20]
 80098f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80098f6:	2300      	movs	r3, #0
 80098f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80098fc:	2300      	movs	r3, #0
 80098fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009906:	f003 030f 	and.w	r3, r3, #15
 800990a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800990e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009912:	2b00      	cmp	r3, #0
 8009914:	d10f      	bne.n	8009936 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800991a:	f003 0320 	and.w	r3, r3, #32
 800991e:	2b00      	cmp	r3, #0
 8009920:	d009      	beq.n	8009936 <HAL_UART_IRQHandler+0x66>
 8009922:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009926:	f003 0320 	and.w	r3, r3, #32
 800992a:	2b00      	cmp	r3, #0
 800992c:	d003      	beq.n	8009936 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fcde 	bl	800a2f0 <UART_Receive_IT>
      return;
 8009934:	e256      	b.n	8009de4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009936:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800993a:	2b00      	cmp	r3, #0
 800993c:	f000 80de 	beq.w	8009afc <HAL_UART_IRQHandler+0x22c>
 8009940:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009944:	f003 0301 	and.w	r3, r3, #1
 8009948:	2b00      	cmp	r3, #0
 800994a:	d106      	bne.n	800995a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800994c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009950:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009954:	2b00      	cmp	r3, #0
 8009956:	f000 80d1 	beq.w	8009afc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800995a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	2b00      	cmp	r3, #0
 8009964:	d00b      	beq.n	800997e <HAL_UART_IRQHandler+0xae>
 8009966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800996a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800996e:	2b00      	cmp	r3, #0
 8009970:	d005      	beq.n	800997e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009976:	f043 0201 	orr.w	r2, r3, #1
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800997e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009982:	f003 0304 	and.w	r3, r3, #4
 8009986:	2b00      	cmp	r3, #0
 8009988:	d00b      	beq.n	80099a2 <HAL_UART_IRQHandler+0xd2>
 800998a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800998e:	f003 0301 	and.w	r3, r3, #1
 8009992:	2b00      	cmp	r3, #0
 8009994:	d005      	beq.n	80099a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800999a:	f043 0202 	orr.w	r2, r3, #2
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80099a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099a6:	f003 0302 	and.w	r3, r3, #2
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d00b      	beq.n	80099c6 <HAL_UART_IRQHandler+0xf6>
 80099ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80099b2:	f003 0301 	and.w	r3, r3, #1
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d005      	beq.n	80099c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099be:	f043 0204 	orr.w	r2, r3, #4
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80099c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099ca:	f003 0308 	and.w	r3, r3, #8
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d011      	beq.n	80099f6 <HAL_UART_IRQHandler+0x126>
 80099d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099d6:	f003 0320 	and.w	r3, r3, #32
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d105      	bne.n	80099ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80099de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d005      	beq.n	80099f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ee:	f043 0208 	orr.w	r2, r3, #8
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	f000 81ed 	beq.w	8009dda <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a04:	f003 0320 	and.w	r3, r3, #32
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d008      	beq.n	8009a1e <HAL_UART_IRQHandler+0x14e>
 8009a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a10:	f003 0320 	and.w	r3, r3, #32
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d002      	beq.n	8009a1e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f000 fc69 	bl	800a2f0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	695b      	ldr	r3, [r3, #20]
 8009a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a28:	2b40      	cmp	r3, #64	; 0x40
 8009a2a:	bf0c      	ite	eq
 8009a2c:	2301      	moveq	r3, #1
 8009a2e:	2300      	movne	r3, #0
 8009a30:	b2db      	uxtb	r3, r3
 8009a32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a3a:	f003 0308 	and.w	r3, r3, #8
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d103      	bne.n	8009a4a <HAL_UART_IRQHandler+0x17a>
 8009a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d04f      	beq.n	8009aea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 fb71 	bl	800a132 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	695b      	ldr	r3, [r3, #20]
 8009a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a5a:	2b40      	cmp	r3, #64	; 0x40
 8009a5c:	d141      	bne.n	8009ae2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3314      	adds	r3, #20
 8009a64:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a68:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a6c:	e853 3f00 	ldrex	r3, [r3]
 8009a70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009a74:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009a78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	3314      	adds	r3, #20
 8009a86:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009a8a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009a8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a92:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009a96:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009a9a:	e841 2300 	strex	r3, r2, [r1]
 8009a9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009aa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d1d9      	bne.n	8009a5e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d013      	beq.n	8009ada <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ab6:	4a7d      	ldr	r2, [pc, #500]	; (8009cac <HAL_UART_IRQHandler+0x3dc>)
 8009ab8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7fc fe3c 	bl	800673c <HAL_DMA_Abort_IT>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d016      	beq.n	8009af8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009ad4:	4610      	mov	r0, r2
 8009ad6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ad8:	e00e      	b.n	8009af8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 f99a 	bl	8009e14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ae0:	e00a      	b.n	8009af8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 f996 	bl	8009e14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ae8:	e006      	b.n	8009af8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 f992 	bl	8009e14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009af6:	e170      	b.n	8009dda <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009af8:	bf00      	nop
    return;
 8009afa:	e16e      	b.n	8009dda <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	f040 814a 	bne.w	8009d9a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b0a:	f003 0310 	and.w	r3, r3, #16
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f000 8143 	beq.w	8009d9a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b18:	f003 0310 	and.w	r3, r3, #16
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f000 813c 	beq.w	8009d9a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009b22:	2300      	movs	r3, #0
 8009b24:	60bb      	str	r3, [r7, #8]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	60bb      	str	r3, [r7, #8]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	60bb      	str	r3, [r7, #8]
 8009b36:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	695b      	ldr	r3, [r3, #20]
 8009b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b42:	2b40      	cmp	r3, #64	; 0x40
 8009b44:	f040 80b4 	bne.w	8009cb0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009b54:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	f000 8140 	beq.w	8009dde <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009b62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009b66:	429a      	cmp	r2, r3
 8009b68:	f080 8139 	bcs.w	8009dde <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009b72:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b78:	69db      	ldr	r3, [r3, #28]
 8009b7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b7e:	f000 8088 	beq.w	8009c92 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	330c      	adds	r3, #12
 8009b88:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b90:	e853 3f00 	ldrex	r3, [r3]
 8009b94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009b98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ba0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	330c      	adds	r3, #12
 8009baa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009bae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009bb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009bba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009bbe:	e841 2300 	strex	r3, r2, [r1]
 8009bc2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009bc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d1d9      	bne.n	8009b82 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	3314      	adds	r3, #20
 8009bd4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009bd8:	e853 3f00 	ldrex	r3, [r3]
 8009bdc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009bde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009be0:	f023 0301 	bic.w	r3, r3, #1
 8009be4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	3314      	adds	r3, #20
 8009bee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009bf2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009bf6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009bfa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009bfe:	e841 2300 	strex	r3, r2, [r1]
 8009c02:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009c04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d1e1      	bne.n	8009bce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	3314      	adds	r3, #20
 8009c10:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009c14:	e853 3f00 	ldrex	r3, [r3]
 8009c18:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009c1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c20:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	3314      	adds	r3, #20
 8009c2a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009c2e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009c30:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c32:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009c34:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009c36:	e841 2300 	strex	r3, r2, [r1]
 8009c3a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009c3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d1e3      	bne.n	8009c0a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2220      	movs	r2, #32
 8009c46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	330c      	adds	r3, #12
 8009c56:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c5a:	e853 3f00 	ldrex	r3, [r3]
 8009c5e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009c60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c62:	f023 0310 	bic.w	r3, r3, #16
 8009c66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	330c      	adds	r3, #12
 8009c70:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009c74:	65ba      	str	r2, [r7, #88]	; 0x58
 8009c76:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c78:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c7a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009c7c:	e841 2300 	strex	r3, r2, [r1]
 8009c80:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009c82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d1e3      	bne.n	8009c50 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7fc fce5 	bl	800665c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c9a:	b29b      	uxth	r3, r3
 8009c9c:	1ad3      	subs	r3, r2, r3
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 f8c0 	bl	8009e28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009ca8:	e099      	b.n	8009dde <HAL_UART_IRQHandler+0x50e>
 8009caa:	bf00      	nop
 8009cac:	0800a1f9 	.word	0x0800a1f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	f000 808b 	beq.w	8009de2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009ccc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	f000 8086 	beq.w	8009de2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	330c      	adds	r3, #12
 8009cdc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce0:	e853 3f00 	ldrex	r3, [r3]
 8009ce4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009ce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ce8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009cec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	330c      	adds	r3, #12
 8009cf6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009cfa:	647a      	str	r2, [r7, #68]	; 0x44
 8009cfc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cfe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009d00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d02:	e841 2300 	strex	r3, r2, [r1]
 8009d06:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d1e3      	bne.n	8009cd6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	3314      	adds	r3, #20
 8009d14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d18:	e853 3f00 	ldrex	r3, [r3]
 8009d1c:	623b      	str	r3, [r7, #32]
   return(result);
 8009d1e:	6a3b      	ldr	r3, [r7, #32]
 8009d20:	f023 0301 	bic.w	r3, r3, #1
 8009d24:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	3314      	adds	r3, #20
 8009d2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009d32:	633a      	str	r2, [r7, #48]	; 0x30
 8009d34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009d38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d3a:	e841 2300 	strex	r3, r2, [r1]
 8009d3e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d1e3      	bne.n	8009d0e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2220      	movs	r2, #32
 8009d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	330c      	adds	r3, #12
 8009d5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	e853 3f00 	ldrex	r3, [r3]
 8009d62:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f023 0310 	bic.w	r3, r3, #16
 8009d6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	330c      	adds	r3, #12
 8009d74:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009d78:	61fa      	str	r2, [r7, #28]
 8009d7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7c:	69b9      	ldr	r1, [r7, #24]
 8009d7e:	69fa      	ldr	r2, [r7, #28]
 8009d80:	e841 2300 	strex	r3, r2, [r1]
 8009d84:	617b      	str	r3, [r7, #20]
   return(result);
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d1e3      	bne.n	8009d54 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009d8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009d90:	4619      	mov	r1, r3
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 f848 	bl	8009e28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009d98:	e023      	b.n	8009de2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d009      	beq.n	8009dba <HAL_UART_IRQHandler+0x4ea>
 8009da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d003      	beq.n	8009dba <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f000 fa34 	bl	800a220 <UART_Transmit_IT>
    return;
 8009db8:	e014      	b.n	8009de4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00e      	beq.n	8009de4 <HAL_UART_IRQHandler+0x514>
 8009dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d008      	beq.n	8009de4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 fa74 	bl	800a2c0 <UART_EndTransmit_IT>
    return;
 8009dd8:	e004      	b.n	8009de4 <HAL_UART_IRQHandler+0x514>
    return;
 8009dda:	bf00      	nop
 8009ddc:	e002      	b.n	8009de4 <HAL_UART_IRQHandler+0x514>
      return;
 8009dde:	bf00      	nop
 8009de0:	e000      	b.n	8009de4 <HAL_UART_IRQHandler+0x514>
      return;
 8009de2:	bf00      	nop
  }
}
 8009de4:	37e8      	adds	r7, #232	; 0xe8
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop

08009dec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b083      	sub	sp, #12
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009df4:	bf00      	nop
 8009df6:	370c      	adds	r7, #12
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009e08:	bf00      	nop
 8009e0a:	370c      	adds	r7, #12
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr

08009e14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009e1c:	bf00      	nop
 8009e1e:	370c      	adds	r7, #12
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr

08009e28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
 8009e30:	460b      	mov	r3, r1
 8009e32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009e34:	bf00      	nop
 8009e36:	370c      	adds	r7, #12
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr

08009e40 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b090      	sub	sp, #64	; 0x40
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d137      	bne.n	8009ecc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009e5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e5e:	2200      	movs	r2, #0
 8009e60:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009e62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	3314      	adds	r3, #20
 8009e68:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e6c:	e853 3f00 	ldrex	r3, [r3]
 8009e70:	623b      	str	r3, [r7, #32]
   return(result);
 8009e72:	6a3b      	ldr	r3, [r7, #32]
 8009e74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e78:	63bb      	str	r3, [r7, #56]	; 0x38
 8009e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	3314      	adds	r3, #20
 8009e80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e82:	633a      	str	r2, [r7, #48]	; 0x30
 8009e84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e8a:	e841 2300 	strex	r3, r2, [r1]
 8009e8e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d1e5      	bne.n	8009e62 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	330c      	adds	r3, #12
 8009e9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	e853 3f00 	ldrex	r3, [r3]
 8009ea4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eac:	637b      	str	r3, [r7, #52]	; 0x34
 8009eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	330c      	adds	r3, #12
 8009eb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009eb6:	61fa      	str	r2, [r7, #28]
 8009eb8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eba:	69b9      	ldr	r1, [r7, #24]
 8009ebc:	69fa      	ldr	r2, [r7, #28]
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	617b      	str	r3, [r7, #20]
   return(result);
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e5      	bne.n	8009e96 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009eca:	e002      	b.n	8009ed2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009ecc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009ece:	f7ff ff8d 	bl	8009dec <HAL_UART_TxCpltCallback>
}
 8009ed2:	bf00      	nop
 8009ed4:	3740      	adds	r7, #64	; 0x40
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b084      	sub	sp, #16
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ee6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009ee8:	68f8      	ldr	r0, [r7, #12]
 8009eea:	f7ff ff89 	bl	8009e00 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009eee:	bf00      	nop
 8009ef0:	3710      	adds	r7, #16
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b084      	sub	sp, #16
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009efe:	2300      	movs	r3, #0
 8009f00:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f06:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	695b      	ldr	r3, [r3, #20]
 8009f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f12:	2b80      	cmp	r3, #128	; 0x80
 8009f14:	bf0c      	ite	eq
 8009f16:	2301      	moveq	r3, #1
 8009f18:	2300      	movne	r3, #0
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	2b21      	cmp	r3, #33	; 0x21
 8009f28:	d108      	bne.n	8009f3c <UART_DMAError+0x46>
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d005      	beq.n	8009f3c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	2200      	movs	r2, #0
 8009f34:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009f36:	68b8      	ldr	r0, [r7, #8]
 8009f38:	f000 f8d3 	bl	800a0e2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	695b      	ldr	r3, [r3, #20]
 8009f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f46:	2b40      	cmp	r3, #64	; 0x40
 8009f48:	bf0c      	ite	eq
 8009f4a:	2301      	moveq	r3, #1
 8009f4c:	2300      	movne	r3, #0
 8009f4e:	b2db      	uxtb	r3, r3
 8009f50:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	2b22      	cmp	r3, #34	; 0x22
 8009f5c:	d108      	bne.n	8009f70 <UART_DMAError+0x7a>
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d005      	beq.n	8009f70 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	2200      	movs	r2, #0
 8009f68:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009f6a:	68b8      	ldr	r0, [r7, #8]
 8009f6c:	f000 f8e1 	bl	800a132 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f74:	f043 0210 	orr.w	r2, r3, #16
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f7c:	68b8      	ldr	r0, [r7, #8]
 8009f7e:	f7ff ff49 	bl	8009e14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f82:	bf00      	nop
 8009f84:	3710      	adds	r7, #16
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}

08009f8a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009f8a:	b580      	push	{r7, lr}
 8009f8c:	b090      	sub	sp, #64	; 0x40
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	60f8      	str	r0, [r7, #12]
 8009f92:	60b9      	str	r1, [r7, #8]
 8009f94:	603b      	str	r3, [r7, #0]
 8009f96:	4613      	mov	r3, r2
 8009f98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f9a:	e050      	b.n	800a03e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fa2:	d04c      	beq.n	800a03e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009fa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d007      	beq.n	8009fba <UART_WaitOnFlagUntilTimeout+0x30>
 8009faa:	f7fb fa75 	bl	8005498 <HAL_GetTick>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	1ad3      	subs	r3, r2, r3
 8009fb4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d241      	bcs.n	800a03e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	330c      	adds	r3, #12
 8009fc0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc4:	e853 3f00 	ldrex	r3, [r3]
 8009fc8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fcc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	330c      	adds	r3, #12
 8009fd8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009fda:	637a      	str	r2, [r7, #52]	; 0x34
 8009fdc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fde:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009fe0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009fe2:	e841 2300 	strex	r3, r2, [r1]
 8009fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d1e5      	bne.n	8009fba <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	3314      	adds	r3, #20
 8009ff4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff6:	697b      	ldr	r3, [r7, #20]
 8009ff8:	e853 3f00 	ldrex	r3, [r3]
 8009ffc:	613b      	str	r3, [r7, #16]
   return(result);
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	f023 0301 	bic.w	r3, r3, #1
 800a004:	63bb      	str	r3, [r7, #56]	; 0x38
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	3314      	adds	r3, #20
 800a00c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a00e:	623a      	str	r2, [r7, #32]
 800a010:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a012:	69f9      	ldr	r1, [r7, #28]
 800a014:	6a3a      	ldr	r2, [r7, #32]
 800a016:	e841 2300 	strex	r3, r2, [r1]
 800a01a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a01c:	69bb      	ldr	r3, [r7, #24]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1e5      	bne.n	8009fee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2220      	movs	r2, #32
 800a026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2220      	movs	r2, #32
 800a02e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2200      	movs	r2, #0
 800a036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a03a:	2303      	movs	r3, #3
 800a03c:	e00f      	b.n	800a05e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	4013      	ands	r3, r2
 800a048:	68ba      	ldr	r2, [r7, #8]
 800a04a:	429a      	cmp	r2, r3
 800a04c:	bf0c      	ite	eq
 800a04e:	2301      	moveq	r3, #1
 800a050:	2300      	movne	r3, #0
 800a052:	b2db      	uxtb	r3, r3
 800a054:	461a      	mov	r2, r3
 800a056:	79fb      	ldrb	r3, [r7, #7]
 800a058:	429a      	cmp	r2, r3
 800a05a:	d09f      	beq.n	8009f9c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3740      	adds	r7, #64	; 0x40
 800a062:	46bd      	mov	sp, r7
 800a064:	bd80      	pop	{r7, pc}

0800a066 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a066:	b480      	push	{r7}
 800a068:	b085      	sub	sp, #20
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	60f8      	str	r0, [r7, #12]
 800a06e:	60b9      	str	r1, [r7, #8]
 800a070:	4613      	mov	r3, r2
 800a072:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	68ba      	ldr	r2, [r7, #8]
 800a078:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	88fa      	ldrh	r2, [r7, #6]
 800a07e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	88fa      	ldrh	r2, [r7, #6]
 800a084:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2200      	movs	r2, #0
 800a08a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2222      	movs	r2, #34	; 0x22
 800a090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2200      	movs	r2, #0
 800a098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	691b      	ldr	r3, [r3, #16]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d007      	beq.n	800a0b4 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	68da      	ldr	r2, [r3, #12]
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a0b2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	695a      	ldr	r2, [r3, #20]
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f042 0201 	orr.w	r2, r2, #1
 800a0c2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68da      	ldr	r2, [r3, #12]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f042 0220 	orr.w	r2, r2, #32
 800a0d2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3714      	adds	r7, #20
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e0:	4770      	bx	lr

0800a0e2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a0e2:	b480      	push	{r7}
 800a0e4:	b089      	sub	sp, #36	; 0x24
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	330c      	adds	r3, #12
 800a0f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	e853 3f00 	ldrex	r3, [r3]
 800a0f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a100:	61fb      	str	r3, [r7, #28]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	330c      	adds	r3, #12
 800a108:	69fa      	ldr	r2, [r7, #28]
 800a10a:	61ba      	str	r2, [r7, #24]
 800a10c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a10e:	6979      	ldr	r1, [r7, #20]
 800a110:	69ba      	ldr	r2, [r7, #24]
 800a112:	e841 2300 	strex	r3, r2, [r1]
 800a116:	613b      	str	r3, [r7, #16]
   return(result);
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d1e5      	bne.n	800a0ea <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2220      	movs	r2, #32
 800a122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a126:	bf00      	nop
 800a128:	3724      	adds	r7, #36	; 0x24
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr

0800a132 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a132:	b480      	push	{r7}
 800a134:	b095      	sub	sp, #84	; 0x54
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	330c      	adds	r3, #12
 800a140:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a144:	e853 3f00 	ldrex	r3, [r3]
 800a148:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a14c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a150:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	330c      	adds	r3, #12
 800a158:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a15a:	643a      	str	r2, [r7, #64]	; 0x40
 800a15c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a15e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a160:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a162:	e841 2300 	strex	r3, r2, [r1]
 800a166:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d1e5      	bne.n	800a13a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	3314      	adds	r3, #20
 800a174:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a176:	6a3b      	ldr	r3, [r7, #32]
 800a178:	e853 3f00 	ldrex	r3, [r3]
 800a17c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a17e:	69fb      	ldr	r3, [r7, #28]
 800a180:	f023 0301 	bic.w	r3, r3, #1
 800a184:	64bb      	str	r3, [r7, #72]	; 0x48
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	3314      	adds	r3, #20
 800a18c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a18e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a190:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a192:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a194:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a196:	e841 2300 	strex	r3, r2, [r1]
 800a19a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d1e5      	bne.n	800a16e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d119      	bne.n	800a1de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	330c      	adds	r3, #12
 800a1b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	e853 3f00 	ldrex	r3, [r3]
 800a1b8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	f023 0310 	bic.w	r3, r3, #16
 800a1c0:	647b      	str	r3, [r7, #68]	; 0x44
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	330c      	adds	r3, #12
 800a1c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a1ca:	61ba      	str	r2, [r7, #24]
 800a1cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ce:	6979      	ldr	r1, [r7, #20]
 800a1d0:	69ba      	ldr	r2, [r7, #24]
 800a1d2:	e841 2300 	strex	r3, r2, [r1]
 800a1d6:	613b      	str	r3, [r7, #16]
   return(result);
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1e5      	bne.n	800a1aa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2220      	movs	r2, #32
 800a1e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a1ec:	bf00      	nop
 800a1ee:	3754      	adds	r7, #84	; 0x54
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr

0800a1f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a204:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2200      	movs	r2, #0
 800a20a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2200      	movs	r2, #0
 800a210:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a212:	68f8      	ldr	r0, [r7, #12]
 800a214:	f7ff fdfe 	bl	8009e14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a218:	bf00      	nop
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a220:	b480      	push	{r7}
 800a222:	b085      	sub	sp, #20
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	2b21      	cmp	r3, #33	; 0x21
 800a232:	d13e      	bne.n	800a2b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	689b      	ldr	r3, [r3, #8]
 800a238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a23c:	d114      	bne.n	800a268 <UART_Transmit_IT+0x48>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d110      	bne.n	800a268 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6a1b      	ldr	r3, [r3, #32]
 800a24a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	881b      	ldrh	r3, [r3, #0]
 800a250:	461a      	mov	r2, r3
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a25a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6a1b      	ldr	r3, [r3, #32]
 800a260:	1c9a      	adds	r2, r3, #2
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	621a      	str	r2, [r3, #32]
 800a266:	e008      	b.n	800a27a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6a1b      	ldr	r3, [r3, #32]
 800a26c:	1c59      	adds	r1, r3, #1
 800a26e:	687a      	ldr	r2, [r7, #4]
 800a270:	6211      	str	r1, [r2, #32]
 800a272:	781a      	ldrb	r2, [r3, #0]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a27e:	b29b      	uxth	r3, r3
 800a280:	3b01      	subs	r3, #1
 800a282:	b29b      	uxth	r3, r3
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	4619      	mov	r1, r3
 800a288:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d10f      	bne.n	800a2ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68da      	ldr	r2, [r3, #12]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a29c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	68da      	ldr	r2, [r3, #12]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a2ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	e000      	b.n	800a2b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a2b2:	2302      	movs	r3, #2
  }
}
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	3714      	adds	r7, #20
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2be:	4770      	bx	lr

0800a2c0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b082      	sub	sp, #8
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	68da      	ldr	r2, [r3, #12]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a2d6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2220      	movs	r2, #32
 800a2dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff fd83 	bl	8009dec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a2e6:	2300      	movs	r3, #0
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b08c      	sub	sp, #48	; 0x30
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a2fe:	b2db      	uxtb	r3, r3
 800a300:	2b22      	cmp	r3, #34	; 0x22
 800a302:	f040 80ab 	bne.w	800a45c <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a30e:	d117      	bne.n	800a340 <UART_Receive_IT+0x50>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	691b      	ldr	r3, [r3, #16]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d113      	bne.n	800a340 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a318:	2300      	movs	r3, #0
 800a31a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a320:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	685b      	ldr	r3, [r3, #4]
 800a328:	b29b      	uxth	r3, r3
 800a32a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a32e:	b29a      	uxth	r2, r3
 800a330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a332:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a338:	1c9a      	adds	r2, r3, #2
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	629a      	str	r2, [r3, #40]	; 0x28
 800a33e:	e026      	b.n	800a38e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a344:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a346:	2300      	movs	r3, #0
 800a348:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	689b      	ldr	r3, [r3, #8]
 800a34e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a352:	d007      	beq.n	800a364 <UART_Receive_IT+0x74>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d10a      	bne.n	800a372 <UART_Receive_IT+0x82>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	691b      	ldr	r3, [r3, #16]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d106      	bne.n	800a372 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	b2da      	uxtb	r2, r3
 800a36c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a36e:	701a      	strb	r2, [r3, #0]
 800a370:	e008      	b.n	800a384 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	b2db      	uxtb	r3, r3
 800a37a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a37e:	b2da      	uxtb	r2, r3
 800a380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a382:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a388:	1c5a      	adds	r2, r3, #1
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a392:	b29b      	uxth	r3, r3
 800a394:	3b01      	subs	r3, #1
 800a396:	b29b      	uxth	r3, r3
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	4619      	mov	r1, r3
 800a39c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d15a      	bne.n	800a458 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	68da      	ldr	r2, [r3, #12]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f022 0220 	bic.w	r2, r2, #32
 800a3b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	68da      	ldr	r2, [r3, #12]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a3c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	695a      	ldr	r2, [r3, #20]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f022 0201 	bic.w	r2, r2, #1
 800a3d0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2220      	movs	r2, #32
 800a3d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d135      	bne.n	800a44e <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	330c      	adds	r3, #12
 800a3ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	e853 3f00 	ldrex	r3, [r3]
 800a3f6:	613b      	str	r3, [r7, #16]
   return(result);
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	f023 0310 	bic.w	r3, r3, #16
 800a3fe:	627b      	str	r3, [r7, #36]	; 0x24
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	330c      	adds	r3, #12
 800a406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a408:	623a      	str	r2, [r7, #32]
 800a40a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40c:	69f9      	ldr	r1, [r7, #28]
 800a40e:	6a3a      	ldr	r2, [r7, #32]
 800a410:	e841 2300 	strex	r3, r2, [r1]
 800a414:	61bb      	str	r3, [r7, #24]
   return(result);
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d1e5      	bne.n	800a3e8 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f003 0310 	and.w	r3, r3, #16
 800a426:	2b10      	cmp	r3, #16
 800a428:	d10a      	bne.n	800a440 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a42a:	2300      	movs	r3, #0
 800a42c:	60fb      	str	r3, [r7, #12]
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	60fb      	str	r3, [r7, #12]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	60fb      	str	r3, [r7, #12]
 800a43e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a444:	4619      	mov	r1, r3
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f7ff fcee 	bl	8009e28 <HAL_UARTEx_RxEventCallback>
 800a44c:	e002      	b.n	800a454 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f7f9 ff76 	bl	8004340 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a454:	2300      	movs	r3, #0
 800a456:	e002      	b.n	800a45e <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a458:	2300      	movs	r3, #0
 800a45a:	e000      	b.n	800a45e <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a45c:	2302      	movs	r3, #2
  }
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3730      	adds	r7, #48	; 0x30
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
	...

0800a468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a46c:	b0c0      	sub	sp, #256	; 0x100
 800a46e:	af00      	add	r7, sp, #0
 800a470:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	691b      	ldr	r3, [r3, #16]
 800a47c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a484:	68d9      	ldr	r1, [r3, #12]
 800a486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a48a:	681a      	ldr	r2, [r3, #0]
 800a48c:	ea40 0301 	orr.w	r3, r0, r1
 800a490:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a496:	689a      	ldr	r2, [r3, #8]
 800a498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a49c:	691b      	ldr	r3, [r3, #16]
 800a49e:	431a      	orrs	r2, r3
 800a4a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	431a      	orrs	r2, r3
 800a4a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4ac:	69db      	ldr	r3, [r3, #28]
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a4b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	68db      	ldr	r3, [r3, #12]
 800a4bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a4c0:	f021 010c 	bic.w	r1, r1, #12
 800a4c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4c8:	681a      	ldr	r2, [r3, #0]
 800a4ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a4ce:	430b      	orrs	r3, r1
 800a4d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a4d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	695b      	ldr	r3, [r3, #20]
 800a4da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a4de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4e2:	6999      	ldr	r1, [r3, #24]
 800a4e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4e8:	681a      	ldr	r2, [r3, #0]
 800a4ea:	ea40 0301 	orr.w	r3, r0, r1
 800a4ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a4f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	4b8f      	ldr	r3, [pc, #572]	; (800a734 <UART_SetConfig+0x2cc>)
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d005      	beq.n	800a508 <UART_SetConfig+0xa0>
 800a4fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	4b8d      	ldr	r3, [pc, #564]	; (800a738 <UART_SetConfig+0x2d0>)
 800a504:	429a      	cmp	r2, r3
 800a506:	d104      	bne.n	800a512 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a508:	f7fd f9e8 	bl	80078dc <HAL_RCC_GetPCLK2Freq>
 800a50c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a510:	e003      	b.n	800a51a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a512:	f7fd f9cf 	bl	80078b4 <HAL_RCC_GetPCLK1Freq>
 800a516:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a51a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a51e:	69db      	ldr	r3, [r3, #28]
 800a520:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a524:	f040 810c 	bne.w	800a740 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a528:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a52c:	2200      	movs	r2, #0
 800a52e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a532:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a536:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a53a:	4622      	mov	r2, r4
 800a53c:	462b      	mov	r3, r5
 800a53e:	1891      	adds	r1, r2, r2
 800a540:	65b9      	str	r1, [r7, #88]	; 0x58
 800a542:	415b      	adcs	r3, r3
 800a544:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a546:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a54a:	4621      	mov	r1, r4
 800a54c:	eb12 0801 	adds.w	r8, r2, r1
 800a550:	4629      	mov	r1, r5
 800a552:	eb43 0901 	adc.w	r9, r3, r1
 800a556:	f04f 0200 	mov.w	r2, #0
 800a55a:	f04f 0300 	mov.w	r3, #0
 800a55e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a562:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a566:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a56a:	4690      	mov	r8, r2
 800a56c:	4699      	mov	r9, r3
 800a56e:	4623      	mov	r3, r4
 800a570:	eb18 0303 	adds.w	r3, r8, r3
 800a574:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a578:	462b      	mov	r3, r5
 800a57a:	eb49 0303 	adc.w	r3, r9, r3
 800a57e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	2200      	movs	r2, #0
 800a58a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a58e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a592:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a596:	460b      	mov	r3, r1
 800a598:	18db      	adds	r3, r3, r3
 800a59a:	653b      	str	r3, [r7, #80]	; 0x50
 800a59c:	4613      	mov	r3, r2
 800a59e:	eb42 0303 	adc.w	r3, r2, r3
 800a5a2:	657b      	str	r3, [r7, #84]	; 0x54
 800a5a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a5a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a5ac:	f7f6 fafc 	bl	8000ba8 <__aeabi_uldivmod>
 800a5b0:	4602      	mov	r2, r0
 800a5b2:	460b      	mov	r3, r1
 800a5b4:	4b61      	ldr	r3, [pc, #388]	; (800a73c <UART_SetConfig+0x2d4>)
 800a5b6:	fba3 2302 	umull	r2, r3, r3, r2
 800a5ba:	095b      	lsrs	r3, r3, #5
 800a5bc:	011c      	lsls	r4, r3, #4
 800a5be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a5c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a5cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a5d0:	4642      	mov	r2, r8
 800a5d2:	464b      	mov	r3, r9
 800a5d4:	1891      	adds	r1, r2, r2
 800a5d6:	64b9      	str	r1, [r7, #72]	; 0x48
 800a5d8:	415b      	adcs	r3, r3
 800a5da:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a5dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a5e0:	4641      	mov	r1, r8
 800a5e2:	eb12 0a01 	adds.w	sl, r2, r1
 800a5e6:	4649      	mov	r1, r9
 800a5e8:	eb43 0b01 	adc.w	fp, r3, r1
 800a5ec:	f04f 0200 	mov.w	r2, #0
 800a5f0:	f04f 0300 	mov.w	r3, #0
 800a5f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a5f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a5fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a600:	4692      	mov	sl, r2
 800a602:	469b      	mov	fp, r3
 800a604:	4643      	mov	r3, r8
 800a606:	eb1a 0303 	adds.w	r3, sl, r3
 800a60a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a60e:	464b      	mov	r3, r9
 800a610:	eb4b 0303 	adc.w	r3, fp, r3
 800a614:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a61c:	685b      	ldr	r3, [r3, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a624:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a628:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a62c:	460b      	mov	r3, r1
 800a62e:	18db      	adds	r3, r3, r3
 800a630:	643b      	str	r3, [r7, #64]	; 0x40
 800a632:	4613      	mov	r3, r2
 800a634:	eb42 0303 	adc.w	r3, r2, r3
 800a638:	647b      	str	r3, [r7, #68]	; 0x44
 800a63a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a63e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a642:	f7f6 fab1 	bl	8000ba8 <__aeabi_uldivmod>
 800a646:	4602      	mov	r2, r0
 800a648:	460b      	mov	r3, r1
 800a64a:	4611      	mov	r1, r2
 800a64c:	4b3b      	ldr	r3, [pc, #236]	; (800a73c <UART_SetConfig+0x2d4>)
 800a64e:	fba3 2301 	umull	r2, r3, r3, r1
 800a652:	095b      	lsrs	r3, r3, #5
 800a654:	2264      	movs	r2, #100	; 0x64
 800a656:	fb02 f303 	mul.w	r3, r2, r3
 800a65a:	1acb      	subs	r3, r1, r3
 800a65c:	00db      	lsls	r3, r3, #3
 800a65e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a662:	4b36      	ldr	r3, [pc, #216]	; (800a73c <UART_SetConfig+0x2d4>)
 800a664:	fba3 2302 	umull	r2, r3, r3, r2
 800a668:	095b      	lsrs	r3, r3, #5
 800a66a:	005b      	lsls	r3, r3, #1
 800a66c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a670:	441c      	add	r4, r3
 800a672:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a676:	2200      	movs	r2, #0
 800a678:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a67c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a680:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a684:	4642      	mov	r2, r8
 800a686:	464b      	mov	r3, r9
 800a688:	1891      	adds	r1, r2, r2
 800a68a:	63b9      	str	r1, [r7, #56]	; 0x38
 800a68c:	415b      	adcs	r3, r3
 800a68e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a690:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a694:	4641      	mov	r1, r8
 800a696:	1851      	adds	r1, r2, r1
 800a698:	6339      	str	r1, [r7, #48]	; 0x30
 800a69a:	4649      	mov	r1, r9
 800a69c:	414b      	adcs	r3, r1
 800a69e:	637b      	str	r3, [r7, #52]	; 0x34
 800a6a0:	f04f 0200 	mov.w	r2, #0
 800a6a4:	f04f 0300 	mov.w	r3, #0
 800a6a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a6ac:	4659      	mov	r1, fp
 800a6ae:	00cb      	lsls	r3, r1, #3
 800a6b0:	4651      	mov	r1, sl
 800a6b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a6b6:	4651      	mov	r1, sl
 800a6b8:	00ca      	lsls	r2, r1, #3
 800a6ba:	4610      	mov	r0, r2
 800a6bc:	4619      	mov	r1, r3
 800a6be:	4603      	mov	r3, r0
 800a6c0:	4642      	mov	r2, r8
 800a6c2:	189b      	adds	r3, r3, r2
 800a6c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a6c8:	464b      	mov	r3, r9
 800a6ca:	460a      	mov	r2, r1
 800a6cc:	eb42 0303 	adc.w	r3, r2, r3
 800a6d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a6d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6d8:	685b      	ldr	r3, [r3, #4]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a6e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a6e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	18db      	adds	r3, r3, r3
 800a6ec:	62bb      	str	r3, [r7, #40]	; 0x28
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	eb42 0303 	adc.w	r3, r2, r3
 800a6f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a6f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a6fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a6fe:	f7f6 fa53 	bl	8000ba8 <__aeabi_uldivmod>
 800a702:	4602      	mov	r2, r0
 800a704:	460b      	mov	r3, r1
 800a706:	4b0d      	ldr	r3, [pc, #52]	; (800a73c <UART_SetConfig+0x2d4>)
 800a708:	fba3 1302 	umull	r1, r3, r3, r2
 800a70c:	095b      	lsrs	r3, r3, #5
 800a70e:	2164      	movs	r1, #100	; 0x64
 800a710:	fb01 f303 	mul.w	r3, r1, r3
 800a714:	1ad3      	subs	r3, r2, r3
 800a716:	00db      	lsls	r3, r3, #3
 800a718:	3332      	adds	r3, #50	; 0x32
 800a71a:	4a08      	ldr	r2, [pc, #32]	; (800a73c <UART_SetConfig+0x2d4>)
 800a71c:	fba2 2303 	umull	r2, r3, r2, r3
 800a720:	095b      	lsrs	r3, r3, #5
 800a722:	f003 0207 	and.w	r2, r3, #7
 800a726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4422      	add	r2, r4
 800a72e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a730:	e105      	b.n	800a93e <UART_SetConfig+0x4d6>
 800a732:	bf00      	nop
 800a734:	40011000 	.word	0x40011000
 800a738:	40011400 	.word	0x40011400
 800a73c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a744:	2200      	movs	r2, #0
 800a746:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a74a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a74e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a752:	4642      	mov	r2, r8
 800a754:	464b      	mov	r3, r9
 800a756:	1891      	adds	r1, r2, r2
 800a758:	6239      	str	r1, [r7, #32]
 800a75a:	415b      	adcs	r3, r3
 800a75c:	627b      	str	r3, [r7, #36]	; 0x24
 800a75e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a762:	4641      	mov	r1, r8
 800a764:	1854      	adds	r4, r2, r1
 800a766:	4649      	mov	r1, r9
 800a768:	eb43 0501 	adc.w	r5, r3, r1
 800a76c:	f04f 0200 	mov.w	r2, #0
 800a770:	f04f 0300 	mov.w	r3, #0
 800a774:	00eb      	lsls	r3, r5, #3
 800a776:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a77a:	00e2      	lsls	r2, r4, #3
 800a77c:	4614      	mov	r4, r2
 800a77e:	461d      	mov	r5, r3
 800a780:	4643      	mov	r3, r8
 800a782:	18e3      	adds	r3, r4, r3
 800a784:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a788:	464b      	mov	r3, r9
 800a78a:	eb45 0303 	adc.w	r3, r5, r3
 800a78e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	2200      	movs	r2, #0
 800a79a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a79e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a7a2:	f04f 0200 	mov.w	r2, #0
 800a7a6:	f04f 0300 	mov.w	r3, #0
 800a7aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	008b      	lsls	r3, r1, #2
 800a7b2:	4621      	mov	r1, r4
 800a7b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7b8:	4621      	mov	r1, r4
 800a7ba:	008a      	lsls	r2, r1, #2
 800a7bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a7c0:	f7f6 f9f2 	bl	8000ba8 <__aeabi_uldivmod>
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	460b      	mov	r3, r1
 800a7c8:	4b60      	ldr	r3, [pc, #384]	; (800a94c <UART_SetConfig+0x4e4>)
 800a7ca:	fba3 2302 	umull	r2, r3, r3, r2
 800a7ce:	095b      	lsrs	r3, r3, #5
 800a7d0:	011c      	lsls	r4, r3, #4
 800a7d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a7dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a7e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a7e4:	4642      	mov	r2, r8
 800a7e6:	464b      	mov	r3, r9
 800a7e8:	1891      	adds	r1, r2, r2
 800a7ea:	61b9      	str	r1, [r7, #24]
 800a7ec:	415b      	adcs	r3, r3
 800a7ee:	61fb      	str	r3, [r7, #28]
 800a7f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a7f4:	4641      	mov	r1, r8
 800a7f6:	1851      	adds	r1, r2, r1
 800a7f8:	6139      	str	r1, [r7, #16]
 800a7fa:	4649      	mov	r1, r9
 800a7fc:	414b      	adcs	r3, r1
 800a7fe:	617b      	str	r3, [r7, #20]
 800a800:	f04f 0200 	mov.w	r2, #0
 800a804:	f04f 0300 	mov.w	r3, #0
 800a808:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a80c:	4659      	mov	r1, fp
 800a80e:	00cb      	lsls	r3, r1, #3
 800a810:	4651      	mov	r1, sl
 800a812:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a816:	4651      	mov	r1, sl
 800a818:	00ca      	lsls	r2, r1, #3
 800a81a:	4610      	mov	r0, r2
 800a81c:	4619      	mov	r1, r3
 800a81e:	4603      	mov	r3, r0
 800a820:	4642      	mov	r2, r8
 800a822:	189b      	adds	r3, r3, r2
 800a824:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a828:	464b      	mov	r3, r9
 800a82a:	460a      	mov	r2, r1
 800a82c:	eb42 0303 	adc.w	r3, r2, r3
 800a830:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	67bb      	str	r3, [r7, #120]	; 0x78
 800a83e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a840:	f04f 0200 	mov.w	r2, #0
 800a844:	f04f 0300 	mov.w	r3, #0
 800a848:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a84c:	4649      	mov	r1, r9
 800a84e:	008b      	lsls	r3, r1, #2
 800a850:	4641      	mov	r1, r8
 800a852:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a856:	4641      	mov	r1, r8
 800a858:	008a      	lsls	r2, r1, #2
 800a85a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a85e:	f7f6 f9a3 	bl	8000ba8 <__aeabi_uldivmod>
 800a862:	4602      	mov	r2, r0
 800a864:	460b      	mov	r3, r1
 800a866:	4b39      	ldr	r3, [pc, #228]	; (800a94c <UART_SetConfig+0x4e4>)
 800a868:	fba3 1302 	umull	r1, r3, r3, r2
 800a86c:	095b      	lsrs	r3, r3, #5
 800a86e:	2164      	movs	r1, #100	; 0x64
 800a870:	fb01 f303 	mul.w	r3, r1, r3
 800a874:	1ad3      	subs	r3, r2, r3
 800a876:	011b      	lsls	r3, r3, #4
 800a878:	3332      	adds	r3, #50	; 0x32
 800a87a:	4a34      	ldr	r2, [pc, #208]	; (800a94c <UART_SetConfig+0x4e4>)
 800a87c:	fba2 2303 	umull	r2, r3, r2, r3
 800a880:	095b      	lsrs	r3, r3, #5
 800a882:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a886:	441c      	add	r4, r3
 800a888:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a88c:	2200      	movs	r2, #0
 800a88e:	673b      	str	r3, [r7, #112]	; 0x70
 800a890:	677a      	str	r2, [r7, #116]	; 0x74
 800a892:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a896:	4642      	mov	r2, r8
 800a898:	464b      	mov	r3, r9
 800a89a:	1891      	adds	r1, r2, r2
 800a89c:	60b9      	str	r1, [r7, #8]
 800a89e:	415b      	adcs	r3, r3
 800a8a0:	60fb      	str	r3, [r7, #12]
 800a8a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a8a6:	4641      	mov	r1, r8
 800a8a8:	1851      	adds	r1, r2, r1
 800a8aa:	6039      	str	r1, [r7, #0]
 800a8ac:	4649      	mov	r1, r9
 800a8ae:	414b      	adcs	r3, r1
 800a8b0:	607b      	str	r3, [r7, #4]
 800a8b2:	f04f 0200 	mov.w	r2, #0
 800a8b6:	f04f 0300 	mov.w	r3, #0
 800a8ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a8be:	4659      	mov	r1, fp
 800a8c0:	00cb      	lsls	r3, r1, #3
 800a8c2:	4651      	mov	r1, sl
 800a8c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a8c8:	4651      	mov	r1, sl
 800a8ca:	00ca      	lsls	r2, r1, #3
 800a8cc:	4610      	mov	r0, r2
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	4642      	mov	r2, r8
 800a8d4:	189b      	adds	r3, r3, r2
 800a8d6:	66bb      	str	r3, [r7, #104]	; 0x68
 800a8d8:	464b      	mov	r3, r9
 800a8da:	460a      	mov	r2, r1
 800a8dc:	eb42 0303 	adc.w	r3, r2, r3
 800a8e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a8e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	663b      	str	r3, [r7, #96]	; 0x60
 800a8ec:	667a      	str	r2, [r7, #100]	; 0x64
 800a8ee:	f04f 0200 	mov.w	r2, #0
 800a8f2:	f04f 0300 	mov.w	r3, #0
 800a8f6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a8fa:	4649      	mov	r1, r9
 800a8fc:	008b      	lsls	r3, r1, #2
 800a8fe:	4641      	mov	r1, r8
 800a900:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a904:	4641      	mov	r1, r8
 800a906:	008a      	lsls	r2, r1, #2
 800a908:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a90c:	f7f6 f94c 	bl	8000ba8 <__aeabi_uldivmod>
 800a910:	4602      	mov	r2, r0
 800a912:	460b      	mov	r3, r1
 800a914:	4b0d      	ldr	r3, [pc, #52]	; (800a94c <UART_SetConfig+0x4e4>)
 800a916:	fba3 1302 	umull	r1, r3, r3, r2
 800a91a:	095b      	lsrs	r3, r3, #5
 800a91c:	2164      	movs	r1, #100	; 0x64
 800a91e:	fb01 f303 	mul.w	r3, r1, r3
 800a922:	1ad3      	subs	r3, r2, r3
 800a924:	011b      	lsls	r3, r3, #4
 800a926:	3332      	adds	r3, #50	; 0x32
 800a928:	4a08      	ldr	r2, [pc, #32]	; (800a94c <UART_SetConfig+0x4e4>)
 800a92a:	fba2 2303 	umull	r2, r3, r2, r3
 800a92e:	095b      	lsrs	r3, r3, #5
 800a930:	f003 020f 	and.w	r2, r3, #15
 800a934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	4422      	add	r2, r4
 800a93c:	609a      	str	r2, [r3, #8]
}
 800a93e:	bf00      	nop
 800a940:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a944:	46bd      	mov	sp, r7
 800a946:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a94a:	bf00      	nop
 800a94c:	51eb851f 	.word	0x51eb851f

0800a950 <__NVIC_SetPriority>:
{
 800a950:	b480      	push	{r7}
 800a952:	b083      	sub	sp, #12
 800a954:	af00      	add	r7, sp, #0
 800a956:	4603      	mov	r3, r0
 800a958:	6039      	str	r1, [r7, #0]
 800a95a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a95c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a960:	2b00      	cmp	r3, #0
 800a962:	db0a      	blt.n	800a97a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	b2da      	uxtb	r2, r3
 800a968:	490c      	ldr	r1, [pc, #48]	; (800a99c <__NVIC_SetPriority+0x4c>)
 800a96a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a96e:	0112      	lsls	r2, r2, #4
 800a970:	b2d2      	uxtb	r2, r2
 800a972:	440b      	add	r3, r1
 800a974:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a978:	e00a      	b.n	800a990 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	b2da      	uxtb	r2, r3
 800a97e:	4908      	ldr	r1, [pc, #32]	; (800a9a0 <__NVIC_SetPriority+0x50>)
 800a980:	79fb      	ldrb	r3, [r7, #7]
 800a982:	f003 030f 	and.w	r3, r3, #15
 800a986:	3b04      	subs	r3, #4
 800a988:	0112      	lsls	r2, r2, #4
 800a98a:	b2d2      	uxtb	r2, r2
 800a98c:	440b      	add	r3, r1
 800a98e:	761a      	strb	r2, [r3, #24]
}
 800a990:	bf00      	nop
 800a992:	370c      	adds	r7, #12
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr
 800a99c:	e000e100 	.word	0xe000e100
 800a9a0:	e000ed00 	.word	0xe000ed00

0800a9a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a9a8:	4b05      	ldr	r3, [pc, #20]	; (800a9c0 <SysTick_Handler+0x1c>)
 800a9aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a9ac:	f002 fc1e 	bl	800d1ec <xTaskGetSchedulerState>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d001      	beq.n	800a9ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a9b6:	f003 fdbf 	bl	800e538 <xPortSysTickHandler>
  }
}
 800a9ba:	bf00      	nop
 800a9bc:	bd80      	pop	{r7, pc}
 800a9be:	bf00      	nop
 800a9c0:	e000e010 	.word	0xe000e010

0800a9c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a9c8:	2100      	movs	r1, #0
 800a9ca:	f06f 0004 	mvn.w	r0, #4
 800a9ce:	f7ff ffbf 	bl	800a950 <__NVIC_SetPriority>
#endif
}
 800a9d2:	bf00      	nop
 800a9d4:	bd80      	pop	{r7, pc}
	...

0800a9d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a9d8:	b480      	push	{r7}
 800a9da:	b083      	sub	sp, #12
 800a9dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a9de:	f3ef 8305 	mrs	r3, IPSR
 800a9e2:	603b      	str	r3, [r7, #0]
  return(result);
 800a9e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d003      	beq.n	800a9f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a9ea:	f06f 0305 	mvn.w	r3, #5
 800a9ee:	607b      	str	r3, [r7, #4]
 800a9f0:	e00c      	b.n	800aa0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a9f2:	4b0a      	ldr	r3, [pc, #40]	; (800aa1c <osKernelInitialize+0x44>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d105      	bne.n	800aa06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a9fa:	4b08      	ldr	r3, [pc, #32]	; (800aa1c <osKernelInitialize+0x44>)
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aa00:	2300      	movs	r3, #0
 800aa02:	607b      	str	r3, [r7, #4]
 800aa04:	e002      	b.n	800aa0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aa06:	f04f 33ff 	mov.w	r3, #4294967295
 800aa0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aa0c:	687b      	ldr	r3, [r7, #4]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	370c      	adds	r7, #12
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop
 800aa1c:	200010fc 	.word	0x200010fc

0800aa20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b082      	sub	sp, #8
 800aa24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa26:	f3ef 8305 	mrs	r3, IPSR
 800aa2a:	603b      	str	r3, [r7, #0]
  return(result);
 800aa2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d003      	beq.n	800aa3a <osKernelStart+0x1a>
    stat = osErrorISR;
 800aa32:	f06f 0305 	mvn.w	r3, #5
 800aa36:	607b      	str	r3, [r7, #4]
 800aa38:	e010      	b.n	800aa5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800aa3a:	4b0b      	ldr	r3, [pc, #44]	; (800aa68 <osKernelStart+0x48>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d109      	bne.n	800aa56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aa42:	f7ff ffbf 	bl	800a9c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aa46:	4b08      	ldr	r3, [pc, #32]	; (800aa68 <osKernelStart+0x48>)
 800aa48:	2202      	movs	r2, #2
 800aa4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aa4c:	f001 ff50 	bl	800c8f0 <vTaskStartScheduler>
      stat = osOK;
 800aa50:	2300      	movs	r3, #0
 800aa52:	607b      	str	r3, [r7, #4]
 800aa54:	e002      	b.n	800aa5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aa56:	f04f 33ff 	mov.w	r3, #4294967295
 800aa5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aa5c:	687b      	ldr	r3, [r7, #4]
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3708      	adds	r7, #8
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	200010fc 	.word	0x200010fc

0800aa6c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa72:	f3ef 8305 	mrs	r3, IPSR
 800aa76:	603b      	str	r3, [r7, #0]
  return(result);
 800aa78:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d003      	beq.n	800aa86 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800aa7e:	f002 f863 	bl	800cb48 <xTaskGetTickCountFromISR>
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	e002      	b.n	800aa8c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800aa86:	f002 f84f 	bl	800cb28 <xTaskGetTickCount>
 800aa8a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800aa8c:	687b      	ldr	r3, [r7, #4]
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3708      	adds	r7, #8
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}

0800aa96 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b08e      	sub	sp, #56	; 0x38
 800aa9a:	af04      	add	r7, sp, #16
 800aa9c:	60f8      	str	r0, [r7, #12]
 800aa9e:	60b9      	str	r1, [r7, #8]
 800aaa0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aaa6:	f3ef 8305 	mrs	r3, IPSR
 800aaaa:	617b      	str	r3, [r7, #20]
  return(result);
 800aaac:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d17e      	bne.n	800abb0 <osThreadNew+0x11a>
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d07b      	beq.n	800abb0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800aab8:	2380      	movs	r3, #128	; 0x80
 800aaba:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800aabc:	2318      	movs	r3, #24
 800aabe:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800aac0:	2300      	movs	r3, #0
 800aac2:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800aac4:	f04f 33ff 	mov.w	r3, #4294967295
 800aac8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d045      	beq.n	800ab5c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d002      	beq.n	800aade <osThreadNew+0x48>
        name = attr->name;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	699b      	ldr	r3, [r3, #24]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d002      	beq.n	800aaec <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	699b      	ldr	r3, [r3, #24]
 800aaea:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aaec:	69fb      	ldr	r3, [r7, #28]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d008      	beq.n	800ab04 <osThreadNew+0x6e>
 800aaf2:	69fb      	ldr	r3, [r7, #28]
 800aaf4:	2b38      	cmp	r3, #56	; 0x38
 800aaf6:	d805      	bhi.n	800ab04 <osThreadNew+0x6e>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	f003 0301 	and.w	r3, r3, #1
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d001      	beq.n	800ab08 <osThreadNew+0x72>
        return (NULL);
 800ab04:	2300      	movs	r3, #0
 800ab06:	e054      	b.n	800abb2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	695b      	ldr	r3, [r3, #20]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d003      	beq.n	800ab18 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	695b      	ldr	r3, [r3, #20]
 800ab14:	089b      	lsrs	r3, r3, #2
 800ab16:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	689b      	ldr	r3, [r3, #8]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d00e      	beq.n	800ab3e <osThreadNew+0xa8>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	68db      	ldr	r3, [r3, #12]
 800ab24:	2bbb      	cmp	r3, #187	; 0xbb
 800ab26:	d90a      	bls.n	800ab3e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d006      	beq.n	800ab3e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	695b      	ldr	r3, [r3, #20]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d002      	beq.n	800ab3e <osThreadNew+0xa8>
        mem = 1;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	61bb      	str	r3, [r7, #24]
 800ab3c:	e010      	b.n	800ab60 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	689b      	ldr	r3, [r3, #8]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d10c      	bne.n	800ab60 <osThreadNew+0xca>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	68db      	ldr	r3, [r3, #12]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d108      	bne.n	800ab60 <osThreadNew+0xca>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	691b      	ldr	r3, [r3, #16]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d104      	bne.n	800ab60 <osThreadNew+0xca>
          mem = 0;
 800ab56:	2300      	movs	r3, #0
 800ab58:	61bb      	str	r3, [r7, #24]
 800ab5a:	e001      	b.n	800ab60 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ab60:	69bb      	ldr	r3, [r7, #24]
 800ab62:	2b01      	cmp	r3, #1
 800ab64:	d110      	bne.n	800ab88 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ab6a:	687a      	ldr	r2, [r7, #4]
 800ab6c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab6e:	9202      	str	r2, [sp, #8]
 800ab70:	9301      	str	r3, [sp, #4]
 800ab72:	69fb      	ldr	r3, [r7, #28]
 800ab74:	9300      	str	r3, [sp, #0]
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	6a3a      	ldr	r2, [r7, #32]
 800ab7a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab7c:	68f8      	ldr	r0, [r7, #12]
 800ab7e:	f001 fc4d 	bl	800c41c <xTaskCreateStatic>
 800ab82:	4603      	mov	r3, r0
 800ab84:	613b      	str	r3, [r7, #16]
 800ab86:	e013      	b.n	800abb0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ab88:	69bb      	ldr	r3, [r7, #24]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d110      	bne.n	800abb0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ab8e:	6a3b      	ldr	r3, [r7, #32]
 800ab90:	b29a      	uxth	r2, r3
 800ab92:	f107 0310 	add.w	r3, r7, #16
 800ab96:	9301      	str	r3, [sp, #4]
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	9300      	str	r3, [sp, #0]
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aba0:	68f8      	ldr	r0, [r7, #12]
 800aba2:	f001 fc98 	bl	800c4d6 <xTaskCreate>
 800aba6:	4603      	mov	r3, r0
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d001      	beq.n	800abb0 <osThreadNew+0x11a>
            hTask = NULL;
 800abac:	2300      	movs	r3, #0
 800abae:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800abb0:	693b      	ldr	r3, [r7, #16]
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3728      	adds	r7, #40	; 0x28
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}
	...

0800abbc <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b088      	sub	sp, #32
 800abc0:	af02      	add	r7, sp, #8
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d002      	beq.n	800abd6 <osThreadFlagsSet+0x1a>
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	da03      	bge.n	800abde <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800abd6:	f06f 0303 	mvn.w	r3, #3
 800abda:	60fb      	str	r3, [r7, #12]
 800abdc:	e035      	b.n	800ac4a <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800abde:	f04f 33ff 	mov.w	r3, #4294967295
 800abe2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abe4:	f3ef 8305 	mrs	r3, IPSR
 800abe8:	613b      	str	r3, [r7, #16]
  return(result);
 800abea:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800abec:	2b00      	cmp	r3, #0
 800abee:	d01f      	beq.n	800ac30 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800abf0:	2300      	movs	r3, #0
 800abf2:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800abf4:	f107 0308 	add.w	r3, r7, #8
 800abf8:	9300      	str	r3, [sp, #0]
 800abfa:	2300      	movs	r3, #0
 800abfc:	2201      	movs	r2, #1
 800abfe:	6839      	ldr	r1, [r7, #0]
 800ac00:	6978      	ldr	r0, [r7, #20]
 800ac02:	f002 fd9b 	bl	800d73c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800ac06:	f107 030c 	add.w	r3, r7, #12
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	9200      	str	r2, [sp, #0]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	2100      	movs	r1, #0
 800ac12:	6978      	ldr	r0, [r7, #20]
 800ac14:	f002 fd92 	bl	800d73c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d015      	beq.n	800ac4a <osThreadFlagsSet+0x8e>
 800ac1e:	4b0d      	ldr	r3, [pc, #52]	; (800ac54 <osThreadFlagsSet+0x98>)
 800ac20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac24:	601a      	str	r2, [r3, #0]
 800ac26:	f3bf 8f4f 	dsb	sy
 800ac2a:	f3bf 8f6f 	isb	sy
 800ac2e:	e00c      	b.n	800ac4a <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800ac30:	2300      	movs	r3, #0
 800ac32:	2201      	movs	r2, #1
 800ac34:	6839      	ldr	r1, [r7, #0]
 800ac36:	6978      	ldr	r0, [r7, #20]
 800ac38:	f002 fcc2 	bl	800d5c0 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800ac3c:	f107 030c 	add.w	r3, r7, #12
 800ac40:	2200      	movs	r2, #0
 800ac42:	2100      	movs	r1, #0
 800ac44:	6978      	ldr	r0, [r7, #20]
 800ac46:	f002 fcbb 	bl	800d5c0 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800ac4a:	68fb      	ldr	r3, [r7, #12]
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3718      	adds	r7, #24
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}
 800ac54:	e000ed04 	.word	0xe000ed04

0800ac58 <osThreadFlagsGet>:

  /* Return flags before clearing */
  return (rflags);
}

uint32_t osThreadFlagsGet (void) {
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b084      	sub	sp, #16
 800ac5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac5e:	f3ef 8305 	mrs	r3, IPSR
 800ac62:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac64:	68bb      	ldr	r3, [r7, #8]
  TaskHandle_t hTask;
  uint32_t rflags;

  if (IS_IRQ()) {
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d003      	beq.n	800ac72 <osThreadFlagsGet+0x1a>
    rflags = (uint32_t)osErrorISR;
 800ac6a:	f06f 0305 	mvn.w	r3, #5
 800ac6e:	607b      	str	r3, [r7, #4]
 800ac70:	e00e      	b.n	800ac90 <osThreadFlagsGet+0x38>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800ac72:	f002 faab 	bl	800d1cc <xTaskGetCurrentTaskHandle>
 800ac76:	60f8      	str	r0, [r7, #12]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags) != pdPASS) {
 800ac78:	1d3b      	adds	r3, r7, #4
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	2100      	movs	r1, #0
 800ac7e:	68f8      	ldr	r0, [r7, #12]
 800ac80:	f002 fc9e 	bl	800d5c0 <xTaskGenericNotify>
 800ac84:	4603      	mov	r3, r0
 800ac86:	2b01      	cmp	r3, #1
 800ac88:	d002      	beq.n	800ac90 <osThreadFlagsGet+0x38>
      rflags = (uint32_t)osError;
 800ac8a:	f04f 33ff 	mov.w	r3, #4294967295
 800ac8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (rflags);
 800ac90:	687b      	ldr	r3, [r7, #4]
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	3710      	adds	r7, #16
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}

0800ac9a <osThreadFlagsWait>:

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800ac9a:	b580      	push	{r7, lr}
 800ac9c:	b08c      	sub	sp, #48	; 0x30
 800ac9e:	af00      	add	r7, sp, #0
 800aca0:	60f8      	str	r0, [r7, #12]
 800aca2:	60b9      	str	r1, [r7, #8]
 800aca4:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aca6:	f3ef 8305 	mrs	r3, IPSR
 800acaa:	617b      	str	r3, [r7, #20]
  return(result);
 800acac:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d003      	beq.n	800acba <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800acb2:	f06f 0305 	mvn.w	r3, #5
 800acb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800acb8:	e06b      	b.n	800ad92 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	da03      	bge.n	800acc8 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800acc0:	f06f 0303 	mvn.w	r3, #3
 800acc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800acc6:	e064      	b.n	800ad92 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	f003 0302 	and.w	r3, r3, #2
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d002      	beq.n	800acd8 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800acd2:	2300      	movs	r3, #0
 800acd4:	62bb      	str	r3, [r7, #40]	; 0x28
 800acd6:	e001      	b.n	800acdc <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800acdc:	2300      	movs	r3, #0
 800acde:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800ace4:	f001 ff20 	bl	800cb28 <xTaskGetTickCount>
 800ace8:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800acea:	f107 0210 	add.w	r2, r7, #16
 800acee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acf0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800acf2:	2000      	movs	r0, #0
 800acf4:	f002 fc04 	bl	800d500 <xTaskNotifyWait>
 800acf8:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800acfa:	69fb      	ldr	r3, [r7, #28]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d137      	bne.n	800ad70 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800ad00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	4013      	ands	r3, r2
 800ad06:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	f003 0301 	and.w	r3, r3, #1
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d00c      	beq.n	800ad34 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800ad1a:	68fa      	ldr	r2, [r7, #12]
 800ad1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad1e:	4013      	ands	r3, r2
 800ad20:	68fa      	ldr	r2, [r7, #12]
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d032      	beq.n	800ad8c <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d10f      	bne.n	800ad4c <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800ad2c:	f06f 0302 	mvn.w	r3, #2
 800ad30:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800ad32:	e02e      	b.n	800ad92 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800ad34:	68fa      	ldr	r2, [r7, #12]
 800ad36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad38:	4013      	ands	r3, r2
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d128      	bne.n	800ad90 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d103      	bne.n	800ad4c <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800ad44:	f06f 0302 	mvn.w	r3, #2
 800ad48:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800ad4a:	e022      	b.n	800ad92 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800ad4c:	f001 feec 	bl	800cb28 <xTaskGetTickCount>
 800ad50:	4602      	mov	r2, r0
 800ad52:	6a3b      	ldr	r3, [r7, #32]
 800ad54:	1ad3      	subs	r3, r2, r3
 800ad56:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800ad58:	69ba      	ldr	r2, [r7, #24]
 800ad5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d902      	bls.n	800ad66 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800ad60:	2300      	movs	r3, #0
 800ad62:	627b      	str	r3, [r7, #36]	; 0x24
 800ad64:	e00e      	b.n	800ad84 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800ad66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	1ad3      	subs	r3, r2, r3
 800ad6c:	627b      	str	r3, [r7, #36]	; 0x24
 800ad6e:	e009      	b.n	800ad84 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d103      	bne.n	800ad7e <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800ad76:	f06f 0302 	mvn.w	r3, #2
 800ad7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ad7c:	e002      	b.n	800ad84 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800ad7e:	f06f 0301 	mvn.w	r3, #1
 800ad82:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800ad84:	69fb      	ldr	r3, [r7, #28]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d1af      	bne.n	800acea <osThreadFlagsWait+0x50>
 800ad8a:	e002      	b.n	800ad92 <osThreadFlagsWait+0xf8>
            break;
 800ad8c:	bf00      	nop
 800ad8e:	e000      	b.n	800ad92 <osThreadFlagsWait+0xf8>
            break;
 800ad90:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800ad92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3730      	adds	r7, #48	; 0x30
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ada4:	f3ef 8305 	mrs	r3, IPSR
 800ada8:	60bb      	str	r3, [r7, #8]
  return(result);
 800adaa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800adac:	2b00      	cmp	r3, #0
 800adae:	d003      	beq.n	800adb8 <osDelay+0x1c>
    stat = osErrorISR;
 800adb0:	f06f 0305 	mvn.w	r3, #5
 800adb4:	60fb      	str	r3, [r7, #12]
 800adb6:	e007      	b.n	800adc8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800adb8:	2300      	movs	r3, #0
 800adba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d002      	beq.n	800adc8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f001 fd60 	bl	800c888 <vTaskDelay>
    }
  }

  return (stat);
 800adc8:	68fb      	ldr	r3, [r7, #12]
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800add2:	b580      	push	{r7, lr}
 800add4:	b086      	sub	sp, #24
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adda:	f3ef 8305 	mrs	r3, IPSR
 800adde:	60fb      	str	r3, [r7, #12]
  return(result);
 800ade0:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d003      	beq.n	800adee <osDelayUntil+0x1c>
    stat = osErrorISR;
 800ade6:	f06f 0305 	mvn.w	r3, #5
 800adea:	617b      	str	r3, [r7, #20]
 800adec:	e019      	b.n	800ae22 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800adee:	2300      	movs	r3, #0
 800adf0:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800adf2:	f001 fe99 	bl	800cb28 <xTaskGetTickCount>
 800adf6:	4603      	mov	r3, r0
 800adf8:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	1ad3      	subs	r3, r2, r3
 800ae00:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d009      	beq.n	800ae1c <osDelayUntil+0x4a>
 800ae08:	693b      	ldr	r3, [r7, #16]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	db06      	blt.n	800ae1c <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800ae0e:	f107 0308 	add.w	r3, r7, #8
 800ae12:	6939      	ldr	r1, [r7, #16]
 800ae14:	4618      	mov	r0, r3
 800ae16:	f001 fcb9 	bl	800c78c <vTaskDelayUntil>
 800ae1a:	e002      	b.n	800ae22 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800ae1c:	f06f 0303 	mvn.w	r3, #3
 800ae20:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800ae22:	697b      	ldr	r3, [r7, #20]
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3718      	adds	r7, #24
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <TimerCallback>:

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f003 f9a1 	bl	800e17c <pvTimerGetTimerID>
 800ae3a:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d005      	beq.n	800ae4e <TimerCallback+0x22>
    callb->func (callb->arg);
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	68fa      	ldr	r2, [r7, #12]
 800ae48:	6852      	ldr	r2, [r2, #4]
 800ae4a:	4610      	mov	r0, r2
 800ae4c:	4798      	blx	r3
  }
}
 800ae4e:	bf00      	nop
 800ae50:	3710      	adds	r7, #16
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}
	...

0800ae58 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b08c      	sub	sp, #48	; 0x30
 800ae5c:	af02      	add	r7, sp, #8
 800ae5e:	60f8      	str	r0, [r7, #12]
 800ae60:	607a      	str	r2, [r7, #4]
 800ae62:	603b      	str	r3, [r7, #0]
 800ae64:	460b      	mov	r3, r1
 800ae66:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae6c:	f3ef 8305 	mrs	r3, IPSR
 800ae70:	613b      	str	r3, [r7, #16]
  return(result);
 800ae72:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d163      	bne.n	800af40 <osTimerNew+0xe8>
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d060      	beq.n	800af40 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800ae7e:	2008      	movs	r0, #8
 800ae80:	f003 fbea 	bl	800e658 <pvPortMalloc>
 800ae84:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d059      	beq.n	800af40 <osTimerNew+0xe8>
      callb->func = func;
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800ae98:	7afb      	ldrb	r3, [r7, #11]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d102      	bne.n	800aea4 <osTimerNew+0x4c>
        reload = pdFALSE;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	61fb      	str	r3, [r7, #28]
 800aea2:	e001      	b.n	800aea8 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800aea4:	2301      	movs	r3, #1
 800aea6:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800aea8:	f04f 33ff 	mov.w	r3, #4294967295
 800aeac:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d01c      	beq.n	800aef2 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d002      	beq.n	800aec6 <osTimerNew+0x6e>
          name = attr->name;
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d006      	beq.n	800aedc <osTimerNew+0x84>
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	68db      	ldr	r3, [r3, #12]
 800aed2:	2b2b      	cmp	r3, #43	; 0x2b
 800aed4:	d902      	bls.n	800aedc <osTimerNew+0x84>
          mem = 1;
 800aed6:	2301      	movs	r3, #1
 800aed8:	61bb      	str	r3, [r7, #24]
 800aeda:	e00c      	b.n	800aef6 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	689b      	ldr	r3, [r3, #8]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d108      	bne.n	800aef6 <osTimerNew+0x9e>
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	68db      	ldr	r3, [r3, #12]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d104      	bne.n	800aef6 <osTimerNew+0x9e>
            mem = 0;
 800aeec:	2300      	movs	r3, #0
 800aeee:	61bb      	str	r3, [r7, #24]
 800aef0:	e001      	b.n	800aef6 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800aef2:	2300      	movs	r3, #0
 800aef4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800aef6:	69bb      	ldr	r3, [r7, #24]
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	d10c      	bne.n	800af16 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	689b      	ldr	r3, [r3, #8]
 800af00:	9301      	str	r3, [sp, #4]
 800af02:	4b12      	ldr	r3, [pc, #72]	; (800af4c <osTimerNew+0xf4>)
 800af04:	9300      	str	r3, [sp, #0]
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	69fa      	ldr	r2, [r7, #28]
 800af0a:	2101      	movs	r1, #1
 800af0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af0e:	f002 fdb6 	bl	800da7e <xTimerCreateStatic>
 800af12:	6238      	str	r0, [r7, #32]
 800af14:	e00b      	b.n	800af2e <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d108      	bne.n	800af2e <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800af1c:	4b0b      	ldr	r3, [pc, #44]	; (800af4c <osTimerNew+0xf4>)
 800af1e:	9300      	str	r3, [sp, #0]
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	69fa      	ldr	r2, [r7, #28]
 800af24:	2101      	movs	r1, #1
 800af26:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af28:	f002 fd88 	bl	800da3c <xTimerCreate>
 800af2c:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800af2e:	6a3b      	ldr	r3, [r7, #32]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d105      	bne.n	800af40 <osTimerNew+0xe8>
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d002      	beq.n	800af40 <osTimerNew+0xe8>
        vPortFree (callb);
 800af3a:	6978      	ldr	r0, [r7, #20]
 800af3c:	f003 fc58 	bl	800e7f0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800af40:	6a3b      	ldr	r3, [r7, #32]
}
 800af42:	4618      	mov	r0, r3
 800af44:	3728      	adds	r7, #40	; 0x28
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}
 800af4a:	bf00      	nop
 800af4c:	0800ae2d 	.word	0x0800ae2d

0800af50 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800af50:	b580      	push	{r7, lr}
 800af52:	b088      	sub	sp, #32
 800af54:	af02      	add	r7, sp, #8
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af5e:	f3ef 8305 	mrs	r3, IPSR
 800af62:	60fb      	str	r3, [r7, #12]
  return(result);
 800af64:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af66:	2b00      	cmp	r3, #0
 800af68:	d003      	beq.n	800af72 <osTimerStart+0x22>
    stat = osErrorISR;
 800af6a:	f06f 0305 	mvn.w	r3, #5
 800af6e:	617b      	str	r3, [r7, #20]
 800af70:	e017      	b.n	800afa2 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d103      	bne.n	800af80 <osTimerStart+0x30>
    stat = osErrorParameter;
 800af78:	f06f 0303 	mvn.w	r3, #3
 800af7c:	617b      	str	r3, [r7, #20]
 800af7e:	e010      	b.n	800afa2 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800af80:	2300      	movs	r3, #0
 800af82:	9300      	str	r3, [sp, #0]
 800af84:	2300      	movs	r3, #0
 800af86:	683a      	ldr	r2, [r7, #0]
 800af88:	2104      	movs	r1, #4
 800af8a:	6938      	ldr	r0, [r7, #16]
 800af8c:	f002 fdf0 	bl	800db70 <xTimerGenericCommand>
 800af90:	4603      	mov	r3, r0
 800af92:	2b01      	cmp	r3, #1
 800af94:	d102      	bne.n	800af9c <osTimerStart+0x4c>
      stat = osOK;
 800af96:	2300      	movs	r3, #0
 800af98:	617b      	str	r3, [r7, #20]
 800af9a:	e002      	b.n	800afa2 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800af9c:	f06f 0302 	mvn.w	r3, #2
 800afa0:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800afa2:	697b      	ldr	r3, [r7, #20]
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3718      	adds	r7, #24
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800afac:	b580      	push	{r7, lr}
 800afae:	b088      	sub	sp, #32
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800afb4:	2300      	movs	r3, #0
 800afb6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afb8:	f3ef 8305 	mrs	r3, IPSR
 800afbc:	60bb      	str	r3, [r7, #8]
  return(result);
 800afbe:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d174      	bne.n	800b0ae <osMutexNew+0x102>
    if (attr != NULL) {
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d003      	beq.n	800afd2 <osMutexNew+0x26>
      type = attr->attr_bits;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	61bb      	str	r3, [r7, #24]
 800afd0:	e001      	b.n	800afd6 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800afd2:	2300      	movs	r3, #0
 800afd4:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800afd6:	69bb      	ldr	r3, [r7, #24]
 800afd8:	f003 0301 	and.w	r3, r3, #1
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d002      	beq.n	800afe6 <osMutexNew+0x3a>
      rmtx = 1U;
 800afe0:	2301      	movs	r3, #1
 800afe2:	617b      	str	r3, [r7, #20]
 800afe4:	e001      	b.n	800afea <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800afe6:	2300      	movs	r3, #0
 800afe8:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800afea:	69bb      	ldr	r3, [r7, #24]
 800afec:	f003 0308 	and.w	r3, r3, #8
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d15c      	bne.n	800b0ae <osMutexNew+0x102>
      mem = -1;
 800aff4:	f04f 33ff 	mov.w	r3, #4294967295
 800aff8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d015      	beq.n	800b02c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	689b      	ldr	r3, [r3, #8]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d006      	beq.n	800b016 <osMutexNew+0x6a>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	68db      	ldr	r3, [r3, #12]
 800b00c:	2b4f      	cmp	r3, #79	; 0x4f
 800b00e:	d902      	bls.n	800b016 <osMutexNew+0x6a>
          mem = 1;
 800b010:	2301      	movs	r3, #1
 800b012:	613b      	str	r3, [r7, #16]
 800b014:	e00c      	b.n	800b030 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	689b      	ldr	r3, [r3, #8]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d108      	bne.n	800b030 <osMutexNew+0x84>
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	68db      	ldr	r3, [r3, #12]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d104      	bne.n	800b030 <osMutexNew+0x84>
            mem = 0;
 800b026:	2300      	movs	r3, #0
 800b028:	613b      	str	r3, [r7, #16]
 800b02a:	e001      	b.n	800b030 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800b02c:	2300      	movs	r3, #0
 800b02e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	2b01      	cmp	r3, #1
 800b034:	d112      	bne.n	800b05c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d007      	beq.n	800b04c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	4619      	mov	r1, r3
 800b042:	2004      	movs	r0, #4
 800b044:	f000 fba1 	bl	800b78a <xQueueCreateMutexStatic>
 800b048:	61f8      	str	r0, [r7, #28]
 800b04a:	e016      	b.n	800b07a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	689b      	ldr	r3, [r3, #8]
 800b050:	4619      	mov	r1, r3
 800b052:	2001      	movs	r0, #1
 800b054:	f000 fb99 	bl	800b78a <xQueueCreateMutexStatic>
 800b058:	61f8      	str	r0, [r7, #28]
 800b05a:	e00e      	b.n	800b07a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d10b      	bne.n	800b07a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d004      	beq.n	800b072 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800b068:	2004      	movs	r0, #4
 800b06a:	f000 fb76 	bl	800b75a <xQueueCreateMutex>
 800b06e:	61f8      	str	r0, [r7, #28]
 800b070:	e003      	b.n	800b07a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800b072:	2001      	movs	r0, #1
 800b074:	f000 fb71 	bl	800b75a <xQueueCreateMutex>
 800b078:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d00c      	beq.n	800b09a <osMutexNew+0xee>
        if (attr != NULL) {
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d003      	beq.n	800b08e <osMutexNew+0xe2>
          name = attr->name;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	60fb      	str	r3, [r7, #12]
 800b08c:	e001      	b.n	800b092 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800b08e:	2300      	movs	r3, #0
 800b090:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800b092:	68f9      	ldr	r1, [r7, #12]
 800b094:	69f8      	ldr	r0, [r7, #28]
 800b096:	f001 f939 	bl	800c30c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800b09a:	69fb      	ldr	r3, [r7, #28]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d006      	beq.n	800b0ae <osMutexNew+0x102>
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d003      	beq.n	800b0ae <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800b0a6:	69fb      	ldr	r3, [r7, #28]
 800b0a8:	f043 0301 	orr.w	r3, r3, #1
 800b0ac:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800b0ae:	69fb      	ldr	r3, [r7, #28]
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3720      	adds	r7, #32
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b086      	sub	sp, #24
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f023 0301 	bic.w	r3, r3, #1
 800b0c8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f003 0301 	and.w	r3, r3, #1
 800b0d0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0d6:	f3ef 8305 	mrs	r3, IPSR
 800b0da:	60bb      	str	r3, [r7, #8]
  return(result);
 800b0dc:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d003      	beq.n	800b0ea <osMutexAcquire+0x32>
    stat = osErrorISR;
 800b0e2:	f06f 0305 	mvn.w	r3, #5
 800b0e6:	617b      	str	r3, [r7, #20]
 800b0e8:	e02c      	b.n	800b144 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800b0ea:	693b      	ldr	r3, [r7, #16]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d103      	bne.n	800b0f8 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800b0f0:	f06f 0303 	mvn.w	r3, #3
 800b0f4:	617b      	str	r3, [r7, #20]
 800b0f6:	e025      	b.n	800b144 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d011      	beq.n	800b122 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800b0fe:	6839      	ldr	r1, [r7, #0]
 800b100:	6938      	ldr	r0, [r7, #16]
 800b102:	f000 fb91 	bl	800b828 <xQueueTakeMutexRecursive>
 800b106:	4603      	mov	r3, r0
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d01b      	beq.n	800b144 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d003      	beq.n	800b11a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800b112:	f06f 0301 	mvn.w	r3, #1
 800b116:	617b      	str	r3, [r7, #20]
 800b118:	e014      	b.n	800b144 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800b11a:	f06f 0302 	mvn.w	r3, #2
 800b11e:	617b      	str	r3, [r7, #20]
 800b120:	e010      	b.n	800b144 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800b122:	6839      	ldr	r1, [r7, #0]
 800b124:	6938      	ldr	r0, [r7, #16]
 800b126:	f000 fe99 	bl	800be5c <xQueueSemaphoreTake>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b01      	cmp	r3, #1
 800b12e:	d009      	beq.n	800b144 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d003      	beq.n	800b13e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800b136:	f06f 0301 	mvn.w	r3, #1
 800b13a:	617b      	str	r3, [r7, #20]
 800b13c:	e002      	b.n	800b144 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800b13e:	f06f 0302 	mvn.w	r3, #2
 800b142:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800b144:	697b      	ldr	r3, [r7, #20]
}
 800b146:	4618      	mov	r0, r3
 800b148:	3718      	adds	r7, #24
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}

0800b14e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800b14e:	b580      	push	{r7, lr}
 800b150:	b086      	sub	sp, #24
 800b152:	af00      	add	r7, sp, #0
 800b154:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f023 0301 	bic.w	r3, r3, #1
 800b15c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f003 0301 	and.w	r3, r3, #1
 800b164:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800b166:	2300      	movs	r3, #0
 800b168:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b16a:	f3ef 8305 	mrs	r3, IPSR
 800b16e:	60bb      	str	r3, [r7, #8]
  return(result);
 800b170:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800b172:	2b00      	cmp	r3, #0
 800b174:	d003      	beq.n	800b17e <osMutexRelease+0x30>
    stat = osErrorISR;
 800b176:	f06f 0305 	mvn.w	r3, #5
 800b17a:	617b      	str	r3, [r7, #20]
 800b17c:	e01f      	b.n	800b1be <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d103      	bne.n	800b18c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800b184:	f06f 0303 	mvn.w	r3, #3
 800b188:	617b      	str	r3, [r7, #20]
 800b18a:	e018      	b.n	800b1be <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d009      	beq.n	800b1a6 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800b192:	6938      	ldr	r0, [r7, #16]
 800b194:	f000 fb14 	bl	800b7c0 <xQueueGiveMutexRecursive>
 800b198:	4603      	mov	r3, r0
 800b19a:	2b01      	cmp	r3, #1
 800b19c:	d00f      	beq.n	800b1be <osMutexRelease+0x70>
        stat = osErrorResource;
 800b19e:	f06f 0302 	mvn.w	r3, #2
 800b1a2:	617b      	str	r3, [r7, #20]
 800b1a4:	e00b      	b.n	800b1be <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	2100      	movs	r1, #0
 800b1ac:	6938      	ldr	r0, [r7, #16]
 800b1ae:	f000 fbdb 	bl	800b968 <xQueueGenericSend>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	d002      	beq.n	800b1be <osMutexRelease+0x70>
        stat = osErrorResource;
 800b1b8:	f06f 0302 	mvn.w	r3, #2
 800b1bc:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800b1be:	697b      	ldr	r3, [r7, #20]
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3718      	adds	r7, #24
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b08a      	sub	sp, #40	; 0x28
 800b1cc:	af02      	add	r7, sp, #8
 800b1ce:	60f8      	str	r0, [r7, #12]
 800b1d0:	60b9      	str	r1, [r7, #8]
 800b1d2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1d8:	f3ef 8305 	mrs	r3, IPSR
 800b1dc:	613b      	str	r3, [r7, #16]
  return(result);
 800b1de:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d175      	bne.n	800b2d0 <osSemaphoreNew+0x108>
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d072      	beq.n	800b2d0 <osSemaphoreNew+0x108>
 800b1ea:	68ba      	ldr	r2, [r7, #8]
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d86e      	bhi.n	800b2d0 <osSemaphoreNew+0x108>
    mem = -1;
 800b1f2:	f04f 33ff 	mov.w	r3, #4294967295
 800b1f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d015      	beq.n	800b22a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d006      	beq.n	800b214 <osSemaphoreNew+0x4c>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	68db      	ldr	r3, [r3, #12]
 800b20a:	2b4f      	cmp	r3, #79	; 0x4f
 800b20c:	d902      	bls.n	800b214 <osSemaphoreNew+0x4c>
        mem = 1;
 800b20e:	2301      	movs	r3, #1
 800b210:	61bb      	str	r3, [r7, #24]
 800b212:	e00c      	b.n	800b22e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	689b      	ldr	r3, [r3, #8]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d108      	bne.n	800b22e <osSemaphoreNew+0x66>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	68db      	ldr	r3, [r3, #12]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d104      	bne.n	800b22e <osSemaphoreNew+0x66>
          mem = 0;
 800b224:	2300      	movs	r3, #0
 800b226:	61bb      	str	r3, [r7, #24]
 800b228:	e001      	b.n	800b22e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800b22a:	2300      	movs	r3, #0
 800b22c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800b22e:	69bb      	ldr	r3, [r7, #24]
 800b230:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b234:	d04c      	beq.n	800b2d0 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2b01      	cmp	r3, #1
 800b23a:	d128      	bne.n	800b28e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800b23c:	69bb      	ldr	r3, [r7, #24]
 800b23e:	2b01      	cmp	r3, #1
 800b240:	d10a      	bne.n	800b258 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	2203      	movs	r2, #3
 800b248:	9200      	str	r2, [sp, #0]
 800b24a:	2200      	movs	r2, #0
 800b24c:	2100      	movs	r1, #0
 800b24e:	2001      	movs	r0, #1
 800b250:	f000 f994 	bl	800b57c <xQueueGenericCreateStatic>
 800b254:	61f8      	str	r0, [r7, #28]
 800b256:	e005      	b.n	800b264 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800b258:	2203      	movs	r2, #3
 800b25a:	2100      	movs	r1, #0
 800b25c:	2001      	movs	r0, #1
 800b25e:	f000 fa05 	bl	800b66c <xQueueGenericCreate>
 800b262:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800b264:	69fb      	ldr	r3, [r7, #28]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d022      	beq.n	800b2b0 <osSemaphoreNew+0xe8>
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d01f      	beq.n	800b2b0 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b270:	2300      	movs	r3, #0
 800b272:	2200      	movs	r2, #0
 800b274:	2100      	movs	r1, #0
 800b276:	69f8      	ldr	r0, [r7, #28]
 800b278:	f000 fb76 	bl	800b968 <xQueueGenericSend>
 800b27c:	4603      	mov	r3, r0
 800b27e:	2b01      	cmp	r3, #1
 800b280:	d016      	beq.n	800b2b0 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800b282:	69f8      	ldr	r0, [r7, #28]
 800b284:	f000 fef6 	bl	800c074 <vQueueDelete>
            hSemaphore = NULL;
 800b288:	2300      	movs	r3, #0
 800b28a:	61fb      	str	r3, [r7, #28]
 800b28c:	e010      	b.n	800b2b0 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800b28e:	69bb      	ldr	r3, [r7, #24]
 800b290:	2b01      	cmp	r3, #1
 800b292:	d108      	bne.n	800b2a6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	461a      	mov	r2, r3
 800b29a:	68b9      	ldr	r1, [r7, #8]
 800b29c:	68f8      	ldr	r0, [r7, #12]
 800b29e:	f000 faf9 	bl	800b894 <xQueueCreateCountingSemaphoreStatic>
 800b2a2:	61f8      	str	r0, [r7, #28]
 800b2a4:	e004      	b.n	800b2b0 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800b2a6:	68b9      	ldr	r1, [r7, #8]
 800b2a8:	68f8      	ldr	r0, [r7, #12]
 800b2aa:	f000 fb2a 	bl	800b902 <xQueueCreateCountingSemaphore>
 800b2ae:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800b2b0:	69fb      	ldr	r3, [r7, #28]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d00c      	beq.n	800b2d0 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d003      	beq.n	800b2c4 <osSemaphoreNew+0xfc>
          name = attr->name;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	617b      	str	r3, [r7, #20]
 800b2c2:	e001      	b.n	800b2c8 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800b2c8:	6979      	ldr	r1, [r7, #20]
 800b2ca:	69f8      	ldr	r0, [r7, #28]
 800b2cc:	f001 f81e 	bl	800c30c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800b2d0:	69fb      	ldr	r3, [r7, #28]
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3720      	adds	r7, #32
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}
	...

0800b2dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	4a07      	ldr	r2, [pc, #28]	; (800b308 <vApplicationGetIdleTaskMemory+0x2c>)
 800b2ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	4a06      	ldr	r2, [pc, #24]	; (800b30c <vApplicationGetIdleTaskMemory+0x30>)
 800b2f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2280      	movs	r2, #128	; 0x80
 800b2f8:	601a      	str	r2, [r3, #0]
}
 800b2fa:	bf00      	nop
 800b2fc:	3714      	adds	r7, #20
 800b2fe:	46bd      	mov	sp, r7
 800b300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b304:	4770      	bx	lr
 800b306:	bf00      	nop
 800b308:	20001100 	.word	0x20001100
 800b30c:	200011bc 	.word	0x200011bc

0800b310 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b310:	b480      	push	{r7}
 800b312:	b085      	sub	sp, #20
 800b314:	af00      	add	r7, sp, #0
 800b316:	60f8      	str	r0, [r7, #12]
 800b318:	60b9      	str	r1, [r7, #8]
 800b31a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	4a07      	ldr	r2, [pc, #28]	; (800b33c <vApplicationGetTimerTaskMemory+0x2c>)
 800b320:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	4a06      	ldr	r2, [pc, #24]	; (800b340 <vApplicationGetTimerTaskMemory+0x30>)
 800b326:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b32e:	601a      	str	r2, [r3, #0]
}
 800b330:	bf00      	nop
 800b332:	3714      	adds	r7, #20
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr
 800b33c:	200013bc 	.word	0x200013bc
 800b340:	20001478 	.word	0x20001478

0800b344 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b344:	b480      	push	{r7}
 800b346:	b083      	sub	sp, #12
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f103 0208 	add.w	r2, r3, #8
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f04f 32ff 	mov.w	r2, #4294967295
 800b35c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	f103 0208 	add.w	r2, r3, #8
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f103 0208 	add.w	r2, r3, #8
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2200      	movs	r2, #0
 800b376:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b378:	bf00      	nop
 800b37a:	370c      	adds	r7, #12
 800b37c:	46bd      	mov	sp, r7
 800b37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b382:	4770      	bx	lr

0800b384 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b384:	b480      	push	{r7}
 800b386:	b083      	sub	sp, #12
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2200      	movs	r2, #0
 800b390:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b392:	bf00      	nop
 800b394:	370c      	adds	r7, #12
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr

0800b39e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b39e:	b480      	push	{r7}
 800b3a0:	b085      	sub	sp, #20
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
 800b3a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	68fa      	ldr	r2, [r7, #12]
 800b3b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	689a      	ldr	r2, [r3, #8]
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	689b      	ldr	r3, [r3, #8]
 800b3c0:	683a      	ldr	r2, [r7, #0]
 800b3c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	683a      	ldr	r2, [r7, #0]
 800b3c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	1c5a      	adds	r2, r3, #1
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	601a      	str	r2, [r3, #0]
}
 800b3da:	bf00      	nop
 800b3dc:	3714      	adds	r7, #20
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e4:	4770      	bx	lr

0800b3e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b3e6:	b480      	push	{r7}
 800b3e8:	b085      	sub	sp, #20
 800b3ea:	af00      	add	r7, sp, #0
 800b3ec:	6078      	str	r0, [r7, #4]
 800b3ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3fc:	d103      	bne.n	800b406 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	691b      	ldr	r3, [r3, #16]
 800b402:	60fb      	str	r3, [r7, #12]
 800b404:	e00c      	b.n	800b420 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	3308      	adds	r3, #8
 800b40a:	60fb      	str	r3, [r7, #12]
 800b40c:	e002      	b.n	800b414 <vListInsert+0x2e>
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	685b      	ldr	r3, [r3, #4]
 800b412:	60fb      	str	r3, [r7, #12]
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	685b      	ldr	r3, [r3, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	68ba      	ldr	r2, [r7, #8]
 800b41c:	429a      	cmp	r2, r3
 800b41e:	d2f6      	bcs.n	800b40e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	685a      	ldr	r2, [r3, #4]
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	685b      	ldr	r3, [r3, #4]
 800b42c:	683a      	ldr	r2, [r7, #0]
 800b42e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	68fa      	ldr	r2, [r7, #12]
 800b434:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	683a      	ldr	r2, [r7, #0]
 800b43a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	687a      	ldr	r2, [r7, #4]
 800b440:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	1c5a      	adds	r2, r3, #1
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	601a      	str	r2, [r3, #0]
}
 800b44c:	bf00      	nop
 800b44e:	3714      	adds	r7, #20
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr

0800b458 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b458:	b480      	push	{r7}
 800b45a:	b085      	sub	sp, #20
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	691b      	ldr	r3, [r3, #16]
 800b464:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	687a      	ldr	r2, [r7, #4]
 800b46c:	6892      	ldr	r2, [r2, #8]
 800b46e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	689b      	ldr	r3, [r3, #8]
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	6852      	ldr	r2, [r2, #4]
 800b478:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	685b      	ldr	r3, [r3, #4]
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	429a      	cmp	r2, r3
 800b482:	d103      	bne.n	800b48c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	689a      	ldr	r2, [r3, #8]
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	1e5a      	subs	r2, r3, #1
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	681b      	ldr	r3, [r3, #0]
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	3714      	adds	r7, #20
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr

0800b4ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d10a      	bne.n	800b4d6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c4:	f383 8811 	msr	BASEPRI, r3
 800b4c8:	f3bf 8f6f 	isb	sy
 800b4cc:	f3bf 8f4f 	dsb	sy
 800b4d0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b4d2:	bf00      	nop
 800b4d4:	e7fe      	b.n	800b4d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b4d6:	f002 ff9d 	bl	800e414 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4e2:	68f9      	ldr	r1, [r7, #12]
 800b4e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b4e6:	fb01 f303 	mul.w	r3, r1, r3
 800b4ea:	441a      	add	r2, r3
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681a      	ldr	r2, [r3, #0]
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	681a      	ldr	r2, [r3, #0]
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b506:	3b01      	subs	r3, #1
 800b508:	68f9      	ldr	r1, [r7, #12]
 800b50a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b50c:	fb01 f303 	mul.w	r3, r1, r3
 800b510:	441a      	add	r2, r3
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	22ff      	movs	r2, #255	; 0xff
 800b51a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	22ff      	movs	r2, #255	; 0xff
 800b522:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d114      	bne.n	800b556 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	691b      	ldr	r3, [r3, #16]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d01a      	beq.n	800b56a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	3310      	adds	r3, #16
 800b538:	4618      	mov	r0, r3
 800b53a:	f001 fc85 	bl	800ce48 <xTaskRemoveFromEventList>
 800b53e:	4603      	mov	r3, r0
 800b540:	2b00      	cmp	r3, #0
 800b542:	d012      	beq.n	800b56a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b544:	4b0c      	ldr	r3, [pc, #48]	; (800b578 <xQueueGenericReset+0xcc>)
 800b546:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b54a:	601a      	str	r2, [r3, #0]
 800b54c:	f3bf 8f4f 	dsb	sy
 800b550:	f3bf 8f6f 	isb	sy
 800b554:	e009      	b.n	800b56a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	3310      	adds	r3, #16
 800b55a:	4618      	mov	r0, r3
 800b55c:	f7ff fef2 	bl	800b344 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	3324      	adds	r3, #36	; 0x24
 800b564:	4618      	mov	r0, r3
 800b566:	f7ff feed 	bl	800b344 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b56a:	f002 ff83 	bl	800e474 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b56e:	2301      	movs	r3, #1
}
 800b570:	4618      	mov	r0, r3
 800b572:	3710      	adds	r7, #16
 800b574:	46bd      	mov	sp, r7
 800b576:	bd80      	pop	{r7, pc}
 800b578:	e000ed04 	.word	0xe000ed04

0800b57c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b08e      	sub	sp, #56	; 0x38
 800b580:	af02      	add	r7, sp, #8
 800b582:	60f8      	str	r0, [r7, #12]
 800b584:	60b9      	str	r1, [r7, #8]
 800b586:	607a      	str	r2, [r7, #4]
 800b588:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d10a      	bne.n	800b5a6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b594:	f383 8811 	msr	BASEPRI, r3
 800b598:	f3bf 8f6f 	isb	sy
 800b59c:	f3bf 8f4f 	dsb	sy
 800b5a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b5a2:	bf00      	nop
 800b5a4:	e7fe      	b.n	800b5a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d10a      	bne.n	800b5c2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b0:	f383 8811 	msr	BASEPRI, r3
 800b5b4:	f3bf 8f6f 	isb	sy
 800b5b8:	f3bf 8f4f 	dsb	sy
 800b5bc:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b5be:	bf00      	nop
 800b5c0:	e7fe      	b.n	800b5c0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d002      	beq.n	800b5ce <xQueueGenericCreateStatic+0x52>
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d001      	beq.n	800b5d2 <xQueueGenericCreateStatic+0x56>
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	e000      	b.n	800b5d4 <xQueueGenericCreateStatic+0x58>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d10a      	bne.n	800b5ee <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b5d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5dc:	f383 8811 	msr	BASEPRI, r3
 800b5e0:	f3bf 8f6f 	isb	sy
 800b5e4:	f3bf 8f4f 	dsb	sy
 800b5e8:	623b      	str	r3, [r7, #32]
}
 800b5ea:	bf00      	nop
 800b5ec:	e7fe      	b.n	800b5ec <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d102      	bne.n	800b5fa <xQueueGenericCreateStatic+0x7e>
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d101      	bne.n	800b5fe <xQueueGenericCreateStatic+0x82>
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	e000      	b.n	800b600 <xQueueGenericCreateStatic+0x84>
 800b5fe:	2300      	movs	r3, #0
 800b600:	2b00      	cmp	r3, #0
 800b602:	d10a      	bne.n	800b61a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b608:	f383 8811 	msr	BASEPRI, r3
 800b60c:	f3bf 8f6f 	isb	sy
 800b610:	f3bf 8f4f 	dsb	sy
 800b614:	61fb      	str	r3, [r7, #28]
}
 800b616:	bf00      	nop
 800b618:	e7fe      	b.n	800b618 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b61a:	2350      	movs	r3, #80	; 0x50
 800b61c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	2b50      	cmp	r3, #80	; 0x50
 800b622:	d00a      	beq.n	800b63a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b628:	f383 8811 	msr	BASEPRI, r3
 800b62c:	f3bf 8f6f 	isb	sy
 800b630:	f3bf 8f4f 	dsb	sy
 800b634:	61bb      	str	r3, [r7, #24]
}
 800b636:	bf00      	nop
 800b638:	e7fe      	b.n	800b638 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b63a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b642:	2b00      	cmp	r3, #0
 800b644:	d00d      	beq.n	800b662 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b648:	2201      	movs	r2, #1
 800b64a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b64e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b654:	9300      	str	r3, [sp, #0]
 800b656:	4613      	mov	r3, r2
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	68b9      	ldr	r1, [r7, #8]
 800b65c:	68f8      	ldr	r0, [r7, #12]
 800b65e:	f000 f83f 	bl	800b6e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b664:	4618      	mov	r0, r3
 800b666:	3730      	adds	r7, #48	; 0x30
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}

0800b66c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b08a      	sub	sp, #40	; 0x28
 800b670:	af02      	add	r7, sp, #8
 800b672:	60f8      	str	r0, [r7, #12]
 800b674:	60b9      	str	r1, [r7, #8]
 800b676:	4613      	mov	r3, r2
 800b678:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d10a      	bne.n	800b696 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b684:	f383 8811 	msr	BASEPRI, r3
 800b688:	f3bf 8f6f 	isb	sy
 800b68c:	f3bf 8f4f 	dsb	sy
 800b690:	613b      	str	r3, [r7, #16]
}
 800b692:	bf00      	nop
 800b694:	e7fe      	b.n	800b694 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	68ba      	ldr	r2, [r7, #8]
 800b69a:	fb02 f303 	mul.w	r3, r2, r3
 800b69e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b6a0:	69fb      	ldr	r3, [r7, #28]
 800b6a2:	3350      	adds	r3, #80	; 0x50
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f002 ffd7 	bl	800e658 <pvPortMalloc>
 800b6aa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b6ac:	69bb      	ldr	r3, [r7, #24]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d011      	beq.n	800b6d6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b6b2:	69bb      	ldr	r3, [r7, #24]
 800b6b4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	3350      	adds	r3, #80	; 0x50
 800b6ba:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b6bc:	69bb      	ldr	r3, [r7, #24]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b6c4:	79fa      	ldrb	r2, [r7, #7]
 800b6c6:	69bb      	ldr	r3, [r7, #24]
 800b6c8:	9300      	str	r3, [sp, #0]
 800b6ca:	4613      	mov	r3, r2
 800b6cc:	697a      	ldr	r2, [r7, #20]
 800b6ce:	68b9      	ldr	r1, [r7, #8]
 800b6d0:	68f8      	ldr	r0, [r7, #12]
 800b6d2:	f000 f805 	bl	800b6e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b6d6:	69bb      	ldr	r3, [r7, #24]
	}
 800b6d8:	4618      	mov	r0, r3
 800b6da:	3720      	adds	r7, #32
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}

0800b6e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b084      	sub	sp, #16
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	60f8      	str	r0, [r7, #12]
 800b6e8:	60b9      	str	r1, [r7, #8]
 800b6ea:	607a      	str	r2, [r7, #4]
 800b6ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d103      	bne.n	800b6fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b6f4:	69bb      	ldr	r3, [r7, #24]
 800b6f6:	69ba      	ldr	r2, [r7, #24]
 800b6f8:	601a      	str	r2, [r3, #0]
 800b6fa:	e002      	b.n	800b702 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b6fc:	69bb      	ldr	r3, [r7, #24]
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b702:	69bb      	ldr	r3, [r7, #24]
 800b704:	68fa      	ldr	r2, [r7, #12]
 800b706:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b708:	69bb      	ldr	r3, [r7, #24]
 800b70a:	68ba      	ldr	r2, [r7, #8]
 800b70c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b70e:	2101      	movs	r1, #1
 800b710:	69b8      	ldr	r0, [r7, #24]
 800b712:	f7ff fecb 	bl	800b4ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b716:	69bb      	ldr	r3, [r7, #24]
 800b718:	78fa      	ldrb	r2, [r7, #3]
 800b71a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b71e:	bf00      	nop
 800b720:	3710      	adds	r7, #16
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}

0800b726 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b726:	b580      	push	{r7, lr}
 800b728:	b082      	sub	sp, #8
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d00e      	beq.n	800b752 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2200      	movs	r2, #0
 800b738:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2200      	movs	r2, #0
 800b744:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b746:	2300      	movs	r3, #0
 800b748:	2200      	movs	r2, #0
 800b74a:	2100      	movs	r1, #0
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f000 f90b 	bl	800b968 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b752:	bf00      	nop
 800b754:	3708      	adds	r7, #8
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}

0800b75a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b75a:	b580      	push	{r7, lr}
 800b75c:	b086      	sub	sp, #24
 800b75e:	af00      	add	r7, sp, #0
 800b760:	4603      	mov	r3, r0
 800b762:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b764:	2301      	movs	r3, #1
 800b766:	617b      	str	r3, [r7, #20]
 800b768:	2300      	movs	r3, #0
 800b76a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b76c:	79fb      	ldrb	r3, [r7, #7]
 800b76e:	461a      	mov	r2, r3
 800b770:	6939      	ldr	r1, [r7, #16]
 800b772:	6978      	ldr	r0, [r7, #20]
 800b774:	f7ff ff7a 	bl	800b66c <xQueueGenericCreate>
 800b778:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b77a:	68f8      	ldr	r0, [r7, #12]
 800b77c:	f7ff ffd3 	bl	800b726 <prvInitialiseMutex>

		return xNewQueue;
 800b780:	68fb      	ldr	r3, [r7, #12]
	}
 800b782:	4618      	mov	r0, r3
 800b784:	3718      	adds	r7, #24
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}

0800b78a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b78a:	b580      	push	{r7, lr}
 800b78c:	b088      	sub	sp, #32
 800b78e:	af02      	add	r7, sp, #8
 800b790:	4603      	mov	r3, r0
 800b792:	6039      	str	r1, [r7, #0]
 800b794:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b796:	2301      	movs	r3, #1
 800b798:	617b      	str	r3, [r7, #20]
 800b79a:	2300      	movs	r3, #0
 800b79c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b79e:	79fb      	ldrb	r3, [r7, #7]
 800b7a0:	9300      	str	r3, [sp, #0]
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	6939      	ldr	r1, [r7, #16]
 800b7a8:	6978      	ldr	r0, [r7, #20]
 800b7aa:	f7ff fee7 	bl	800b57c <xQueueGenericCreateStatic>
 800b7ae:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b7b0:	68f8      	ldr	r0, [r7, #12]
 800b7b2:	f7ff ffb8 	bl	800b726 <prvInitialiseMutex>

		return xNewQueue;
 800b7b6:	68fb      	ldr	r3, [r7, #12]
	}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3718      	adds	r7, #24
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}

0800b7c0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800b7c0:	b590      	push	{r4, r7, lr}
 800b7c2:	b087      	sub	sp, #28
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d10a      	bne.n	800b7e8 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800b7d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7d6:	f383 8811 	msr	BASEPRI, r3
 800b7da:	f3bf 8f6f 	isb	sy
 800b7de:	f3bf 8f4f 	dsb	sy
 800b7e2:	60fb      	str	r3, [r7, #12]
}
 800b7e4:	bf00      	nop
 800b7e6:	e7fe      	b.n	800b7e6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	689c      	ldr	r4, [r3, #8]
 800b7ec:	f001 fcee 	bl	800d1cc <xTaskGetCurrentTaskHandle>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	429c      	cmp	r4, r3
 800b7f4:	d111      	bne.n	800b81a <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800b7f6:	693b      	ldr	r3, [r7, #16]
 800b7f8:	68db      	ldr	r3, [r3, #12]
 800b7fa:	1e5a      	subs	r2, r3, #1
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	68db      	ldr	r3, [r3, #12]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d105      	bne.n	800b814 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800b808:	2300      	movs	r3, #0
 800b80a:	2200      	movs	r2, #0
 800b80c:	2100      	movs	r1, #0
 800b80e:	6938      	ldr	r0, [r7, #16]
 800b810:	f000 f8aa 	bl	800b968 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800b814:	2301      	movs	r3, #1
 800b816:	617b      	str	r3, [r7, #20]
 800b818:	e001      	b.n	800b81e <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800b81a:	2300      	movs	r3, #0
 800b81c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800b81e:	697b      	ldr	r3, [r7, #20]
	}
 800b820:	4618      	mov	r0, r3
 800b822:	371c      	adds	r7, #28
 800b824:	46bd      	mov	sp, r7
 800b826:	bd90      	pop	{r4, r7, pc}

0800b828 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800b828:	b590      	push	{r4, r7, lr}
 800b82a:	b087      	sub	sp, #28
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
 800b830:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b836:	693b      	ldr	r3, [r7, #16]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d10a      	bne.n	800b852 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800b83c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b840:	f383 8811 	msr	BASEPRI, r3
 800b844:	f3bf 8f6f 	isb	sy
 800b848:	f3bf 8f4f 	dsb	sy
 800b84c:	60fb      	str	r3, [r7, #12]
}
 800b84e:	bf00      	nop
 800b850:	e7fe      	b.n	800b850 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	689c      	ldr	r4, [r3, #8]
 800b856:	f001 fcb9 	bl	800d1cc <xTaskGetCurrentTaskHandle>
 800b85a:	4603      	mov	r3, r0
 800b85c:	429c      	cmp	r4, r3
 800b85e:	d107      	bne.n	800b870 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b860:	693b      	ldr	r3, [r7, #16]
 800b862:	68db      	ldr	r3, [r3, #12]
 800b864:	1c5a      	adds	r2, r3, #1
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800b86a:	2301      	movs	r3, #1
 800b86c:	617b      	str	r3, [r7, #20]
 800b86e:	e00c      	b.n	800b88a <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b870:	6839      	ldr	r1, [r7, #0]
 800b872:	6938      	ldr	r0, [r7, #16]
 800b874:	f000 faf2 	bl	800be5c <xQueueSemaphoreTake>
 800b878:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d004      	beq.n	800b88a <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b880:	693b      	ldr	r3, [r7, #16]
 800b882:	68db      	ldr	r3, [r3, #12]
 800b884:	1c5a      	adds	r2, r3, #1
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800b88a:	697b      	ldr	r3, [r7, #20]
	}
 800b88c:	4618      	mov	r0, r3
 800b88e:	371c      	adds	r7, #28
 800b890:	46bd      	mov	sp, r7
 800b892:	bd90      	pop	{r4, r7, pc}

0800b894 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b894:	b580      	push	{r7, lr}
 800b896:	b08a      	sub	sp, #40	; 0x28
 800b898:	af02      	add	r7, sp, #8
 800b89a:	60f8      	str	r0, [r7, #12]
 800b89c:	60b9      	str	r1, [r7, #8]
 800b89e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d10a      	bne.n	800b8bc <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800b8a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8aa:	f383 8811 	msr	BASEPRI, r3
 800b8ae:	f3bf 8f6f 	isb	sy
 800b8b2:	f3bf 8f4f 	dsb	sy
 800b8b6:	61bb      	str	r3, [r7, #24]
}
 800b8b8:	bf00      	nop
 800b8ba:	e7fe      	b.n	800b8ba <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b8bc:	68ba      	ldr	r2, [r7, #8]
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d90a      	bls.n	800b8da <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800b8c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c8:	f383 8811 	msr	BASEPRI, r3
 800b8cc:	f3bf 8f6f 	isb	sy
 800b8d0:	f3bf 8f4f 	dsb	sy
 800b8d4:	617b      	str	r3, [r7, #20]
}
 800b8d6:	bf00      	nop
 800b8d8:	e7fe      	b.n	800b8d8 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b8da:	2302      	movs	r3, #2
 800b8dc:	9300      	str	r3, [sp, #0]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	68f8      	ldr	r0, [r7, #12]
 800b8e6:	f7ff fe49 	bl	800b57c <xQueueGenericCreateStatic>
 800b8ea:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b8ec:	69fb      	ldr	r3, [r7, #28]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d002      	beq.n	800b8f8 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b8f2:	69fb      	ldr	r3, [r7, #28]
 800b8f4:	68ba      	ldr	r2, [r7, #8]
 800b8f6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b8f8:	69fb      	ldr	r3, [r7, #28]
	}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	3720      	adds	r7, #32
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}

0800b902 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b902:	b580      	push	{r7, lr}
 800b904:	b086      	sub	sp, #24
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
 800b90a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d10a      	bne.n	800b928 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800b912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b916:	f383 8811 	msr	BASEPRI, r3
 800b91a:	f3bf 8f6f 	isb	sy
 800b91e:	f3bf 8f4f 	dsb	sy
 800b922:	613b      	str	r3, [r7, #16]
}
 800b924:	bf00      	nop
 800b926:	e7fe      	b.n	800b926 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b928:	683a      	ldr	r2, [r7, #0]
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d90a      	bls.n	800b946 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800b930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b934:	f383 8811 	msr	BASEPRI, r3
 800b938:	f3bf 8f6f 	isb	sy
 800b93c:	f3bf 8f4f 	dsb	sy
 800b940:	60fb      	str	r3, [r7, #12]
}
 800b942:	bf00      	nop
 800b944:	e7fe      	b.n	800b944 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b946:	2202      	movs	r2, #2
 800b948:	2100      	movs	r1, #0
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f7ff fe8e 	bl	800b66c <xQueueGenericCreate>
 800b950:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d002      	beq.n	800b95e <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	683a      	ldr	r2, [r7, #0]
 800b95c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b95e:	697b      	ldr	r3, [r7, #20]
	}
 800b960:	4618      	mov	r0, r3
 800b962:	3718      	adds	r7, #24
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}

0800b968 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b08e      	sub	sp, #56	; 0x38
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60f8      	str	r0, [r7, #12]
 800b970:	60b9      	str	r1, [r7, #8]
 800b972:	607a      	str	r2, [r7, #4]
 800b974:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b976:	2300      	movs	r3, #0
 800b978:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b980:	2b00      	cmp	r3, #0
 800b982:	d10a      	bne.n	800b99a <xQueueGenericSend+0x32>
	__asm volatile
 800b984:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b988:	f383 8811 	msr	BASEPRI, r3
 800b98c:	f3bf 8f6f 	isb	sy
 800b990:	f3bf 8f4f 	dsb	sy
 800b994:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b996:	bf00      	nop
 800b998:	e7fe      	b.n	800b998 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d103      	bne.n	800b9a8 <xQueueGenericSend+0x40>
 800b9a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d101      	bne.n	800b9ac <xQueueGenericSend+0x44>
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e000      	b.n	800b9ae <xQueueGenericSend+0x46>
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d10a      	bne.n	800b9c8 <xQueueGenericSend+0x60>
	__asm volatile
 800b9b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b6:	f383 8811 	msr	BASEPRI, r3
 800b9ba:	f3bf 8f6f 	isb	sy
 800b9be:	f3bf 8f4f 	dsb	sy
 800b9c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b9c4:	bf00      	nop
 800b9c6:	e7fe      	b.n	800b9c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	2b02      	cmp	r3, #2
 800b9cc:	d103      	bne.n	800b9d6 <xQueueGenericSend+0x6e>
 800b9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	d101      	bne.n	800b9da <xQueueGenericSend+0x72>
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	e000      	b.n	800b9dc <xQueueGenericSend+0x74>
 800b9da:	2300      	movs	r3, #0
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d10a      	bne.n	800b9f6 <xQueueGenericSend+0x8e>
	__asm volatile
 800b9e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9e4:	f383 8811 	msr	BASEPRI, r3
 800b9e8:	f3bf 8f6f 	isb	sy
 800b9ec:	f3bf 8f4f 	dsb	sy
 800b9f0:	623b      	str	r3, [r7, #32]
}
 800b9f2:	bf00      	nop
 800b9f4:	e7fe      	b.n	800b9f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b9f6:	f001 fbf9 	bl	800d1ec <xTaskGetSchedulerState>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d102      	bne.n	800ba06 <xQueueGenericSend+0x9e>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d101      	bne.n	800ba0a <xQueueGenericSend+0xa2>
 800ba06:	2301      	movs	r3, #1
 800ba08:	e000      	b.n	800ba0c <xQueueGenericSend+0xa4>
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d10a      	bne.n	800ba26 <xQueueGenericSend+0xbe>
	__asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba14:	f383 8811 	msr	BASEPRI, r3
 800ba18:	f3bf 8f6f 	isb	sy
 800ba1c:	f3bf 8f4f 	dsb	sy
 800ba20:	61fb      	str	r3, [r7, #28]
}
 800ba22:	bf00      	nop
 800ba24:	e7fe      	b.n	800ba24 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ba26:	f002 fcf5 	bl	800e414 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ba2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba32:	429a      	cmp	r2, r3
 800ba34:	d302      	bcc.n	800ba3c <xQueueGenericSend+0xd4>
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	2b02      	cmp	r3, #2
 800ba3a:	d129      	bne.n	800ba90 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ba3c:	683a      	ldr	r2, [r7, #0]
 800ba3e:	68b9      	ldr	r1, [r7, #8]
 800ba40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba42:	f000 fb52 	bl	800c0ea <prvCopyDataToQueue>
 800ba46:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d010      	beq.n	800ba72 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba52:	3324      	adds	r3, #36	; 0x24
 800ba54:	4618      	mov	r0, r3
 800ba56:	f001 f9f7 	bl	800ce48 <xTaskRemoveFromEventList>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d013      	beq.n	800ba88 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ba60:	4b3f      	ldr	r3, [pc, #252]	; (800bb60 <xQueueGenericSend+0x1f8>)
 800ba62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba66:	601a      	str	r2, [r3, #0]
 800ba68:	f3bf 8f4f 	dsb	sy
 800ba6c:	f3bf 8f6f 	isb	sy
 800ba70:	e00a      	b.n	800ba88 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d007      	beq.n	800ba88 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba78:	4b39      	ldr	r3, [pc, #228]	; (800bb60 <xQueueGenericSend+0x1f8>)
 800ba7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba7e:	601a      	str	r2, [r3, #0]
 800ba80:	f3bf 8f4f 	dsb	sy
 800ba84:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba88:	f002 fcf4 	bl	800e474 <vPortExitCritical>
				return pdPASS;
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	e063      	b.n	800bb58 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d103      	bne.n	800ba9e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba96:	f002 fced 	bl	800e474 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	e05c      	b.n	800bb58 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d106      	bne.n	800bab2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800baa4:	f107 0314 	add.w	r3, r7, #20
 800baa8:	4618      	mov	r0, r3
 800baaa:	f001 fa31 	bl	800cf10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800baae:	2301      	movs	r3, #1
 800bab0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bab2:	f002 fcdf 	bl	800e474 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bab6:	f000 ff8b 	bl	800c9d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800baba:	f002 fcab 	bl	800e414 <vPortEnterCritical>
 800babe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bac4:	b25b      	sxtb	r3, r3
 800bac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baca:	d103      	bne.n	800bad4 <xQueueGenericSend+0x16c>
 800bacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bace:	2200      	movs	r2, #0
 800bad0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bada:	b25b      	sxtb	r3, r3
 800badc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae0:	d103      	bne.n	800baea <xQueueGenericSend+0x182>
 800bae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae4:	2200      	movs	r2, #0
 800bae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800baea:	f002 fcc3 	bl	800e474 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800baee:	1d3a      	adds	r2, r7, #4
 800baf0:	f107 0314 	add.w	r3, r7, #20
 800baf4:	4611      	mov	r1, r2
 800baf6:	4618      	mov	r0, r3
 800baf8:	f001 fa20 	bl	800cf3c <xTaskCheckForTimeOut>
 800bafc:	4603      	mov	r3, r0
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d124      	bne.n	800bb4c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bb02:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb04:	f000 fbe9 	bl	800c2da <prvIsQueueFull>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d018      	beq.n	800bb40 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bb0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb10:	3310      	adds	r3, #16
 800bb12:	687a      	ldr	r2, [r7, #4]
 800bb14:	4611      	mov	r1, r2
 800bb16:	4618      	mov	r0, r3
 800bb18:	f001 f946 	bl	800cda8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bb1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb1e:	f000 fb74 	bl	800c20a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bb22:	f000 ff63 	bl	800c9ec <xTaskResumeAll>
 800bb26:	4603      	mov	r3, r0
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	f47f af7c 	bne.w	800ba26 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bb2e:	4b0c      	ldr	r3, [pc, #48]	; (800bb60 <xQueueGenericSend+0x1f8>)
 800bb30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb34:	601a      	str	r2, [r3, #0]
 800bb36:	f3bf 8f4f 	dsb	sy
 800bb3a:	f3bf 8f6f 	isb	sy
 800bb3e:	e772      	b.n	800ba26 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bb40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb42:	f000 fb62 	bl	800c20a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb46:	f000 ff51 	bl	800c9ec <xTaskResumeAll>
 800bb4a:	e76c      	b.n	800ba26 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bb4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb4e:	f000 fb5c 	bl	800c20a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb52:	f000 ff4b 	bl	800c9ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bb56:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	3738      	adds	r7, #56	; 0x38
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}
 800bb60:	e000ed04 	.word	0xe000ed04

0800bb64 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b090      	sub	sp, #64	; 0x40
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	60f8      	str	r0, [r7, #12]
 800bb6c:	60b9      	str	r1, [r7, #8]
 800bb6e:	607a      	str	r2, [r7, #4]
 800bb70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bb76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d10a      	bne.n	800bb92 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bb7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb80:	f383 8811 	msr	BASEPRI, r3
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	f3bf 8f4f 	dsb	sy
 800bb8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb8e:	bf00      	nop
 800bb90:	e7fe      	b.n	800bb90 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d103      	bne.n	800bba0 <xQueueGenericSendFromISR+0x3c>
 800bb98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d101      	bne.n	800bba4 <xQueueGenericSendFromISR+0x40>
 800bba0:	2301      	movs	r3, #1
 800bba2:	e000      	b.n	800bba6 <xQueueGenericSendFromISR+0x42>
 800bba4:	2300      	movs	r3, #0
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d10a      	bne.n	800bbc0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bbaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbae:	f383 8811 	msr	BASEPRI, r3
 800bbb2:	f3bf 8f6f 	isb	sy
 800bbb6:	f3bf 8f4f 	dsb	sy
 800bbba:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bbbc:	bf00      	nop
 800bbbe:	e7fe      	b.n	800bbbe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	2b02      	cmp	r3, #2
 800bbc4:	d103      	bne.n	800bbce <xQueueGenericSendFromISR+0x6a>
 800bbc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d101      	bne.n	800bbd2 <xQueueGenericSendFromISR+0x6e>
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e000      	b.n	800bbd4 <xQueueGenericSendFromISR+0x70>
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d10a      	bne.n	800bbee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bbd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbdc:	f383 8811 	msr	BASEPRI, r3
 800bbe0:	f3bf 8f6f 	isb	sy
 800bbe4:	f3bf 8f4f 	dsb	sy
 800bbe8:	623b      	str	r3, [r7, #32]
}
 800bbea:	bf00      	nop
 800bbec:	e7fe      	b.n	800bbec <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bbee:	f002 fcf3 	bl	800e5d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bbf2:	f3ef 8211 	mrs	r2, BASEPRI
 800bbf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbfa:	f383 8811 	msr	BASEPRI, r3
 800bbfe:	f3bf 8f6f 	isb	sy
 800bc02:	f3bf 8f4f 	dsb	sy
 800bc06:	61fa      	str	r2, [r7, #28]
 800bc08:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bc0a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bc0c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d302      	bcc.n	800bc20 <xQueueGenericSendFromISR+0xbc>
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	2b02      	cmp	r3, #2
 800bc1e:	d12f      	bne.n	800bc80 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bc20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc2e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc30:	683a      	ldr	r2, [r7, #0]
 800bc32:	68b9      	ldr	r1, [r7, #8]
 800bc34:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bc36:	f000 fa58 	bl	800c0ea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bc3a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800bc3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc42:	d112      	bne.n	800bc6a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d016      	beq.n	800bc7a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc4e:	3324      	adds	r3, #36	; 0x24
 800bc50:	4618      	mov	r0, r3
 800bc52:	f001 f8f9 	bl	800ce48 <xTaskRemoveFromEventList>
 800bc56:	4603      	mov	r3, r0
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d00e      	beq.n	800bc7a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d00b      	beq.n	800bc7a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	2201      	movs	r2, #1
 800bc66:	601a      	str	r2, [r3, #0]
 800bc68:	e007      	b.n	800bc7a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bc6e:	3301      	adds	r3, #1
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	b25a      	sxtb	r2, r3
 800bc74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bc7e:	e001      	b.n	800bc84 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc80:	2300      	movs	r3, #0
 800bc82:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc86:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc88:	697b      	ldr	r3, [r7, #20]
 800bc8a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc8e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3740      	adds	r7, #64	; 0x40
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
	...

0800bc9c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b08c      	sub	sp, #48	; 0x30
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	60f8      	str	r0, [r7, #12]
 800bca4:	60b9      	str	r1, [r7, #8]
 800bca6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bca8:	2300      	movs	r3, #0
 800bcaa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bcb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d10a      	bne.n	800bccc <xQueueReceive+0x30>
	__asm volatile
 800bcb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcba:	f383 8811 	msr	BASEPRI, r3
 800bcbe:	f3bf 8f6f 	isb	sy
 800bcc2:	f3bf 8f4f 	dsb	sy
 800bcc6:	623b      	str	r3, [r7, #32]
}
 800bcc8:	bf00      	nop
 800bcca:	e7fe      	b.n	800bcca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d103      	bne.n	800bcda <xQueueReceive+0x3e>
 800bcd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d101      	bne.n	800bcde <xQueueReceive+0x42>
 800bcda:	2301      	movs	r3, #1
 800bcdc:	e000      	b.n	800bce0 <xQueueReceive+0x44>
 800bcde:	2300      	movs	r3, #0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d10a      	bne.n	800bcfa <xQueueReceive+0x5e>
	__asm volatile
 800bce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce8:	f383 8811 	msr	BASEPRI, r3
 800bcec:	f3bf 8f6f 	isb	sy
 800bcf0:	f3bf 8f4f 	dsb	sy
 800bcf4:	61fb      	str	r3, [r7, #28]
}
 800bcf6:	bf00      	nop
 800bcf8:	e7fe      	b.n	800bcf8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bcfa:	f001 fa77 	bl	800d1ec <xTaskGetSchedulerState>
 800bcfe:	4603      	mov	r3, r0
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d102      	bne.n	800bd0a <xQueueReceive+0x6e>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d101      	bne.n	800bd0e <xQueueReceive+0x72>
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	e000      	b.n	800bd10 <xQueueReceive+0x74>
 800bd0e:	2300      	movs	r3, #0
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d10a      	bne.n	800bd2a <xQueueReceive+0x8e>
	__asm volatile
 800bd14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd18:	f383 8811 	msr	BASEPRI, r3
 800bd1c:	f3bf 8f6f 	isb	sy
 800bd20:	f3bf 8f4f 	dsb	sy
 800bd24:	61bb      	str	r3, [r7, #24]
}
 800bd26:	bf00      	nop
 800bd28:	e7fe      	b.n	800bd28 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bd2a:	f002 fb73 	bl	800e414 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bd2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd32:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bd34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d01f      	beq.n	800bd7a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bd3a:	68b9      	ldr	r1, [r7, #8]
 800bd3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd3e:	f000 fa3e 	bl	800c1be <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bd42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd44:	1e5a      	subs	r2, r3, #1
 800bd46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd48:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd4c:	691b      	ldr	r3, [r3, #16]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d00f      	beq.n	800bd72 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd54:	3310      	adds	r3, #16
 800bd56:	4618      	mov	r0, r3
 800bd58:	f001 f876 	bl	800ce48 <xTaskRemoveFromEventList>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d007      	beq.n	800bd72 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bd62:	4b3d      	ldr	r3, [pc, #244]	; (800be58 <xQueueReceive+0x1bc>)
 800bd64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd68:	601a      	str	r2, [r3, #0]
 800bd6a:	f3bf 8f4f 	dsb	sy
 800bd6e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bd72:	f002 fb7f 	bl	800e474 <vPortExitCritical>
				return pdPASS;
 800bd76:	2301      	movs	r3, #1
 800bd78:	e069      	b.n	800be4e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d103      	bne.n	800bd88 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd80:	f002 fb78 	bl	800e474 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bd84:	2300      	movs	r3, #0
 800bd86:	e062      	b.n	800be4e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d106      	bne.n	800bd9c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd8e:	f107 0310 	add.w	r3, r7, #16
 800bd92:	4618      	mov	r0, r3
 800bd94:	f001 f8bc 	bl	800cf10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd98:	2301      	movs	r3, #1
 800bd9a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd9c:	f002 fb6a 	bl	800e474 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bda0:	f000 fe16 	bl	800c9d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bda4:	f002 fb36 	bl	800e414 <vPortEnterCritical>
 800bda8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdaa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bdae:	b25b      	sxtb	r3, r3
 800bdb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb4:	d103      	bne.n	800bdbe <xQueueReceive+0x122>
 800bdb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb8:	2200      	movs	r2, #0
 800bdba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bdbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bdc4:	b25b      	sxtb	r3, r3
 800bdc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdca:	d103      	bne.n	800bdd4 <xQueueReceive+0x138>
 800bdcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdce:	2200      	movs	r2, #0
 800bdd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bdd4:	f002 fb4e 	bl	800e474 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bdd8:	1d3a      	adds	r2, r7, #4
 800bdda:	f107 0310 	add.w	r3, r7, #16
 800bdde:	4611      	mov	r1, r2
 800bde0:	4618      	mov	r0, r3
 800bde2:	f001 f8ab 	bl	800cf3c <xTaskCheckForTimeOut>
 800bde6:	4603      	mov	r3, r0
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d123      	bne.n	800be34 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bdec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdee:	f000 fa5e 	bl	800c2ae <prvIsQueueEmpty>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d017      	beq.n	800be28 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bdf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdfa:	3324      	adds	r3, #36	; 0x24
 800bdfc:	687a      	ldr	r2, [r7, #4]
 800bdfe:	4611      	mov	r1, r2
 800be00:	4618      	mov	r0, r3
 800be02:	f000 ffd1 	bl	800cda8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800be06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be08:	f000 f9ff 	bl	800c20a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800be0c:	f000 fdee 	bl	800c9ec <xTaskResumeAll>
 800be10:	4603      	mov	r3, r0
 800be12:	2b00      	cmp	r3, #0
 800be14:	d189      	bne.n	800bd2a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800be16:	4b10      	ldr	r3, [pc, #64]	; (800be58 <xQueueReceive+0x1bc>)
 800be18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be1c:	601a      	str	r2, [r3, #0]
 800be1e:	f3bf 8f4f 	dsb	sy
 800be22:	f3bf 8f6f 	isb	sy
 800be26:	e780      	b.n	800bd2a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800be28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be2a:	f000 f9ee 	bl	800c20a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800be2e:	f000 fddd 	bl	800c9ec <xTaskResumeAll>
 800be32:	e77a      	b.n	800bd2a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800be34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be36:	f000 f9e8 	bl	800c20a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800be3a:	f000 fdd7 	bl	800c9ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800be3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be40:	f000 fa35 	bl	800c2ae <prvIsQueueEmpty>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	f43f af6f 	beq.w	800bd2a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800be4c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3730      	adds	r7, #48	; 0x30
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	e000ed04 	.word	0xe000ed04

0800be5c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b08e      	sub	sp, #56	; 0x38
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800be66:	2300      	movs	r3, #0
 800be68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800be6e:	2300      	movs	r3, #0
 800be70:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800be72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be74:	2b00      	cmp	r3, #0
 800be76:	d10a      	bne.n	800be8e <xQueueSemaphoreTake+0x32>
	__asm volatile
 800be78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be7c:	f383 8811 	msr	BASEPRI, r3
 800be80:	f3bf 8f6f 	isb	sy
 800be84:	f3bf 8f4f 	dsb	sy
 800be88:	623b      	str	r3, [r7, #32]
}
 800be8a:	bf00      	nop
 800be8c:	e7fe      	b.n	800be8c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800be8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be92:	2b00      	cmp	r3, #0
 800be94:	d00a      	beq.n	800beac <xQueueSemaphoreTake+0x50>
	__asm volatile
 800be96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be9a:	f383 8811 	msr	BASEPRI, r3
 800be9e:	f3bf 8f6f 	isb	sy
 800bea2:	f3bf 8f4f 	dsb	sy
 800bea6:	61fb      	str	r3, [r7, #28]
}
 800bea8:	bf00      	nop
 800beaa:	e7fe      	b.n	800beaa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800beac:	f001 f99e 	bl	800d1ec <xTaskGetSchedulerState>
 800beb0:	4603      	mov	r3, r0
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d102      	bne.n	800bebc <xQueueSemaphoreTake+0x60>
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d101      	bne.n	800bec0 <xQueueSemaphoreTake+0x64>
 800bebc:	2301      	movs	r3, #1
 800bebe:	e000      	b.n	800bec2 <xQueueSemaphoreTake+0x66>
 800bec0:	2300      	movs	r3, #0
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d10a      	bne.n	800bedc <xQueueSemaphoreTake+0x80>
	__asm volatile
 800bec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beca:	f383 8811 	msr	BASEPRI, r3
 800bece:	f3bf 8f6f 	isb	sy
 800bed2:	f3bf 8f4f 	dsb	sy
 800bed6:	61bb      	str	r3, [r7, #24]
}
 800bed8:	bf00      	nop
 800beda:	e7fe      	b.n	800beda <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bedc:	f002 fa9a 	bl	800e414 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bee4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d024      	beq.n	800bf36 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800beec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beee:	1e5a      	subs	r2, r3, #1
 800bef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bef2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d104      	bne.n	800bf06 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800befc:	f001 faec 	bl	800d4d8 <pvTaskIncrementMutexHeldCount>
 800bf00:	4602      	mov	r2, r0
 800bf02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf04:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf08:	691b      	ldr	r3, [r3, #16]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d00f      	beq.n	800bf2e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf10:	3310      	adds	r3, #16
 800bf12:	4618      	mov	r0, r3
 800bf14:	f000 ff98 	bl	800ce48 <xTaskRemoveFromEventList>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d007      	beq.n	800bf2e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bf1e:	4b54      	ldr	r3, [pc, #336]	; (800c070 <xQueueSemaphoreTake+0x214>)
 800bf20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf24:	601a      	str	r2, [r3, #0]
 800bf26:	f3bf 8f4f 	dsb	sy
 800bf2a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bf2e:	f002 faa1 	bl	800e474 <vPortExitCritical>
				return pdPASS;
 800bf32:	2301      	movs	r3, #1
 800bf34:	e097      	b.n	800c066 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d111      	bne.n	800bf60 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bf3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d00a      	beq.n	800bf58 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800bf42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf46:	f383 8811 	msr	BASEPRI, r3
 800bf4a:	f3bf 8f6f 	isb	sy
 800bf4e:	f3bf 8f4f 	dsb	sy
 800bf52:	617b      	str	r3, [r7, #20]
}
 800bf54:	bf00      	nop
 800bf56:	e7fe      	b.n	800bf56 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bf58:	f002 fa8c 	bl	800e474 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	e082      	b.n	800c066 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bf60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d106      	bne.n	800bf74 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bf66:	f107 030c 	add.w	r3, r7, #12
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	f000 ffd0 	bl	800cf10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bf70:	2301      	movs	r3, #1
 800bf72:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bf74:	f002 fa7e 	bl	800e474 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf78:	f000 fd2a 	bl	800c9d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf7c:	f002 fa4a 	bl	800e414 <vPortEnterCritical>
 800bf80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf86:	b25b      	sxtb	r3, r3
 800bf88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf8c:	d103      	bne.n	800bf96 <xQueueSemaphoreTake+0x13a>
 800bf8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf90:	2200      	movs	r2, #0
 800bf92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf9c:	b25b      	sxtb	r3, r3
 800bf9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfa2:	d103      	bne.n	800bfac <xQueueSemaphoreTake+0x150>
 800bfa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bfac:	f002 fa62 	bl	800e474 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bfb0:	463a      	mov	r2, r7
 800bfb2:	f107 030c 	add.w	r3, r7, #12
 800bfb6:	4611      	mov	r1, r2
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f000 ffbf 	bl	800cf3c <xTaskCheckForTimeOut>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d132      	bne.n	800c02a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bfc4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bfc6:	f000 f972 	bl	800c2ae <prvIsQueueEmpty>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d026      	beq.n	800c01e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bfd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d109      	bne.n	800bfec <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800bfd8:	f002 fa1c 	bl	800e414 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bfdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfde:	689b      	ldr	r3, [r3, #8]
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f001 f921 	bl	800d228 <xTaskPriorityInherit>
 800bfe6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bfe8:	f002 fa44 	bl	800e474 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bfec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfee:	3324      	adds	r3, #36	; 0x24
 800bff0:	683a      	ldr	r2, [r7, #0]
 800bff2:	4611      	mov	r1, r2
 800bff4:	4618      	mov	r0, r3
 800bff6:	f000 fed7 	bl	800cda8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bffa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bffc:	f000 f905 	bl	800c20a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c000:	f000 fcf4 	bl	800c9ec <xTaskResumeAll>
 800c004:	4603      	mov	r3, r0
 800c006:	2b00      	cmp	r3, #0
 800c008:	f47f af68 	bne.w	800bedc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800c00c:	4b18      	ldr	r3, [pc, #96]	; (800c070 <xQueueSemaphoreTake+0x214>)
 800c00e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c012:	601a      	str	r2, [r3, #0]
 800c014:	f3bf 8f4f 	dsb	sy
 800c018:	f3bf 8f6f 	isb	sy
 800c01c:	e75e      	b.n	800bedc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c01e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c020:	f000 f8f3 	bl	800c20a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c024:	f000 fce2 	bl	800c9ec <xTaskResumeAll>
 800c028:	e758      	b.n	800bedc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c02a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c02c:	f000 f8ed 	bl	800c20a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c030:	f000 fcdc 	bl	800c9ec <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c034:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c036:	f000 f93a 	bl	800c2ae <prvIsQueueEmpty>
 800c03a:	4603      	mov	r3, r0
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	f43f af4d 	beq.w	800bedc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c044:	2b00      	cmp	r3, #0
 800c046:	d00d      	beq.n	800c064 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800c048:	f002 f9e4 	bl	800e414 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c04c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c04e:	f000 f834 	bl	800c0ba <prvGetDisinheritPriorityAfterTimeout>
 800c052:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c056:	689b      	ldr	r3, [r3, #8]
 800c058:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c05a:	4618      	mov	r0, r3
 800c05c:	f001 f9ba 	bl	800d3d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c060:	f002 fa08 	bl	800e474 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c064:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c066:	4618      	mov	r0, r3
 800c068:	3738      	adds	r7, #56	; 0x38
 800c06a:	46bd      	mov	sp, r7
 800c06c:	bd80      	pop	{r7, pc}
 800c06e:	bf00      	nop
 800c070:	e000ed04 	.word	0xe000ed04

0800c074 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b084      	sub	sp, #16
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d10a      	bne.n	800c09c <vQueueDelete+0x28>
	__asm volatile
 800c086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c08a:	f383 8811 	msr	BASEPRI, r3
 800c08e:	f3bf 8f6f 	isb	sy
 800c092:	f3bf 8f4f 	dsb	sy
 800c096:	60bb      	str	r3, [r7, #8]
}
 800c098:	bf00      	nop
 800c09a:	e7fe      	b.n	800c09a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c09c:	68f8      	ldr	r0, [r7, #12]
 800c09e:	f000 f95f 	bl	800c360 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d102      	bne.n	800c0b2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800c0ac:	68f8      	ldr	r0, [r7, #12]
 800c0ae:	f002 fb9f 	bl	800e7f0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c0b2:	bf00      	nop
 800c0b4:	3710      	adds	r7, #16
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}

0800c0ba <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c0ba:	b480      	push	{r7}
 800c0bc:	b085      	sub	sp, #20
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d006      	beq.n	800c0d8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800c0d4:	60fb      	str	r3, [r7, #12]
 800c0d6:	e001      	b.n	800c0dc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c0d8:	2300      	movs	r3, #0
 800c0da:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
	}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3714      	adds	r7, #20
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e8:	4770      	bx	lr

0800c0ea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c0ea:	b580      	push	{r7, lr}
 800c0ec:	b086      	sub	sp, #24
 800c0ee:	af00      	add	r7, sp, #0
 800c0f0:	60f8      	str	r0, [r7, #12]
 800c0f2:	60b9      	str	r1, [r7, #8]
 800c0f4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0fe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c104:	2b00      	cmp	r3, #0
 800c106:	d10d      	bne.n	800c124 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d14d      	bne.n	800c1ac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	689b      	ldr	r3, [r3, #8]
 800c114:	4618      	mov	r0, r3
 800c116:	f001 f8ef 	bl	800d2f8 <xTaskPriorityDisinherit>
 800c11a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2200      	movs	r2, #0
 800c120:	609a      	str	r2, [r3, #8]
 800c122:	e043      	b.n	800c1ac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d119      	bne.n	800c15e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	6858      	ldr	r0, [r3, #4]
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c132:	461a      	mov	r2, r3
 800c134:	68b9      	ldr	r1, [r7, #8]
 800c136:	f002 fd9c 	bl	800ec72 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	685a      	ldr	r2, [r3, #4]
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c142:	441a      	add	r2, r3
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	685a      	ldr	r2, [r3, #4]
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	689b      	ldr	r3, [r3, #8]
 800c150:	429a      	cmp	r2, r3
 800c152:	d32b      	bcc.n	800c1ac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	681a      	ldr	r2, [r3, #0]
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	605a      	str	r2, [r3, #4]
 800c15c:	e026      	b.n	800c1ac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	68d8      	ldr	r0, [r3, #12]
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c166:	461a      	mov	r2, r3
 800c168:	68b9      	ldr	r1, [r7, #8]
 800c16a:	f002 fd82 	bl	800ec72 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	68da      	ldr	r2, [r3, #12]
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c176:	425b      	negs	r3, r3
 800c178:	441a      	add	r2, r3
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	68da      	ldr	r2, [r3, #12]
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	429a      	cmp	r2, r3
 800c188:	d207      	bcs.n	800c19a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	689a      	ldr	r2, [r3, #8]
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c192:	425b      	negs	r3, r3
 800c194:	441a      	add	r2, r3
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2b02      	cmp	r3, #2
 800c19e:	d105      	bne.n	800c1ac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d002      	beq.n	800c1ac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	3b01      	subs	r3, #1
 800c1aa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c1ac:	693b      	ldr	r3, [r7, #16]
 800c1ae:	1c5a      	adds	r2, r3, #1
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c1b4:	697b      	ldr	r3, [r7, #20]
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3718      	adds	r7, #24
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}

0800c1be <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b082      	sub	sp, #8
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	6078      	str	r0, [r7, #4]
 800c1c6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d018      	beq.n	800c202 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	68da      	ldr	r2, [r3, #12]
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1d8:	441a      	add	r2, r3
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	68da      	ldr	r2, [r3, #12]
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	689b      	ldr	r3, [r3, #8]
 800c1e6:	429a      	cmp	r2, r3
 800c1e8:	d303      	bcc.n	800c1f2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681a      	ldr	r2, [r3, #0]
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	68d9      	ldr	r1, [r3, #12]
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	6838      	ldr	r0, [r7, #0]
 800c1fe:	f002 fd38 	bl	800ec72 <memcpy>
	}
}
 800c202:	bf00      	nop
 800c204:	3708      	adds	r7, #8
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}

0800c20a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c20a:	b580      	push	{r7, lr}
 800c20c:	b084      	sub	sp, #16
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c212:	f002 f8ff 	bl	800e414 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c21c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c21e:	e011      	b.n	800c244 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c224:	2b00      	cmp	r3, #0
 800c226:	d012      	beq.n	800c24e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	3324      	adds	r3, #36	; 0x24
 800c22c:	4618      	mov	r0, r3
 800c22e:	f000 fe0b 	bl	800ce48 <xTaskRemoveFromEventList>
 800c232:	4603      	mov	r3, r0
 800c234:	2b00      	cmp	r3, #0
 800c236:	d001      	beq.n	800c23c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c238:	f000 fee2 	bl	800d000 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c23c:	7bfb      	ldrb	r3, [r7, #15]
 800c23e:	3b01      	subs	r3, #1
 800c240:	b2db      	uxtb	r3, r3
 800c242:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c244:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	dce9      	bgt.n	800c220 <prvUnlockQueue+0x16>
 800c24c:	e000      	b.n	800c250 <prvUnlockQueue+0x46>
					break;
 800c24e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	22ff      	movs	r2, #255	; 0xff
 800c254:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c258:	f002 f90c 	bl	800e474 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c25c:	f002 f8da 	bl	800e414 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c266:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c268:	e011      	b.n	800c28e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	691b      	ldr	r3, [r3, #16]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d012      	beq.n	800c298 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	3310      	adds	r3, #16
 800c276:	4618      	mov	r0, r3
 800c278:	f000 fde6 	bl	800ce48 <xTaskRemoveFromEventList>
 800c27c:	4603      	mov	r3, r0
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d001      	beq.n	800c286 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c282:	f000 febd 	bl	800d000 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c286:	7bbb      	ldrb	r3, [r7, #14]
 800c288:	3b01      	subs	r3, #1
 800c28a:	b2db      	uxtb	r3, r3
 800c28c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c28e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c292:	2b00      	cmp	r3, #0
 800c294:	dce9      	bgt.n	800c26a <prvUnlockQueue+0x60>
 800c296:	e000      	b.n	800c29a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c298:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	22ff      	movs	r2, #255	; 0xff
 800c29e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c2a2:	f002 f8e7 	bl	800e474 <vPortExitCritical>
}
 800c2a6:	bf00      	nop
 800c2a8:	3710      	adds	r7, #16
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}

0800c2ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c2ae:	b580      	push	{r7, lr}
 800c2b0:	b084      	sub	sp, #16
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c2b6:	f002 f8ad 	bl	800e414 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d102      	bne.n	800c2c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	60fb      	str	r3, [r7, #12]
 800c2c6:	e001      	b.n	800c2cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c2cc:	f002 f8d2 	bl	800e474 <vPortExitCritical>

	return xReturn;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	3710      	adds	r7, #16
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	bd80      	pop	{r7, pc}

0800c2da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c2da:	b580      	push	{r7, lr}
 800c2dc:	b084      	sub	sp, #16
 800c2de:	af00      	add	r7, sp, #0
 800c2e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c2e2:	f002 f897 	bl	800e414 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c2ee:	429a      	cmp	r2, r3
 800c2f0:	d102      	bne.n	800c2f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	60fb      	str	r3, [r7, #12]
 800c2f6:	e001      	b.n	800c2fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c2fc:	f002 f8ba 	bl	800e474 <vPortExitCritical>

	return xReturn;
 800c300:	68fb      	ldr	r3, [r7, #12]
}
 800c302:	4618      	mov	r0, r3
 800c304:	3710      	adds	r7, #16
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}
	...

0800c30c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c30c:	b480      	push	{r7}
 800c30e:	b085      	sub	sp, #20
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c316:	2300      	movs	r3, #0
 800c318:	60fb      	str	r3, [r7, #12]
 800c31a:	e014      	b.n	800c346 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c31c:	4a0f      	ldr	r2, [pc, #60]	; (800c35c <vQueueAddToRegistry+0x50>)
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d10b      	bne.n	800c340 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c328:	490c      	ldr	r1, [pc, #48]	; (800c35c <vQueueAddToRegistry+0x50>)
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	683a      	ldr	r2, [r7, #0]
 800c32e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c332:	4a0a      	ldr	r2, [pc, #40]	; (800c35c <vQueueAddToRegistry+0x50>)
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	00db      	lsls	r3, r3, #3
 800c338:	4413      	add	r3, r2
 800c33a:	687a      	ldr	r2, [r7, #4]
 800c33c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c33e:	e006      	b.n	800c34e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	3301      	adds	r3, #1
 800c344:	60fb      	str	r3, [r7, #12]
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	2b07      	cmp	r3, #7
 800c34a:	d9e7      	bls.n	800c31c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c34c:	bf00      	nop
 800c34e:	bf00      	nop
 800c350:	3714      	adds	r7, #20
 800c352:	46bd      	mov	sp, r7
 800c354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c358:	4770      	bx	lr
 800c35a:	bf00      	nop
 800c35c:	20001878 	.word	0x20001878

0800c360 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c360:	b480      	push	{r7}
 800c362:	b085      	sub	sp, #20
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c368:	2300      	movs	r3, #0
 800c36a:	60fb      	str	r3, [r7, #12]
 800c36c:	e016      	b.n	800c39c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c36e:	4a10      	ldr	r2, [pc, #64]	; (800c3b0 <vQueueUnregisterQueue+0x50>)
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	00db      	lsls	r3, r3, #3
 800c374:	4413      	add	r3, r2
 800c376:	685b      	ldr	r3, [r3, #4]
 800c378:	687a      	ldr	r2, [r7, #4]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d10b      	bne.n	800c396 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c37e:	4a0c      	ldr	r2, [pc, #48]	; (800c3b0 <vQueueUnregisterQueue+0x50>)
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	2100      	movs	r1, #0
 800c384:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c388:	4a09      	ldr	r2, [pc, #36]	; (800c3b0 <vQueueUnregisterQueue+0x50>)
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	00db      	lsls	r3, r3, #3
 800c38e:	4413      	add	r3, r2
 800c390:	2200      	movs	r2, #0
 800c392:	605a      	str	r2, [r3, #4]
				break;
 800c394:	e006      	b.n	800c3a4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	3301      	adds	r3, #1
 800c39a:	60fb      	str	r3, [r7, #12]
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2b07      	cmp	r3, #7
 800c3a0:	d9e5      	bls.n	800c36e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c3a2:	bf00      	nop
 800c3a4:	bf00      	nop
 800c3a6:	3714      	adds	r7, #20
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ae:	4770      	bx	lr
 800c3b0:	20001878 	.word	0x20001878

0800c3b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b086      	sub	sp, #24
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	60f8      	str	r0, [r7, #12]
 800c3bc:	60b9      	str	r1, [r7, #8]
 800c3be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c3c4:	f002 f826 	bl	800e414 <vPortEnterCritical>
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c3ce:	b25b      	sxtb	r3, r3
 800c3d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3d4:	d103      	bne.n	800c3de <vQueueWaitForMessageRestricted+0x2a>
 800c3d6:	697b      	ldr	r3, [r7, #20]
 800c3d8:	2200      	movs	r2, #0
 800c3da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c3e4:	b25b      	sxtb	r3, r3
 800c3e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3ea:	d103      	bne.n	800c3f4 <vQueueWaitForMessageRestricted+0x40>
 800c3ec:	697b      	ldr	r3, [r7, #20]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c3f4:	f002 f83e 	bl	800e474 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c3f8:	697b      	ldr	r3, [r7, #20]
 800c3fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d106      	bne.n	800c40e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c400:	697b      	ldr	r3, [r7, #20]
 800c402:	3324      	adds	r3, #36	; 0x24
 800c404:	687a      	ldr	r2, [r7, #4]
 800c406:	68b9      	ldr	r1, [r7, #8]
 800c408:	4618      	mov	r0, r3
 800c40a:	f000 fcf1 	bl	800cdf0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c40e:	6978      	ldr	r0, [r7, #20]
 800c410:	f7ff fefb 	bl	800c20a <prvUnlockQueue>
	}
 800c414:	bf00      	nop
 800c416:	3718      	adds	r7, #24
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}

0800c41c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b08e      	sub	sp, #56	; 0x38
 800c420:	af04      	add	r7, sp, #16
 800c422:	60f8      	str	r0, [r7, #12]
 800c424:	60b9      	str	r1, [r7, #8]
 800c426:	607a      	str	r2, [r7, #4]
 800c428:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c42a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d10a      	bne.n	800c446 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c430:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c434:	f383 8811 	msr	BASEPRI, r3
 800c438:	f3bf 8f6f 	isb	sy
 800c43c:	f3bf 8f4f 	dsb	sy
 800c440:	623b      	str	r3, [r7, #32]
}
 800c442:	bf00      	nop
 800c444:	e7fe      	b.n	800c444 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d10a      	bne.n	800c462 <xTaskCreateStatic+0x46>
	__asm volatile
 800c44c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c450:	f383 8811 	msr	BASEPRI, r3
 800c454:	f3bf 8f6f 	isb	sy
 800c458:	f3bf 8f4f 	dsb	sy
 800c45c:	61fb      	str	r3, [r7, #28]
}
 800c45e:	bf00      	nop
 800c460:	e7fe      	b.n	800c460 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c462:	23bc      	movs	r3, #188	; 0xbc
 800c464:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c466:	693b      	ldr	r3, [r7, #16]
 800c468:	2bbc      	cmp	r3, #188	; 0xbc
 800c46a:	d00a      	beq.n	800c482 <xTaskCreateStatic+0x66>
	__asm volatile
 800c46c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c470:	f383 8811 	msr	BASEPRI, r3
 800c474:	f3bf 8f6f 	isb	sy
 800c478:	f3bf 8f4f 	dsb	sy
 800c47c:	61bb      	str	r3, [r7, #24]
}
 800c47e:	bf00      	nop
 800c480:	e7fe      	b.n	800c480 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c482:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c486:	2b00      	cmp	r3, #0
 800c488:	d01e      	beq.n	800c4c8 <xTaskCreateStatic+0xac>
 800c48a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d01b      	beq.n	800c4c8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c492:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c496:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c498:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c49c:	2202      	movs	r2, #2
 800c49e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	9303      	str	r3, [sp, #12]
 800c4a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4a8:	9302      	str	r3, [sp, #8]
 800c4aa:	f107 0314 	add.w	r3, r7, #20
 800c4ae:	9301      	str	r3, [sp, #4]
 800c4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4b2:	9300      	str	r3, [sp, #0]
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	687a      	ldr	r2, [r7, #4]
 800c4b8:	68b9      	ldr	r1, [r7, #8]
 800c4ba:	68f8      	ldr	r0, [r7, #12]
 800c4bc:	f000 f850 	bl	800c560 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c4c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c4c2:	f000 f8f3 	bl	800c6ac <prvAddNewTaskToReadyList>
 800c4c6:	e001      	b.n	800c4cc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c4cc:	697b      	ldr	r3, [r7, #20]
	}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3728      	adds	r7, #40	; 0x28
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	bd80      	pop	{r7, pc}

0800c4d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c4d6:	b580      	push	{r7, lr}
 800c4d8:	b08c      	sub	sp, #48	; 0x30
 800c4da:	af04      	add	r7, sp, #16
 800c4dc:	60f8      	str	r0, [r7, #12]
 800c4de:	60b9      	str	r1, [r7, #8]
 800c4e0:	603b      	str	r3, [r7, #0]
 800c4e2:	4613      	mov	r3, r2
 800c4e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c4e6:	88fb      	ldrh	r3, [r7, #6]
 800c4e8:	009b      	lsls	r3, r3, #2
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	f002 f8b4 	bl	800e658 <pvPortMalloc>
 800c4f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d00e      	beq.n	800c516 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c4f8:	20bc      	movs	r0, #188	; 0xbc
 800c4fa:	f002 f8ad 	bl	800e658 <pvPortMalloc>
 800c4fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c500:	69fb      	ldr	r3, [r7, #28]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d003      	beq.n	800c50e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c506:	69fb      	ldr	r3, [r7, #28]
 800c508:	697a      	ldr	r2, [r7, #20]
 800c50a:	631a      	str	r2, [r3, #48]	; 0x30
 800c50c:	e005      	b.n	800c51a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c50e:	6978      	ldr	r0, [r7, #20]
 800c510:	f002 f96e 	bl	800e7f0 <vPortFree>
 800c514:	e001      	b.n	800c51a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c516:	2300      	movs	r3, #0
 800c518:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c51a:	69fb      	ldr	r3, [r7, #28]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d017      	beq.n	800c550 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c520:	69fb      	ldr	r3, [r7, #28]
 800c522:	2200      	movs	r2, #0
 800c524:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c528:	88fa      	ldrh	r2, [r7, #6]
 800c52a:	2300      	movs	r3, #0
 800c52c:	9303      	str	r3, [sp, #12]
 800c52e:	69fb      	ldr	r3, [r7, #28]
 800c530:	9302      	str	r3, [sp, #8]
 800c532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c534:	9301      	str	r3, [sp, #4]
 800c536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c538:	9300      	str	r3, [sp, #0]
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	68b9      	ldr	r1, [r7, #8]
 800c53e:	68f8      	ldr	r0, [r7, #12]
 800c540:	f000 f80e 	bl	800c560 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c544:	69f8      	ldr	r0, [r7, #28]
 800c546:	f000 f8b1 	bl	800c6ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c54a:	2301      	movs	r3, #1
 800c54c:	61bb      	str	r3, [r7, #24]
 800c54e:	e002      	b.n	800c556 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c550:	f04f 33ff 	mov.w	r3, #4294967295
 800c554:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c556:	69bb      	ldr	r3, [r7, #24]
	}
 800c558:	4618      	mov	r0, r3
 800c55a:	3720      	adds	r7, #32
 800c55c:	46bd      	mov	sp, r7
 800c55e:	bd80      	pop	{r7, pc}

0800c560 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b088      	sub	sp, #32
 800c564:	af00      	add	r7, sp, #0
 800c566:	60f8      	str	r0, [r7, #12]
 800c568:	60b9      	str	r1, [r7, #8]
 800c56a:	607a      	str	r2, [r7, #4]
 800c56c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c570:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	009b      	lsls	r3, r3, #2
 800c576:	461a      	mov	r2, r3
 800c578:	21a5      	movs	r1, #165	; 0xa5
 800c57a:	f002 fb88 	bl	800ec8e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c580:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c588:	3b01      	subs	r3, #1
 800c58a:	009b      	lsls	r3, r3, #2
 800c58c:	4413      	add	r3, r2
 800c58e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c590:	69bb      	ldr	r3, [r7, #24]
 800c592:	f023 0307 	bic.w	r3, r3, #7
 800c596:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c598:	69bb      	ldr	r3, [r7, #24]
 800c59a:	f003 0307 	and.w	r3, r3, #7
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d00a      	beq.n	800c5b8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5a6:	f383 8811 	msr	BASEPRI, r3
 800c5aa:	f3bf 8f6f 	isb	sy
 800c5ae:	f3bf 8f4f 	dsb	sy
 800c5b2:	617b      	str	r3, [r7, #20]
}
 800c5b4:	bf00      	nop
 800c5b6:	e7fe      	b.n	800c5b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d01f      	beq.n	800c5fe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c5be:	2300      	movs	r3, #0
 800c5c0:	61fb      	str	r3, [r7, #28]
 800c5c2:	e012      	b.n	800c5ea <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c5c4:	68ba      	ldr	r2, [r7, #8]
 800c5c6:	69fb      	ldr	r3, [r7, #28]
 800c5c8:	4413      	add	r3, r2
 800c5ca:	7819      	ldrb	r1, [r3, #0]
 800c5cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c5ce:	69fb      	ldr	r3, [r7, #28]
 800c5d0:	4413      	add	r3, r2
 800c5d2:	3334      	adds	r3, #52	; 0x34
 800c5d4:	460a      	mov	r2, r1
 800c5d6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c5d8:	68ba      	ldr	r2, [r7, #8]
 800c5da:	69fb      	ldr	r3, [r7, #28]
 800c5dc:	4413      	add	r3, r2
 800c5de:	781b      	ldrb	r3, [r3, #0]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d006      	beq.n	800c5f2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c5e4:	69fb      	ldr	r3, [r7, #28]
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	61fb      	str	r3, [r7, #28]
 800c5ea:	69fb      	ldr	r3, [r7, #28]
 800c5ec:	2b0f      	cmp	r3, #15
 800c5ee:	d9e9      	bls.n	800c5c4 <prvInitialiseNewTask+0x64>
 800c5f0:	e000      	b.n	800c5f4 <prvInitialiseNewTask+0x94>
			{
				break;
 800c5f2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c5fc:	e003      	b.n	800c606 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c600:	2200      	movs	r2, #0
 800c602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c608:	2b37      	cmp	r3, #55	; 0x37
 800c60a:	d901      	bls.n	800c610 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c60c:	2337      	movs	r3, #55	; 0x37
 800c60e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c612:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c614:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c61a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c61e:	2200      	movs	r2, #0
 800c620:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c624:	3304      	adds	r3, #4
 800c626:	4618      	mov	r0, r3
 800c628:	f7fe feac 	bl	800b384 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c62c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c62e:	3318      	adds	r3, #24
 800c630:	4618      	mov	r0, r3
 800c632:	f7fe fea7 	bl	800b384 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c63a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c63c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c63e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c644:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c648:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c64a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c64e:	2200      	movs	r2, #0
 800c650:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c656:	2200      	movs	r2, #0
 800c658:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c65c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c65e:	3354      	adds	r3, #84	; 0x54
 800c660:	2260      	movs	r2, #96	; 0x60
 800c662:	2100      	movs	r1, #0
 800c664:	4618      	mov	r0, r3
 800c666:	f002 fb12 	bl	800ec8e <memset>
 800c66a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c66c:	4a0c      	ldr	r2, [pc, #48]	; (800c6a0 <prvInitialiseNewTask+0x140>)
 800c66e:	659a      	str	r2, [r3, #88]	; 0x58
 800c670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c672:	4a0c      	ldr	r2, [pc, #48]	; (800c6a4 <prvInitialiseNewTask+0x144>)
 800c674:	65da      	str	r2, [r3, #92]	; 0x5c
 800c676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c678:	4a0b      	ldr	r2, [pc, #44]	; (800c6a8 <prvInitialiseNewTask+0x148>)
 800c67a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c67c:	683a      	ldr	r2, [r7, #0]
 800c67e:	68f9      	ldr	r1, [r7, #12]
 800c680:	69b8      	ldr	r0, [r7, #24]
 800c682:	f001 fd9b 	bl	800e1bc <pxPortInitialiseStack>
 800c686:	4602      	mov	r2, r0
 800c688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c68c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d002      	beq.n	800c698 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c696:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c698:	bf00      	nop
 800c69a:	3720      	adds	r7, #32
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}
 800c6a0:	08013ddc 	.word	0x08013ddc
 800c6a4:	08013dfc 	.word	0x08013dfc
 800c6a8:	08013dbc 	.word	0x08013dbc

0800c6ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c6b4:	f001 feae 	bl	800e414 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c6b8:	4b2d      	ldr	r3, [pc, #180]	; (800c770 <prvAddNewTaskToReadyList+0xc4>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	3301      	adds	r3, #1
 800c6be:	4a2c      	ldr	r2, [pc, #176]	; (800c770 <prvAddNewTaskToReadyList+0xc4>)
 800c6c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c6c2:	4b2c      	ldr	r3, [pc, #176]	; (800c774 <prvAddNewTaskToReadyList+0xc8>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d109      	bne.n	800c6de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c6ca:	4a2a      	ldr	r2, [pc, #168]	; (800c774 <prvAddNewTaskToReadyList+0xc8>)
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c6d0:	4b27      	ldr	r3, [pc, #156]	; (800c770 <prvAddNewTaskToReadyList+0xc4>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d110      	bne.n	800c6fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c6d8:	f000 fcb6 	bl	800d048 <prvInitialiseTaskLists>
 800c6dc:	e00d      	b.n	800c6fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c6de:	4b26      	ldr	r3, [pc, #152]	; (800c778 <prvAddNewTaskToReadyList+0xcc>)
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d109      	bne.n	800c6fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c6e6:	4b23      	ldr	r3, [pc, #140]	; (800c774 <prvAddNewTaskToReadyList+0xc8>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d802      	bhi.n	800c6fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c6f4:	4a1f      	ldr	r2, [pc, #124]	; (800c774 <prvAddNewTaskToReadyList+0xc8>)
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c6fa:	4b20      	ldr	r3, [pc, #128]	; (800c77c <prvAddNewTaskToReadyList+0xd0>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	3301      	adds	r3, #1
 800c700:	4a1e      	ldr	r2, [pc, #120]	; (800c77c <prvAddNewTaskToReadyList+0xd0>)
 800c702:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c704:	4b1d      	ldr	r3, [pc, #116]	; (800c77c <prvAddNewTaskToReadyList+0xd0>)
 800c706:	681a      	ldr	r2, [r3, #0]
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c710:	4b1b      	ldr	r3, [pc, #108]	; (800c780 <prvAddNewTaskToReadyList+0xd4>)
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	429a      	cmp	r2, r3
 800c716:	d903      	bls.n	800c720 <prvAddNewTaskToReadyList+0x74>
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c71c:	4a18      	ldr	r2, [pc, #96]	; (800c780 <prvAddNewTaskToReadyList+0xd4>)
 800c71e:	6013      	str	r3, [r2, #0]
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c724:	4613      	mov	r3, r2
 800c726:	009b      	lsls	r3, r3, #2
 800c728:	4413      	add	r3, r2
 800c72a:	009b      	lsls	r3, r3, #2
 800c72c:	4a15      	ldr	r2, [pc, #84]	; (800c784 <prvAddNewTaskToReadyList+0xd8>)
 800c72e:	441a      	add	r2, r3
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	3304      	adds	r3, #4
 800c734:	4619      	mov	r1, r3
 800c736:	4610      	mov	r0, r2
 800c738:	f7fe fe31 	bl	800b39e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c73c:	f001 fe9a 	bl	800e474 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c740:	4b0d      	ldr	r3, [pc, #52]	; (800c778 <prvAddNewTaskToReadyList+0xcc>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d00e      	beq.n	800c766 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c748:	4b0a      	ldr	r3, [pc, #40]	; (800c774 <prvAddNewTaskToReadyList+0xc8>)
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c752:	429a      	cmp	r2, r3
 800c754:	d207      	bcs.n	800c766 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c756:	4b0c      	ldr	r3, [pc, #48]	; (800c788 <prvAddNewTaskToReadyList+0xdc>)
 800c758:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c75c:	601a      	str	r2, [r3, #0]
 800c75e:	f3bf 8f4f 	dsb	sy
 800c762:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c766:	bf00      	nop
 800c768:	3708      	adds	r7, #8
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	bf00      	nop
 800c770:	20001d8c 	.word	0x20001d8c
 800c774:	200018b8 	.word	0x200018b8
 800c778:	20001d98 	.word	0x20001d98
 800c77c:	20001da8 	.word	0x20001da8
 800c780:	20001d94 	.word	0x20001d94
 800c784:	200018bc 	.word	0x200018bc
 800c788:	e000ed04 	.word	0xe000ed04

0800c78c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b08a      	sub	sp, #40	; 0x28
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c796:	2300      	movs	r3, #0
 800c798:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d10a      	bne.n	800c7b6 <vTaskDelayUntil+0x2a>
	__asm volatile
 800c7a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a4:	f383 8811 	msr	BASEPRI, r3
 800c7a8:	f3bf 8f6f 	isb	sy
 800c7ac:	f3bf 8f4f 	dsb	sy
 800c7b0:	617b      	str	r3, [r7, #20]
}
 800c7b2:	bf00      	nop
 800c7b4:	e7fe      	b.n	800c7b4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d10a      	bne.n	800c7d2 <vTaskDelayUntil+0x46>
	__asm volatile
 800c7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7c0:	f383 8811 	msr	BASEPRI, r3
 800c7c4:	f3bf 8f6f 	isb	sy
 800c7c8:	f3bf 8f4f 	dsb	sy
 800c7cc:	613b      	str	r3, [r7, #16]
}
 800c7ce:	bf00      	nop
 800c7d0:	e7fe      	b.n	800c7d0 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800c7d2:	4b2a      	ldr	r3, [pc, #168]	; (800c87c <vTaskDelayUntil+0xf0>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d00a      	beq.n	800c7f0 <vTaskDelayUntil+0x64>
	__asm volatile
 800c7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7de:	f383 8811 	msr	BASEPRI, r3
 800c7e2:	f3bf 8f6f 	isb	sy
 800c7e6:	f3bf 8f4f 	dsb	sy
 800c7ea:	60fb      	str	r3, [r7, #12]
}
 800c7ec:	bf00      	nop
 800c7ee:	e7fe      	b.n	800c7ee <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800c7f0:	f000 f8ee 	bl	800c9d0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c7f4:	4b22      	ldr	r3, [pc, #136]	; (800c880 <vTaskDelayUntil+0xf4>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	683a      	ldr	r2, [r7, #0]
 800c800:	4413      	add	r3, r2
 800c802:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	6a3a      	ldr	r2, [r7, #32]
 800c80a:	429a      	cmp	r2, r3
 800c80c:	d20b      	bcs.n	800c826 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	69fa      	ldr	r2, [r7, #28]
 800c814:	429a      	cmp	r2, r3
 800c816:	d211      	bcs.n	800c83c <vTaskDelayUntil+0xb0>
 800c818:	69fa      	ldr	r2, [r7, #28]
 800c81a:	6a3b      	ldr	r3, [r7, #32]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d90d      	bls.n	800c83c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c820:	2301      	movs	r3, #1
 800c822:	627b      	str	r3, [r7, #36]	; 0x24
 800c824:	e00a      	b.n	800c83c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	69fa      	ldr	r2, [r7, #28]
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d303      	bcc.n	800c838 <vTaskDelayUntil+0xac>
 800c830:	69fa      	ldr	r2, [r7, #28]
 800c832:	6a3b      	ldr	r3, [r7, #32]
 800c834:	429a      	cmp	r2, r3
 800c836:	d901      	bls.n	800c83c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c838:	2301      	movs	r3, #1
 800c83a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	69fa      	ldr	r2, [r7, #28]
 800c840:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c844:	2b00      	cmp	r3, #0
 800c846:	d006      	beq.n	800c856 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c848:	69fa      	ldr	r2, [r7, #28]
 800c84a:	6a3b      	ldr	r3, [r7, #32]
 800c84c:	1ad3      	subs	r3, r2, r3
 800c84e:	2100      	movs	r1, #0
 800c850:	4618      	mov	r0, r3
 800c852:	f001 f857 	bl	800d904 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c856:	f000 f8c9 	bl	800c9ec <xTaskResumeAll>
 800c85a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c85c:	69bb      	ldr	r3, [r7, #24]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d107      	bne.n	800c872 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800c862:	4b08      	ldr	r3, [pc, #32]	; (800c884 <vTaskDelayUntil+0xf8>)
 800c864:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c868:	601a      	str	r2, [r3, #0]
 800c86a:	f3bf 8f4f 	dsb	sy
 800c86e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c872:	bf00      	nop
 800c874:	3728      	adds	r7, #40	; 0x28
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}
 800c87a:	bf00      	nop
 800c87c:	20001db4 	.word	0x20001db4
 800c880:	20001d90 	.word	0x20001d90
 800c884:	e000ed04 	.word	0xe000ed04

0800c888 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b084      	sub	sp, #16
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c890:	2300      	movs	r3, #0
 800c892:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d017      	beq.n	800c8ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c89a:	4b13      	ldr	r3, [pc, #76]	; (800c8e8 <vTaskDelay+0x60>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d00a      	beq.n	800c8b8 <vTaskDelay+0x30>
	__asm volatile
 800c8a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8a6:	f383 8811 	msr	BASEPRI, r3
 800c8aa:	f3bf 8f6f 	isb	sy
 800c8ae:	f3bf 8f4f 	dsb	sy
 800c8b2:	60bb      	str	r3, [r7, #8]
}
 800c8b4:	bf00      	nop
 800c8b6:	e7fe      	b.n	800c8b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c8b8:	f000 f88a 	bl	800c9d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c8bc:	2100      	movs	r1, #0
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f001 f820 	bl	800d904 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c8c4:	f000 f892 	bl	800c9ec <xTaskResumeAll>
 800c8c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d107      	bne.n	800c8e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c8d0:	4b06      	ldr	r3, [pc, #24]	; (800c8ec <vTaskDelay+0x64>)
 800c8d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8d6:	601a      	str	r2, [r3, #0]
 800c8d8:	f3bf 8f4f 	dsb	sy
 800c8dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c8e0:	bf00      	nop
 800c8e2:	3710      	adds	r7, #16
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	bd80      	pop	{r7, pc}
 800c8e8:	20001db4 	.word	0x20001db4
 800c8ec:	e000ed04 	.word	0xe000ed04

0800c8f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b08a      	sub	sp, #40	; 0x28
 800c8f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c8fe:	463a      	mov	r2, r7
 800c900:	1d39      	adds	r1, r7, #4
 800c902:	f107 0308 	add.w	r3, r7, #8
 800c906:	4618      	mov	r0, r3
 800c908:	f7fe fce8 	bl	800b2dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c90c:	6839      	ldr	r1, [r7, #0]
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	68ba      	ldr	r2, [r7, #8]
 800c912:	9202      	str	r2, [sp, #8]
 800c914:	9301      	str	r3, [sp, #4]
 800c916:	2300      	movs	r3, #0
 800c918:	9300      	str	r3, [sp, #0]
 800c91a:	2300      	movs	r3, #0
 800c91c:	460a      	mov	r2, r1
 800c91e:	4924      	ldr	r1, [pc, #144]	; (800c9b0 <vTaskStartScheduler+0xc0>)
 800c920:	4824      	ldr	r0, [pc, #144]	; (800c9b4 <vTaskStartScheduler+0xc4>)
 800c922:	f7ff fd7b 	bl	800c41c <xTaskCreateStatic>
 800c926:	4603      	mov	r3, r0
 800c928:	4a23      	ldr	r2, [pc, #140]	; (800c9b8 <vTaskStartScheduler+0xc8>)
 800c92a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c92c:	4b22      	ldr	r3, [pc, #136]	; (800c9b8 <vTaskStartScheduler+0xc8>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d002      	beq.n	800c93a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c934:	2301      	movs	r3, #1
 800c936:	617b      	str	r3, [r7, #20]
 800c938:	e001      	b.n	800c93e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c93a:	2300      	movs	r3, #0
 800c93c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	2b01      	cmp	r3, #1
 800c942:	d102      	bne.n	800c94a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c944:	f001 f832 	bl	800d9ac <xTimerCreateTimerTask>
 800c948:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	d11b      	bne.n	800c988 <vTaskStartScheduler+0x98>
	__asm volatile
 800c950:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c954:	f383 8811 	msr	BASEPRI, r3
 800c958:	f3bf 8f6f 	isb	sy
 800c95c:	f3bf 8f4f 	dsb	sy
 800c960:	613b      	str	r3, [r7, #16]
}
 800c962:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c964:	4b15      	ldr	r3, [pc, #84]	; (800c9bc <vTaskStartScheduler+0xcc>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	3354      	adds	r3, #84	; 0x54
 800c96a:	4a15      	ldr	r2, [pc, #84]	; (800c9c0 <vTaskStartScheduler+0xd0>)
 800c96c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c96e:	4b15      	ldr	r3, [pc, #84]	; (800c9c4 <vTaskStartScheduler+0xd4>)
 800c970:	f04f 32ff 	mov.w	r2, #4294967295
 800c974:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c976:	4b14      	ldr	r3, [pc, #80]	; (800c9c8 <vTaskStartScheduler+0xd8>)
 800c978:	2201      	movs	r2, #1
 800c97a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c97c:	4b13      	ldr	r3, [pc, #76]	; (800c9cc <vTaskStartScheduler+0xdc>)
 800c97e:	2200      	movs	r2, #0
 800c980:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c982:	f001 fca5 	bl	800e2d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c986:	e00e      	b.n	800c9a6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c98e:	d10a      	bne.n	800c9a6 <vTaskStartScheduler+0xb6>
	__asm volatile
 800c990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c994:	f383 8811 	msr	BASEPRI, r3
 800c998:	f3bf 8f6f 	isb	sy
 800c99c:	f3bf 8f4f 	dsb	sy
 800c9a0:	60fb      	str	r3, [r7, #12]
}
 800c9a2:	bf00      	nop
 800c9a4:	e7fe      	b.n	800c9a4 <vTaskStartScheduler+0xb4>
}
 800c9a6:	bf00      	nop
 800c9a8:	3718      	adds	r7, #24
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	08013c18 	.word	0x08013c18
 800c9b4:	0800d019 	.word	0x0800d019
 800c9b8:	20001db0 	.word	0x20001db0
 800c9bc:	200018b8 	.word	0x200018b8
 800c9c0:	200000a0 	.word	0x200000a0
 800c9c4:	20001dac 	.word	0x20001dac
 800c9c8:	20001d98 	.word	0x20001d98
 800c9cc:	20001d90 	.word	0x20001d90

0800c9d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c9d0:	b480      	push	{r7}
 800c9d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c9d4:	4b04      	ldr	r3, [pc, #16]	; (800c9e8 <vTaskSuspendAll+0x18>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	3301      	adds	r3, #1
 800c9da:	4a03      	ldr	r2, [pc, #12]	; (800c9e8 <vTaskSuspendAll+0x18>)
 800c9dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c9de:	bf00      	nop
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e6:	4770      	bx	lr
 800c9e8:	20001db4 	.word	0x20001db4

0800c9ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b084      	sub	sp, #16
 800c9f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c9fa:	4b42      	ldr	r3, [pc, #264]	; (800cb04 <xTaskResumeAll+0x118>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d10a      	bne.n	800ca18 <xTaskResumeAll+0x2c>
	__asm volatile
 800ca02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca06:	f383 8811 	msr	BASEPRI, r3
 800ca0a:	f3bf 8f6f 	isb	sy
 800ca0e:	f3bf 8f4f 	dsb	sy
 800ca12:	603b      	str	r3, [r7, #0]
}
 800ca14:	bf00      	nop
 800ca16:	e7fe      	b.n	800ca16 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ca18:	f001 fcfc 	bl	800e414 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ca1c:	4b39      	ldr	r3, [pc, #228]	; (800cb04 <xTaskResumeAll+0x118>)
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	3b01      	subs	r3, #1
 800ca22:	4a38      	ldr	r2, [pc, #224]	; (800cb04 <xTaskResumeAll+0x118>)
 800ca24:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca26:	4b37      	ldr	r3, [pc, #220]	; (800cb04 <xTaskResumeAll+0x118>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d162      	bne.n	800caf4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ca2e:	4b36      	ldr	r3, [pc, #216]	; (800cb08 <xTaskResumeAll+0x11c>)
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d05e      	beq.n	800caf4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ca36:	e02f      	b.n	800ca98 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca38:	4b34      	ldr	r3, [pc, #208]	; (800cb0c <xTaskResumeAll+0x120>)
 800ca3a:	68db      	ldr	r3, [r3, #12]
 800ca3c:	68db      	ldr	r3, [r3, #12]
 800ca3e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	3318      	adds	r3, #24
 800ca44:	4618      	mov	r0, r3
 800ca46:	f7fe fd07 	bl	800b458 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	3304      	adds	r3, #4
 800ca4e:	4618      	mov	r0, r3
 800ca50:	f7fe fd02 	bl	800b458 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca58:	4b2d      	ldr	r3, [pc, #180]	; (800cb10 <xTaskResumeAll+0x124>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	429a      	cmp	r2, r3
 800ca5e:	d903      	bls.n	800ca68 <xTaskResumeAll+0x7c>
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca64:	4a2a      	ldr	r2, [pc, #168]	; (800cb10 <xTaskResumeAll+0x124>)
 800ca66:	6013      	str	r3, [r2, #0]
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca6c:	4613      	mov	r3, r2
 800ca6e:	009b      	lsls	r3, r3, #2
 800ca70:	4413      	add	r3, r2
 800ca72:	009b      	lsls	r3, r3, #2
 800ca74:	4a27      	ldr	r2, [pc, #156]	; (800cb14 <xTaskResumeAll+0x128>)
 800ca76:	441a      	add	r2, r3
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	3304      	adds	r3, #4
 800ca7c:	4619      	mov	r1, r3
 800ca7e:	4610      	mov	r0, r2
 800ca80:	f7fe fc8d 	bl	800b39e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca88:	4b23      	ldr	r3, [pc, #140]	; (800cb18 <xTaskResumeAll+0x12c>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca8e:	429a      	cmp	r2, r3
 800ca90:	d302      	bcc.n	800ca98 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ca92:	4b22      	ldr	r3, [pc, #136]	; (800cb1c <xTaskResumeAll+0x130>)
 800ca94:	2201      	movs	r2, #1
 800ca96:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ca98:	4b1c      	ldr	r3, [pc, #112]	; (800cb0c <xTaskResumeAll+0x120>)
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d1cb      	bne.n	800ca38 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d001      	beq.n	800caaa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800caa6:	f000 fb71 	bl	800d18c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800caaa:	4b1d      	ldr	r3, [pc, #116]	; (800cb20 <xTaskResumeAll+0x134>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d010      	beq.n	800cad8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cab6:	f000 f859 	bl	800cb6c <xTaskIncrementTick>
 800caba:	4603      	mov	r3, r0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d002      	beq.n	800cac6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800cac0:	4b16      	ldr	r3, [pc, #88]	; (800cb1c <xTaskResumeAll+0x130>)
 800cac2:	2201      	movs	r2, #1
 800cac4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	3b01      	subs	r3, #1
 800caca:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d1f1      	bne.n	800cab6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800cad2:	4b13      	ldr	r3, [pc, #76]	; (800cb20 <xTaskResumeAll+0x134>)
 800cad4:	2200      	movs	r2, #0
 800cad6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cad8:	4b10      	ldr	r3, [pc, #64]	; (800cb1c <xTaskResumeAll+0x130>)
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d009      	beq.n	800caf4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cae0:	2301      	movs	r3, #1
 800cae2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cae4:	4b0f      	ldr	r3, [pc, #60]	; (800cb24 <xTaskResumeAll+0x138>)
 800cae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800caea:	601a      	str	r2, [r3, #0]
 800caec:	f3bf 8f4f 	dsb	sy
 800caf0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800caf4:	f001 fcbe 	bl	800e474 <vPortExitCritical>

	return xAlreadyYielded;
 800caf8:	68bb      	ldr	r3, [r7, #8]
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3710      	adds	r7, #16
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}
 800cb02:	bf00      	nop
 800cb04:	20001db4 	.word	0x20001db4
 800cb08:	20001d8c 	.word	0x20001d8c
 800cb0c:	20001d4c 	.word	0x20001d4c
 800cb10:	20001d94 	.word	0x20001d94
 800cb14:	200018bc 	.word	0x200018bc
 800cb18:	200018b8 	.word	0x200018b8
 800cb1c:	20001da0 	.word	0x20001da0
 800cb20:	20001d9c 	.word	0x20001d9c
 800cb24:	e000ed04 	.word	0xe000ed04

0800cb28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b083      	sub	sp, #12
 800cb2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cb2e:	4b05      	ldr	r3, [pc, #20]	; (800cb44 <xTaskGetTickCount+0x1c>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cb34:	687b      	ldr	r3, [r7, #4]
}
 800cb36:	4618      	mov	r0, r3
 800cb38:	370c      	adds	r7, #12
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb40:	4770      	bx	lr
 800cb42:	bf00      	nop
 800cb44:	20001d90 	.word	0x20001d90

0800cb48 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b082      	sub	sp, #8
 800cb4c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cb4e:	f001 fd43 	bl	800e5d8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800cb52:	2300      	movs	r3, #0
 800cb54:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800cb56:	4b04      	ldr	r3, [pc, #16]	; (800cb68 <xTaskGetTickCountFromISR+0x20>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cb5c:	683b      	ldr	r3, [r7, #0]
}
 800cb5e:	4618      	mov	r0, r3
 800cb60:	3708      	adds	r7, #8
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}
 800cb66:	bf00      	nop
 800cb68:	20001d90 	.word	0x20001d90

0800cb6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b086      	sub	sp, #24
 800cb70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cb72:	2300      	movs	r3, #0
 800cb74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb76:	4b4f      	ldr	r3, [pc, #316]	; (800ccb4 <xTaskIncrementTick+0x148>)
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	f040 808f 	bne.w	800cc9e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cb80:	4b4d      	ldr	r3, [pc, #308]	; (800ccb8 <xTaskIncrementTick+0x14c>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	3301      	adds	r3, #1
 800cb86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cb88:	4a4b      	ldr	r2, [pc, #300]	; (800ccb8 <xTaskIncrementTick+0x14c>)
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d120      	bne.n	800cbd6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800cb94:	4b49      	ldr	r3, [pc, #292]	; (800ccbc <xTaskIncrementTick+0x150>)
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d00a      	beq.n	800cbb4 <xTaskIncrementTick+0x48>
	__asm volatile
 800cb9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cba2:	f383 8811 	msr	BASEPRI, r3
 800cba6:	f3bf 8f6f 	isb	sy
 800cbaa:	f3bf 8f4f 	dsb	sy
 800cbae:	603b      	str	r3, [r7, #0]
}
 800cbb0:	bf00      	nop
 800cbb2:	e7fe      	b.n	800cbb2 <xTaskIncrementTick+0x46>
 800cbb4:	4b41      	ldr	r3, [pc, #260]	; (800ccbc <xTaskIncrementTick+0x150>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	60fb      	str	r3, [r7, #12]
 800cbba:	4b41      	ldr	r3, [pc, #260]	; (800ccc0 <xTaskIncrementTick+0x154>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	4a3f      	ldr	r2, [pc, #252]	; (800ccbc <xTaskIncrementTick+0x150>)
 800cbc0:	6013      	str	r3, [r2, #0]
 800cbc2:	4a3f      	ldr	r2, [pc, #252]	; (800ccc0 <xTaskIncrementTick+0x154>)
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	6013      	str	r3, [r2, #0]
 800cbc8:	4b3e      	ldr	r3, [pc, #248]	; (800ccc4 <xTaskIncrementTick+0x158>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	3301      	adds	r3, #1
 800cbce:	4a3d      	ldr	r2, [pc, #244]	; (800ccc4 <xTaskIncrementTick+0x158>)
 800cbd0:	6013      	str	r3, [r2, #0]
 800cbd2:	f000 fadb 	bl	800d18c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cbd6:	4b3c      	ldr	r3, [pc, #240]	; (800ccc8 <xTaskIncrementTick+0x15c>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	693a      	ldr	r2, [r7, #16]
 800cbdc:	429a      	cmp	r2, r3
 800cbde:	d349      	bcc.n	800cc74 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cbe0:	4b36      	ldr	r3, [pc, #216]	; (800ccbc <xTaskIncrementTick+0x150>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d104      	bne.n	800cbf4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbea:	4b37      	ldr	r3, [pc, #220]	; (800ccc8 <xTaskIncrementTick+0x15c>)
 800cbec:	f04f 32ff 	mov.w	r2, #4294967295
 800cbf0:	601a      	str	r2, [r3, #0]
					break;
 800cbf2:	e03f      	b.n	800cc74 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbf4:	4b31      	ldr	r3, [pc, #196]	; (800ccbc <xTaskIncrementTick+0x150>)
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	68db      	ldr	r3, [r3, #12]
 800cbfa:	68db      	ldr	r3, [r3, #12]
 800cbfc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	685b      	ldr	r3, [r3, #4]
 800cc02:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cc04:	693a      	ldr	r2, [r7, #16]
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	429a      	cmp	r2, r3
 800cc0a:	d203      	bcs.n	800cc14 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cc0c:	4a2e      	ldr	r2, [pc, #184]	; (800ccc8 <xTaskIncrementTick+0x15c>)
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cc12:	e02f      	b.n	800cc74 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc14:	68bb      	ldr	r3, [r7, #8]
 800cc16:	3304      	adds	r3, #4
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f7fe fc1d 	bl	800b458 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cc1e:	68bb      	ldr	r3, [r7, #8]
 800cc20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d004      	beq.n	800cc30 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	3318      	adds	r3, #24
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f7fe fc14 	bl	800b458 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc34:	4b25      	ldr	r3, [pc, #148]	; (800cccc <xTaskIncrementTick+0x160>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	429a      	cmp	r2, r3
 800cc3a:	d903      	bls.n	800cc44 <xTaskIncrementTick+0xd8>
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc40:	4a22      	ldr	r2, [pc, #136]	; (800cccc <xTaskIncrementTick+0x160>)
 800cc42:	6013      	str	r3, [r2, #0]
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc48:	4613      	mov	r3, r2
 800cc4a:	009b      	lsls	r3, r3, #2
 800cc4c:	4413      	add	r3, r2
 800cc4e:	009b      	lsls	r3, r3, #2
 800cc50:	4a1f      	ldr	r2, [pc, #124]	; (800ccd0 <xTaskIncrementTick+0x164>)
 800cc52:	441a      	add	r2, r3
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	3304      	adds	r3, #4
 800cc58:	4619      	mov	r1, r3
 800cc5a:	4610      	mov	r0, r2
 800cc5c:	f7fe fb9f 	bl	800b39e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc64:	4b1b      	ldr	r3, [pc, #108]	; (800ccd4 <xTaskIncrementTick+0x168>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc6a:	429a      	cmp	r2, r3
 800cc6c:	d3b8      	bcc.n	800cbe0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cc6e:	2301      	movs	r3, #1
 800cc70:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cc72:	e7b5      	b.n	800cbe0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cc74:	4b17      	ldr	r3, [pc, #92]	; (800ccd4 <xTaskIncrementTick+0x168>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc7a:	4915      	ldr	r1, [pc, #84]	; (800ccd0 <xTaskIncrementTick+0x164>)
 800cc7c:	4613      	mov	r3, r2
 800cc7e:	009b      	lsls	r3, r3, #2
 800cc80:	4413      	add	r3, r2
 800cc82:	009b      	lsls	r3, r3, #2
 800cc84:	440b      	add	r3, r1
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d901      	bls.n	800cc90 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800cc8c:	2301      	movs	r3, #1
 800cc8e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cc90:	4b11      	ldr	r3, [pc, #68]	; (800ccd8 <xTaskIncrementTick+0x16c>)
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d007      	beq.n	800cca8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800cc98:	2301      	movs	r3, #1
 800cc9a:	617b      	str	r3, [r7, #20]
 800cc9c:	e004      	b.n	800cca8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cc9e:	4b0f      	ldr	r3, [pc, #60]	; (800ccdc <xTaskIncrementTick+0x170>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	3301      	adds	r3, #1
 800cca4:	4a0d      	ldr	r2, [pc, #52]	; (800ccdc <xTaskIncrementTick+0x170>)
 800cca6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cca8:	697b      	ldr	r3, [r7, #20]
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3718      	adds	r7, #24
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}
 800ccb2:	bf00      	nop
 800ccb4:	20001db4 	.word	0x20001db4
 800ccb8:	20001d90 	.word	0x20001d90
 800ccbc:	20001d44 	.word	0x20001d44
 800ccc0:	20001d48 	.word	0x20001d48
 800ccc4:	20001da4 	.word	0x20001da4
 800ccc8:	20001dac 	.word	0x20001dac
 800cccc:	20001d94 	.word	0x20001d94
 800ccd0:	200018bc 	.word	0x200018bc
 800ccd4:	200018b8 	.word	0x200018b8
 800ccd8:	20001da0 	.word	0x20001da0
 800ccdc:	20001d9c 	.word	0x20001d9c

0800cce0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cce0:	b480      	push	{r7}
 800cce2:	b085      	sub	sp, #20
 800cce4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cce6:	4b2a      	ldr	r3, [pc, #168]	; (800cd90 <vTaskSwitchContext+0xb0>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d003      	beq.n	800ccf6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ccee:	4b29      	ldr	r3, [pc, #164]	; (800cd94 <vTaskSwitchContext+0xb4>)
 800ccf0:	2201      	movs	r2, #1
 800ccf2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ccf4:	e046      	b.n	800cd84 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800ccf6:	4b27      	ldr	r3, [pc, #156]	; (800cd94 <vTaskSwitchContext+0xb4>)
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccfc:	4b26      	ldr	r3, [pc, #152]	; (800cd98 <vTaskSwitchContext+0xb8>)
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	60fb      	str	r3, [r7, #12]
 800cd02:	e010      	b.n	800cd26 <vTaskSwitchContext+0x46>
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d10a      	bne.n	800cd20 <vTaskSwitchContext+0x40>
	__asm volatile
 800cd0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd0e:	f383 8811 	msr	BASEPRI, r3
 800cd12:	f3bf 8f6f 	isb	sy
 800cd16:	f3bf 8f4f 	dsb	sy
 800cd1a:	607b      	str	r3, [r7, #4]
}
 800cd1c:	bf00      	nop
 800cd1e:	e7fe      	b.n	800cd1e <vTaskSwitchContext+0x3e>
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	3b01      	subs	r3, #1
 800cd24:	60fb      	str	r3, [r7, #12]
 800cd26:	491d      	ldr	r1, [pc, #116]	; (800cd9c <vTaskSwitchContext+0xbc>)
 800cd28:	68fa      	ldr	r2, [r7, #12]
 800cd2a:	4613      	mov	r3, r2
 800cd2c:	009b      	lsls	r3, r3, #2
 800cd2e:	4413      	add	r3, r2
 800cd30:	009b      	lsls	r3, r3, #2
 800cd32:	440b      	add	r3, r1
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d0e4      	beq.n	800cd04 <vTaskSwitchContext+0x24>
 800cd3a:	68fa      	ldr	r2, [r7, #12]
 800cd3c:	4613      	mov	r3, r2
 800cd3e:	009b      	lsls	r3, r3, #2
 800cd40:	4413      	add	r3, r2
 800cd42:	009b      	lsls	r3, r3, #2
 800cd44:	4a15      	ldr	r2, [pc, #84]	; (800cd9c <vTaskSwitchContext+0xbc>)
 800cd46:	4413      	add	r3, r2
 800cd48:	60bb      	str	r3, [r7, #8]
 800cd4a:	68bb      	ldr	r3, [r7, #8]
 800cd4c:	685b      	ldr	r3, [r3, #4]
 800cd4e:	685a      	ldr	r2, [r3, #4]
 800cd50:	68bb      	ldr	r3, [r7, #8]
 800cd52:	605a      	str	r2, [r3, #4]
 800cd54:	68bb      	ldr	r3, [r7, #8]
 800cd56:	685a      	ldr	r2, [r3, #4]
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	3308      	adds	r3, #8
 800cd5c:	429a      	cmp	r2, r3
 800cd5e:	d104      	bne.n	800cd6a <vTaskSwitchContext+0x8a>
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	685a      	ldr	r2, [r3, #4]
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	605a      	str	r2, [r3, #4]
 800cd6a:	68bb      	ldr	r3, [r7, #8]
 800cd6c:	685b      	ldr	r3, [r3, #4]
 800cd6e:	68db      	ldr	r3, [r3, #12]
 800cd70:	4a0b      	ldr	r2, [pc, #44]	; (800cda0 <vTaskSwitchContext+0xc0>)
 800cd72:	6013      	str	r3, [r2, #0]
 800cd74:	4a08      	ldr	r2, [pc, #32]	; (800cd98 <vTaskSwitchContext+0xb8>)
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cd7a:	4b09      	ldr	r3, [pc, #36]	; (800cda0 <vTaskSwitchContext+0xc0>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	3354      	adds	r3, #84	; 0x54
 800cd80:	4a08      	ldr	r2, [pc, #32]	; (800cda4 <vTaskSwitchContext+0xc4>)
 800cd82:	6013      	str	r3, [r2, #0]
}
 800cd84:	bf00      	nop
 800cd86:	3714      	adds	r7, #20
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8e:	4770      	bx	lr
 800cd90:	20001db4 	.word	0x20001db4
 800cd94:	20001da0 	.word	0x20001da0
 800cd98:	20001d94 	.word	0x20001d94
 800cd9c:	200018bc 	.word	0x200018bc
 800cda0:	200018b8 	.word	0x200018b8
 800cda4:	200000a0 	.word	0x200000a0

0800cda8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b084      	sub	sp, #16
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d10a      	bne.n	800cdce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cdb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdbc:	f383 8811 	msr	BASEPRI, r3
 800cdc0:	f3bf 8f6f 	isb	sy
 800cdc4:	f3bf 8f4f 	dsb	sy
 800cdc8:	60fb      	str	r3, [r7, #12]
}
 800cdca:	bf00      	nop
 800cdcc:	e7fe      	b.n	800cdcc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cdce:	4b07      	ldr	r3, [pc, #28]	; (800cdec <vTaskPlaceOnEventList+0x44>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	3318      	adds	r3, #24
 800cdd4:	4619      	mov	r1, r3
 800cdd6:	6878      	ldr	r0, [r7, #4]
 800cdd8:	f7fe fb05 	bl	800b3e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cddc:	2101      	movs	r1, #1
 800cdde:	6838      	ldr	r0, [r7, #0]
 800cde0:	f000 fd90 	bl	800d904 <prvAddCurrentTaskToDelayedList>
}
 800cde4:	bf00      	nop
 800cde6:	3710      	adds	r7, #16
 800cde8:	46bd      	mov	sp, r7
 800cdea:	bd80      	pop	{r7, pc}
 800cdec:	200018b8 	.word	0x200018b8

0800cdf0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b086      	sub	sp, #24
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d10a      	bne.n	800ce18 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ce02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce06:	f383 8811 	msr	BASEPRI, r3
 800ce0a:	f3bf 8f6f 	isb	sy
 800ce0e:	f3bf 8f4f 	dsb	sy
 800ce12:	617b      	str	r3, [r7, #20]
}
 800ce14:	bf00      	nop
 800ce16:	e7fe      	b.n	800ce16 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ce18:	4b0a      	ldr	r3, [pc, #40]	; (800ce44 <vTaskPlaceOnEventListRestricted+0x54>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	3318      	adds	r3, #24
 800ce1e:	4619      	mov	r1, r3
 800ce20:	68f8      	ldr	r0, [r7, #12]
 800ce22:	f7fe fabc 	bl	800b39e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d002      	beq.n	800ce32 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800ce2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ce30:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ce32:	6879      	ldr	r1, [r7, #4]
 800ce34:	68b8      	ldr	r0, [r7, #8]
 800ce36:	f000 fd65 	bl	800d904 <prvAddCurrentTaskToDelayedList>
	}
 800ce3a:	bf00      	nop
 800ce3c:	3718      	adds	r7, #24
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bd80      	pop	{r7, pc}
 800ce42:	bf00      	nop
 800ce44:	200018b8 	.word	0x200018b8

0800ce48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b086      	sub	sp, #24
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	68db      	ldr	r3, [r3, #12]
 800ce54:	68db      	ldr	r3, [r3, #12]
 800ce56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ce58:	693b      	ldr	r3, [r7, #16]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d10a      	bne.n	800ce74 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ce5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce62:	f383 8811 	msr	BASEPRI, r3
 800ce66:	f3bf 8f6f 	isb	sy
 800ce6a:	f3bf 8f4f 	dsb	sy
 800ce6e:	60fb      	str	r3, [r7, #12]
}
 800ce70:	bf00      	nop
 800ce72:	e7fe      	b.n	800ce72 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	3318      	adds	r3, #24
 800ce78:	4618      	mov	r0, r3
 800ce7a:	f7fe faed 	bl	800b458 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ce7e:	4b1e      	ldr	r3, [pc, #120]	; (800cef8 <xTaskRemoveFromEventList+0xb0>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d11d      	bne.n	800cec2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ce86:	693b      	ldr	r3, [r7, #16]
 800ce88:	3304      	adds	r3, #4
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f7fe fae4 	bl	800b458 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce94:	4b19      	ldr	r3, [pc, #100]	; (800cefc <xTaskRemoveFromEventList+0xb4>)
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	429a      	cmp	r2, r3
 800ce9a:	d903      	bls.n	800cea4 <xTaskRemoveFromEventList+0x5c>
 800ce9c:	693b      	ldr	r3, [r7, #16]
 800ce9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cea0:	4a16      	ldr	r2, [pc, #88]	; (800cefc <xTaskRemoveFromEventList+0xb4>)
 800cea2:	6013      	str	r3, [r2, #0]
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cea8:	4613      	mov	r3, r2
 800ceaa:	009b      	lsls	r3, r3, #2
 800ceac:	4413      	add	r3, r2
 800ceae:	009b      	lsls	r3, r3, #2
 800ceb0:	4a13      	ldr	r2, [pc, #76]	; (800cf00 <xTaskRemoveFromEventList+0xb8>)
 800ceb2:	441a      	add	r2, r3
 800ceb4:	693b      	ldr	r3, [r7, #16]
 800ceb6:	3304      	adds	r3, #4
 800ceb8:	4619      	mov	r1, r3
 800ceba:	4610      	mov	r0, r2
 800cebc:	f7fe fa6f 	bl	800b39e <vListInsertEnd>
 800cec0:	e005      	b.n	800cece <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	3318      	adds	r3, #24
 800cec6:	4619      	mov	r1, r3
 800cec8:	480e      	ldr	r0, [pc, #56]	; (800cf04 <xTaskRemoveFromEventList+0xbc>)
 800ceca:	f7fe fa68 	bl	800b39e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cece:	693b      	ldr	r3, [r7, #16]
 800ced0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ced2:	4b0d      	ldr	r3, [pc, #52]	; (800cf08 <xTaskRemoveFromEventList+0xc0>)
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ced8:	429a      	cmp	r2, r3
 800ceda:	d905      	bls.n	800cee8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cedc:	2301      	movs	r3, #1
 800cede:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cee0:	4b0a      	ldr	r3, [pc, #40]	; (800cf0c <xTaskRemoveFromEventList+0xc4>)
 800cee2:	2201      	movs	r2, #1
 800cee4:	601a      	str	r2, [r3, #0]
 800cee6:	e001      	b.n	800ceec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cee8:	2300      	movs	r3, #0
 800ceea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ceec:	697b      	ldr	r3, [r7, #20]
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	3718      	adds	r7, #24
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}
 800cef6:	bf00      	nop
 800cef8:	20001db4 	.word	0x20001db4
 800cefc:	20001d94 	.word	0x20001d94
 800cf00:	200018bc 	.word	0x200018bc
 800cf04:	20001d4c 	.word	0x20001d4c
 800cf08:	200018b8 	.word	0x200018b8
 800cf0c:	20001da0 	.word	0x20001da0

0800cf10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cf10:	b480      	push	{r7}
 800cf12:	b083      	sub	sp, #12
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cf18:	4b06      	ldr	r3, [pc, #24]	; (800cf34 <vTaskInternalSetTimeOutState+0x24>)
 800cf1a:	681a      	ldr	r2, [r3, #0]
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cf20:	4b05      	ldr	r3, [pc, #20]	; (800cf38 <vTaskInternalSetTimeOutState+0x28>)
 800cf22:	681a      	ldr	r2, [r3, #0]
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	605a      	str	r2, [r3, #4]
}
 800cf28:	bf00      	nop
 800cf2a:	370c      	adds	r7, #12
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf32:	4770      	bx	lr
 800cf34:	20001da4 	.word	0x20001da4
 800cf38:	20001d90 	.word	0x20001d90

0800cf3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b088      	sub	sp, #32
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d10a      	bne.n	800cf62 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800cf4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf50:	f383 8811 	msr	BASEPRI, r3
 800cf54:	f3bf 8f6f 	isb	sy
 800cf58:	f3bf 8f4f 	dsb	sy
 800cf5c:	613b      	str	r3, [r7, #16]
}
 800cf5e:	bf00      	nop
 800cf60:	e7fe      	b.n	800cf60 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d10a      	bne.n	800cf7e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800cf68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf6c:	f383 8811 	msr	BASEPRI, r3
 800cf70:	f3bf 8f6f 	isb	sy
 800cf74:	f3bf 8f4f 	dsb	sy
 800cf78:	60fb      	str	r3, [r7, #12]
}
 800cf7a:	bf00      	nop
 800cf7c:	e7fe      	b.n	800cf7c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cf7e:	f001 fa49 	bl	800e414 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cf82:	4b1d      	ldr	r3, [pc, #116]	; (800cff8 <xTaskCheckForTimeOut+0xbc>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	685b      	ldr	r3, [r3, #4]
 800cf8c:	69ba      	ldr	r2, [r7, #24]
 800cf8e:	1ad3      	subs	r3, r2, r3
 800cf90:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf9a:	d102      	bne.n	800cfa2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	61fb      	str	r3, [r7, #28]
 800cfa0:	e023      	b.n	800cfea <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681a      	ldr	r2, [r3, #0]
 800cfa6:	4b15      	ldr	r3, [pc, #84]	; (800cffc <xTaskCheckForTimeOut+0xc0>)
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	429a      	cmp	r2, r3
 800cfac:	d007      	beq.n	800cfbe <xTaskCheckForTimeOut+0x82>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	685b      	ldr	r3, [r3, #4]
 800cfb2:	69ba      	ldr	r2, [r7, #24]
 800cfb4:	429a      	cmp	r2, r3
 800cfb6:	d302      	bcc.n	800cfbe <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cfb8:	2301      	movs	r3, #1
 800cfba:	61fb      	str	r3, [r7, #28]
 800cfbc:	e015      	b.n	800cfea <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	697a      	ldr	r2, [r7, #20]
 800cfc4:	429a      	cmp	r2, r3
 800cfc6:	d20b      	bcs.n	800cfe0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	681a      	ldr	r2, [r3, #0]
 800cfcc:	697b      	ldr	r3, [r7, #20]
 800cfce:	1ad2      	subs	r2, r2, r3
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cfd4:	6878      	ldr	r0, [r7, #4]
 800cfd6:	f7ff ff9b 	bl	800cf10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cfda:	2300      	movs	r3, #0
 800cfdc:	61fb      	str	r3, [r7, #28]
 800cfde:	e004      	b.n	800cfea <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cfea:	f001 fa43 	bl	800e474 <vPortExitCritical>

	return xReturn;
 800cfee:	69fb      	ldr	r3, [r7, #28]
}
 800cff0:	4618      	mov	r0, r3
 800cff2:	3720      	adds	r7, #32
 800cff4:	46bd      	mov	sp, r7
 800cff6:	bd80      	pop	{r7, pc}
 800cff8:	20001d90 	.word	0x20001d90
 800cffc:	20001da4 	.word	0x20001da4

0800d000 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d000:	b480      	push	{r7}
 800d002:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d004:	4b03      	ldr	r3, [pc, #12]	; (800d014 <vTaskMissedYield+0x14>)
 800d006:	2201      	movs	r2, #1
 800d008:	601a      	str	r2, [r3, #0]
}
 800d00a:	bf00      	nop
 800d00c:	46bd      	mov	sp, r7
 800d00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d012:	4770      	bx	lr
 800d014:	20001da0 	.word	0x20001da0

0800d018 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b082      	sub	sp, #8
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d020:	f000 f852 	bl	800d0c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d024:	4b06      	ldr	r3, [pc, #24]	; (800d040 <prvIdleTask+0x28>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	2b01      	cmp	r3, #1
 800d02a:	d9f9      	bls.n	800d020 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d02c:	4b05      	ldr	r3, [pc, #20]	; (800d044 <prvIdleTask+0x2c>)
 800d02e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d032:	601a      	str	r2, [r3, #0]
 800d034:	f3bf 8f4f 	dsb	sy
 800d038:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d03c:	e7f0      	b.n	800d020 <prvIdleTask+0x8>
 800d03e:	bf00      	nop
 800d040:	200018bc 	.word	0x200018bc
 800d044:	e000ed04 	.word	0xe000ed04

0800d048 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b082      	sub	sp, #8
 800d04c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d04e:	2300      	movs	r3, #0
 800d050:	607b      	str	r3, [r7, #4]
 800d052:	e00c      	b.n	800d06e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d054:	687a      	ldr	r2, [r7, #4]
 800d056:	4613      	mov	r3, r2
 800d058:	009b      	lsls	r3, r3, #2
 800d05a:	4413      	add	r3, r2
 800d05c:	009b      	lsls	r3, r3, #2
 800d05e:	4a12      	ldr	r2, [pc, #72]	; (800d0a8 <prvInitialiseTaskLists+0x60>)
 800d060:	4413      	add	r3, r2
 800d062:	4618      	mov	r0, r3
 800d064:	f7fe f96e 	bl	800b344 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	3301      	adds	r3, #1
 800d06c:	607b      	str	r3, [r7, #4]
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	2b37      	cmp	r3, #55	; 0x37
 800d072:	d9ef      	bls.n	800d054 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d074:	480d      	ldr	r0, [pc, #52]	; (800d0ac <prvInitialiseTaskLists+0x64>)
 800d076:	f7fe f965 	bl	800b344 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d07a:	480d      	ldr	r0, [pc, #52]	; (800d0b0 <prvInitialiseTaskLists+0x68>)
 800d07c:	f7fe f962 	bl	800b344 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d080:	480c      	ldr	r0, [pc, #48]	; (800d0b4 <prvInitialiseTaskLists+0x6c>)
 800d082:	f7fe f95f 	bl	800b344 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d086:	480c      	ldr	r0, [pc, #48]	; (800d0b8 <prvInitialiseTaskLists+0x70>)
 800d088:	f7fe f95c 	bl	800b344 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d08c:	480b      	ldr	r0, [pc, #44]	; (800d0bc <prvInitialiseTaskLists+0x74>)
 800d08e:	f7fe f959 	bl	800b344 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d092:	4b0b      	ldr	r3, [pc, #44]	; (800d0c0 <prvInitialiseTaskLists+0x78>)
 800d094:	4a05      	ldr	r2, [pc, #20]	; (800d0ac <prvInitialiseTaskLists+0x64>)
 800d096:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d098:	4b0a      	ldr	r3, [pc, #40]	; (800d0c4 <prvInitialiseTaskLists+0x7c>)
 800d09a:	4a05      	ldr	r2, [pc, #20]	; (800d0b0 <prvInitialiseTaskLists+0x68>)
 800d09c:	601a      	str	r2, [r3, #0]
}
 800d09e:	bf00      	nop
 800d0a0:	3708      	adds	r7, #8
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	bd80      	pop	{r7, pc}
 800d0a6:	bf00      	nop
 800d0a8:	200018bc 	.word	0x200018bc
 800d0ac:	20001d1c 	.word	0x20001d1c
 800d0b0:	20001d30 	.word	0x20001d30
 800d0b4:	20001d4c 	.word	0x20001d4c
 800d0b8:	20001d60 	.word	0x20001d60
 800d0bc:	20001d78 	.word	0x20001d78
 800d0c0:	20001d44 	.word	0x20001d44
 800d0c4:	20001d48 	.word	0x20001d48

0800d0c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b082      	sub	sp, #8
 800d0cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d0ce:	e019      	b.n	800d104 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d0d0:	f001 f9a0 	bl	800e414 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0d4:	4b10      	ldr	r3, [pc, #64]	; (800d118 <prvCheckTasksWaitingTermination+0x50>)
 800d0d6:	68db      	ldr	r3, [r3, #12]
 800d0d8:	68db      	ldr	r3, [r3, #12]
 800d0da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	3304      	adds	r3, #4
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f7fe f9b9 	bl	800b458 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d0e6:	4b0d      	ldr	r3, [pc, #52]	; (800d11c <prvCheckTasksWaitingTermination+0x54>)
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	3b01      	subs	r3, #1
 800d0ec:	4a0b      	ldr	r2, [pc, #44]	; (800d11c <prvCheckTasksWaitingTermination+0x54>)
 800d0ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d0f0:	4b0b      	ldr	r3, [pc, #44]	; (800d120 <prvCheckTasksWaitingTermination+0x58>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	3b01      	subs	r3, #1
 800d0f6:	4a0a      	ldr	r2, [pc, #40]	; (800d120 <prvCheckTasksWaitingTermination+0x58>)
 800d0f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d0fa:	f001 f9bb 	bl	800e474 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f000 f810 	bl	800d124 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d104:	4b06      	ldr	r3, [pc, #24]	; (800d120 <prvCheckTasksWaitingTermination+0x58>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d1e1      	bne.n	800d0d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d10c:	bf00      	nop
 800d10e:	bf00      	nop
 800d110:	3708      	adds	r7, #8
 800d112:	46bd      	mov	sp, r7
 800d114:	bd80      	pop	{r7, pc}
 800d116:	bf00      	nop
 800d118:	20001d60 	.word	0x20001d60
 800d11c:	20001d8c 	.word	0x20001d8c
 800d120:	20001d74 	.word	0x20001d74

0800d124 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	3354      	adds	r3, #84	; 0x54
 800d130:	4618      	mov	r0, r3
 800d132:	f002 fb65 	bl	800f800 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d108      	bne.n	800d152 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d144:	4618      	mov	r0, r3
 800d146:	f001 fb53 	bl	800e7f0 <vPortFree>
				vPortFree( pxTCB );
 800d14a:	6878      	ldr	r0, [r7, #4]
 800d14c:	f001 fb50 	bl	800e7f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d150:	e018      	b.n	800d184 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d158:	2b01      	cmp	r3, #1
 800d15a:	d103      	bne.n	800d164 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f001 fb47 	bl	800e7f0 <vPortFree>
	}
 800d162:	e00f      	b.n	800d184 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d16a:	2b02      	cmp	r3, #2
 800d16c:	d00a      	beq.n	800d184 <prvDeleteTCB+0x60>
	__asm volatile
 800d16e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d172:	f383 8811 	msr	BASEPRI, r3
 800d176:	f3bf 8f6f 	isb	sy
 800d17a:	f3bf 8f4f 	dsb	sy
 800d17e:	60fb      	str	r3, [r7, #12]
}
 800d180:	bf00      	nop
 800d182:	e7fe      	b.n	800d182 <prvDeleteTCB+0x5e>
	}
 800d184:	bf00      	nop
 800d186:	3710      	adds	r7, #16
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d18c:	b480      	push	{r7}
 800d18e:	b083      	sub	sp, #12
 800d190:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d192:	4b0c      	ldr	r3, [pc, #48]	; (800d1c4 <prvResetNextTaskUnblockTime+0x38>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d104      	bne.n	800d1a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d19c:	4b0a      	ldr	r3, [pc, #40]	; (800d1c8 <prvResetNextTaskUnblockTime+0x3c>)
 800d19e:	f04f 32ff 	mov.w	r2, #4294967295
 800d1a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d1a4:	e008      	b.n	800d1b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1a6:	4b07      	ldr	r3, [pc, #28]	; (800d1c4 <prvResetNextTaskUnblockTime+0x38>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	68db      	ldr	r3, [r3, #12]
 800d1ac:	68db      	ldr	r3, [r3, #12]
 800d1ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	685b      	ldr	r3, [r3, #4]
 800d1b4:	4a04      	ldr	r2, [pc, #16]	; (800d1c8 <prvResetNextTaskUnblockTime+0x3c>)
 800d1b6:	6013      	str	r3, [r2, #0]
}
 800d1b8:	bf00      	nop
 800d1ba:	370c      	adds	r7, #12
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c2:	4770      	bx	lr
 800d1c4:	20001d44 	.word	0x20001d44
 800d1c8:	20001dac 	.word	0x20001dac

0800d1cc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b083      	sub	sp, #12
 800d1d0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d1d2:	4b05      	ldr	r3, [pc, #20]	; (800d1e8 <xTaskGetCurrentTaskHandle+0x1c>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d1d8:	687b      	ldr	r3, [r7, #4]
	}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	370c      	adds	r7, #12
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e4:	4770      	bx	lr
 800d1e6:	bf00      	nop
 800d1e8:	200018b8 	.word	0x200018b8

0800d1ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d1ec:	b480      	push	{r7}
 800d1ee:	b083      	sub	sp, #12
 800d1f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d1f2:	4b0b      	ldr	r3, [pc, #44]	; (800d220 <xTaskGetSchedulerState+0x34>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d102      	bne.n	800d200 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	607b      	str	r3, [r7, #4]
 800d1fe:	e008      	b.n	800d212 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d200:	4b08      	ldr	r3, [pc, #32]	; (800d224 <xTaskGetSchedulerState+0x38>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d102      	bne.n	800d20e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d208:	2302      	movs	r3, #2
 800d20a:	607b      	str	r3, [r7, #4]
 800d20c:	e001      	b.n	800d212 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d20e:	2300      	movs	r3, #0
 800d210:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d212:	687b      	ldr	r3, [r7, #4]
	}
 800d214:	4618      	mov	r0, r3
 800d216:	370c      	adds	r7, #12
 800d218:	46bd      	mov	sp, r7
 800d21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21e:	4770      	bx	lr
 800d220:	20001d98 	.word	0x20001d98
 800d224:	20001db4 	.word	0x20001db4

0800d228 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b084      	sub	sp, #16
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d234:	2300      	movs	r3, #0
 800d236:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d051      	beq.n	800d2e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d242:	4b2a      	ldr	r3, [pc, #168]	; (800d2ec <xTaskPriorityInherit+0xc4>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d248:	429a      	cmp	r2, r3
 800d24a:	d241      	bcs.n	800d2d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	699b      	ldr	r3, [r3, #24]
 800d250:	2b00      	cmp	r3, #0
 800d252:	db06      	blt.n	800d262 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d254:	4b25      	ldr	r3, [pc, #148]	; (800d2ec <xTaskPriorityInherit+0xc4>)
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d25a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d25e:	68bb      	ldr	r3, [r7, #8]
 800d260:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d262:	68bb      	ldr	r3, [r7, #8]
 800d264:	6959      	ldr	r1, [r3, #20]
 800d266:	68bb      	ldr	r3, [r7, #8]
 800d268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d26a:	4613      	mov	r3, r2
 800d26c:	009b      	lsls	r3, r3, #2
 800d26e:	4413      	add	r3, r2
 800d270:	009b      	lsls	r3, r3, #2
 800d272:	4a1f      	ldr	r2, [pc, #124]	; (800d2f0 <xTaskPriorityInherit+0xc8>)
 800d274:	4413      	add	r3, r2
 800d276:	4299      	cmp	r1, r3
 800d278:	d122      	bne.n	800d2c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d27a:	68bb      	ldr	r3, [r7, #8]
 800d27c:	3304      	adds	r3, #4
 800d27e:	4618      	mov	r0, r3
 800d280:	f7fe f8ea 	bl	800b458 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d284:	4b19      	ldr	r3, [pc, #100]	; (800d2ec <xTaskPriorityInherit+0xc4>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d28e:	68bb      	ldr	r3, [r7, #8]
 800d290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d292:	4b18      	ldr	r3, [pc, #96]	; (800d2f4 <xTaskPriorityInherit+0xcc>)
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	429a      	cmp	r2, r3
 800d298:	d903      	bls.n	800d2a2 <xTaskPriorityInherit+0x7a>
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d29e:	4a15      	ldr	r2, [pc, #84]	; (800d2f4 <xTaskPriorityInherit+0xcc>)
 800d2a0:	6013      	str	r3, [r2, #0]
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2a6:	4613      	mov	r3, r2
 800d2a8:	009b      	lsls	r3, r3, #2
 800d2aa:	4413      	add	r3, r2
 800d2ac:	009b      	lsls	r3, r3, #2
 800d2ae:	4a10      	ldr	r2, [pc, #64]	; (800d2f0 <xTaskPriorityInherit+0xc8>)
 800d2b0:	441a      	add	r2, r3
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	3304      	adds	r3, #4
 800d2b6:	4619      	mov	r1, r3
 800d2b8:	4610      	mov	r0, r2
 800d2ba:	f7fe f870 	bl	800b39e <vListInsertEnd>
 800d2be:	e004      	b.n	800d2ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d2c0:	4b0a      	ldr	r3, [pc, #40]	; (800d2ec <xTaskPriorityInherit+0xc4>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	60fb      	str	r3, [r7, #12]
 800d2ce:	e008      	b.n	800d2e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d2d4:	4b05      	ldr	r3, [pc, #20]	; (800d2ec <xTaskPriorityInherit+0xc4>)
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2da:	429a      	cmp	r2, r3
 800d2dc:	d201      	bcs.n	800d2e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d2de:	2301      	movs	r3, #1
 800d2e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
	}
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	3710      	adds	r7, #16
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	bd80      	pop	{r7, pc}
 800d2ec:	200018b8 	.word	0x200018b8
 800d2f0:	200018bc 	.word	0x200018bc
 800d2f4:	20001d94 	.word	0x20001d94

0800d2f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b086      	sub	sp, #24
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d304:	2300      	movs	r3, #0
 800d306:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d056      	beq.n	800d3bc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d30e:	4b2e      	ldr	r3, [pc, #184]	; (800d3c8 <xTaskPriorityDisinherit+0xd0>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	693a      	ldr	r2, [r7, #16]
 800d314:	429a      	cmp	r2, r3
 800d316:	d00a      	beq.n	800d32e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d31c:	f383 8811 	msr	BASEPRI, r3
 800d320:	f3bf 8f6f 	isb	sy
 800d324:	f3bf 8f4f 	dsb	sy
 800d328:	60fb      	str	r3, [r7, #12]
}
 800d32a:	bf00      	nop
 800d32c:	e7fe      	b.n	800d32c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d32e:	693b      	ldr	r3, [r7, #16]
 800d330:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d332:	2b00      	cmp	r3, #0
 800d334:	d10a      	bne.n	800d34c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d33a:	f383 8811 	msr	BASEPRI, r3
 800d33e:	f3bf 8f6f 	isb	sy
 800d342:	f3bf 8f4f 	dsb	sy
 800d346:	60bb      	str	r3, [r7, #8]
}
 800d348:	bf00      	nop
 800d34a:	e7fe      	b.n	800d34a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d350:	1e5a      	subs	r2, r3, #1
 800d352:	693b      	ldr	r3, [r7, #16]
 800d354:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d35a:	693b      	ldr	r3, [r7, #16]
 800d35c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d35e:	429a      	cmp	r2, r3
 800d360:	d02c      	beq.n	800d3bc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d366:	2b00      	cmp	r3, #0
 800d368:	d128      	bne.n	800d3bc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d36a:	693b      	ldr	r3, [r7, #16]
 800d36c:	3304      	adds	r3, #4
 800d36e:	4618      	mov	r0, r3
 800d370:	f7fe f872 	bl	800b458 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d378:	693b      	ldr	r3, [r7, #16]
 800d37a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d37c:	693b      	ldr	r3, [r7, #16]
 800d37e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d380:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d384:	693b      	ldr	r3, [r7, #16]
 800d386:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d388:	693b      	ldr	r3, [r7, #16]
 800d38a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d38c:	4b0f      	ldr	r3, [pc, #60]	; (800d3cc <xTaskPriorityDisinherit+0xd4>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	429a      	cmp	r2, r3
 800d392:	d903      	bls.n	800d39c <xTaskPriorityDisinherit+0xa4>
 800d394:	693b      	ldr	r3, [r7, #16]
 800d396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d398:	4a0c      	ldr	r2, [pc, #48]	; (800d3cc <xTaskPriorityDisinherit+0xd4>)
 800d39a:	6013      	str	r3, [r2, #0]
 800d39c:	693b      	ldr	r3, [r7, #16]
 800d39e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3a0:	4613      	mov	r3, r2
 800d3a2:	009b      	lsls	r3, r3, #2
 800d3a4:	4413      	add	r3, r2
 800d3a6:	009b      	lsls	r3, r3, #2
 800d3a8:	4a09      	ldr	r2, [pc, #36]	; (800d3d0 <xTaskPriorityDisinherit+0xd8>)
 800d3aa:	441a      	add	r2, r3
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	3304      	adds	r3, #4
 800d3b0:	4619      	mov	r1, r3
 800d3b2:	4610      	mov	r0, r2
 800d3b4:	f7fd fff3 	bl	800b39e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d3bc:	697b      	ldr	r3, [r7, #20]
	}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3718      	adds	r7, #24
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}
 800d3c6:	bf00      	nop
 800d3c8:	200018b8 	.word	0x200018b8
 800d3cc:	20001d94 	.word	0x20001d94
 800d3d0:	200018bc 	.word	0x200018bc

0800d3d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b088      	sub	sp, #32
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
 800d3dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d06a      	beq.n	800d4c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d3ec:	69bb      	ldr	r3, [r7, #24]
 800d3ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d10a      	bne.n	800d40a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800d3f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f8:	f383 8811 	msr	BASEPRI, r3
 800d3fc:	f3bf 8f6f 	isb	sy
 800d400:	f3bf 8f4f 	dsb	sy
 800d404:	60fb      	str	r3, [r7, #12]
}
 800d406:	bf00      	nop
 800d408:	e7fe      	b.n	800d408 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d40a:	69bb      	ldr	r3, [r7, #24]
 800d40c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d40e:	683a      	ldr	r2, [r7, #0]
 800d410:	429a      	cmp	r2, r3
 800d412:	d902      	bls.n	800d41a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	61fb      	str	r3, [r7, #28]
 800d418:	e002      	b.n	800d420 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d41a:	69bb      	ldr	r3, [r7, #24]
 800d41c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d41e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d420:	69bb      	ldr	r3, [r7, #24]
 800d422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d424:	69fa      	ldr	r2, [r7, #28]
 800d426:	429a      	cmp	r2, r3
 800d428:	d04b      	beq.n	800d4c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d42a:	69bb      	ldr	r3, [r7, #24]
 800d42c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d42e:	697a      	ldr	r2, [r7, #20]
 800d430:	429a      	cmp	r2, r3
 800d432:	d146      	bne.n	800d4c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d434:	4b25      	ldr	r3, [pc, #148]	; (800d4cc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	69ba      	ldr	r2, [r7, #24]
 800d43a:	429a      	cmp	r2, r3
 800d43c:	d10a      	bne.n	800d454 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800d43e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d442:	f383 8811 	msr	BASEPRI, r3
 800d446:	f3bf 8f6f 	isb	sy
 800d44a:	f3bf 8f4f 	dsb	sy
 800d44e:	60bb      	str	r3, [r7, #8]
}
 800d450:	bf00      	nop
 800d452:	e7fe      	b.n	800d452 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d454:	69bb      	ldr	r3, [r7, #24]
 800d456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d458:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d45a:	69bb      	ldr	r3, [r7, #24]
 800d45c:	69fa      	ldr	r2, [r7, #28]
 800d45e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d460:	69bb      	ldr	r3, [r7, #24]
 800d462:	699b      	ldr	r3, [r3, #24]
 800d464:	2b00      	cmp	r3, #0
 800d466:	db04      	blt.n	800d472 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d468:	69fb      	ldr	r3, [r7, #28]
 800d46a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d46e:	69bb      	ldr	r3, [r7, #24]
 800d470:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d472:	69bb      	ldr	r3, [r7, #24]
 800d474:	6959      	ldr	r1, [r3, #20]
 800d476:	693a      	ldr	r2, [r7, #16]
 800d478:	4613      	mov	r3, r2
 800d47a:	009b      	lsls	r3, r3, #2
 800d47c:	4413      	add	r3, r2
 800d47e:	009b      	lsls	r3, r3, #2
 800d480:	4a13      	ldr	r2, [pc, #76]	; (800d4d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d482:	4413      	add	r3, r2
 800d484:	4299      	cmp	r1, r3
 800d486:	d11c      	bne.n	800d4c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d488:	69bb      	ldr	r3, [r7, #24]
 800d48a:	3304      	adds	r3, #4
 800d48c:	4618      	mov	r0, r3
 800d48e:	f7fd ffe3 	bl	800b458 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d492:	69bb      	ldr	r3, [r7, #24]
 800d494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d496:	4b0f      	ldr	r3, [pc, #60]	; (800d4d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	429a      	cmp	r2, r3
 800d49c:	d903      	bls.n	800d4a6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800d49e:	69bb      	ldr	r3, [r7, #24]
 800d4a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4a2:	4a0c      	ldr	r2, [pc, #48]	; (800d4d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d4a4:	6013      	str	r3, [r2, #0]
 800d4a6:	69bb      	ldr	r3, [r7, #24]
 800d4a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4aa:	4613      	mov	r3, r2
 800d4ac:	009b      	lsls	r3, r3, #2
 800d4ae:	4413      	add	r3, r2
 800d4b0:	009b      	lsls	r3, r3, #2
 800d4b2:	4a07      	ldr	r2, [pc, #28]	; (800d4d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d4b4:	441a      	add	r2, r3
 800d4b6:	69bb      	ldr	r3, [r7, #24]
 800d4b8:	3304      	adds	r3, #4
 800d4ba:	4619      	mov	r1, r3
 800d4bc:	4610      	mov	r0, r2
 800d4be:	f7fd ff6e 	bl	800b39e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d4c2:	bf00      	nop
 800d4c4:	3720      	adds	r7, #32
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	200018b8 	.word	0x200018b8
 800d4d0:	200018bc 	.word	0x200018bc
 800d4d4:	20001d94 	.word	0x20001d94

0800d4d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d4d8:	b480      	push	{r7}
 800d4da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d4dc:	4b07      	ldr	r3, [pc, #28]	; (800d4fc <pvTaskIncrementMutexHeldCount+0x24>)
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d004      	beq.n	800d4ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d4e4:	4b05      	ldr	r3, [pc, #20]	; (800d4fc <pvTaskIncrementMutexHeldCount+0x24>)
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d4ea:	3201      	adds	r2, #1
 800d4ec:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800d4ee:	4b03      	ldr	r3, [pc, #12]	; (800d4fc <pvTaskIncrementMutexHeldCount+0x24>)
 800d4f0:	681b      	ldr	r3, [r3, #0]
	}
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fa:	4770      	bx	lr
 800d4fc:	200018b8 	.word	0x200018b8

0800d500 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800d500:	b580      	push	{r7, lr}
 800d502:	b086      	sub	sp, #24
 800d504:	af00      	add	r7, sp, #0
 800d506:	60f8      	str	r0, [r7, #12]
 800d508:	60b9      	str	r1, [r7, #8]
 800d50a:	607a      	str	r2, [r7, #4]
 800d50c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800d50e:	f000 ff81 	bl	800e414 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800d512:	4b29      	ldr	r3, [pc, #164]	; (800d5b8 <xTaskNotifyWait+0xb8>)
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d51a:	b2db      	uxtb	r3, r3
 800d51c:	2b02      	cmp	r3, #2
 800d51e:	d01c      	beq.n	800d55a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800d520:	4b25      	ldr	r3, [pc, #148]	; (800d5b8 <xTaskNotifyWait+0xb8>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800d528:	68fa      	ldr	r2, [r7, #12]
 800d52a:	43d2      	mvns	r2, r2
 800d52c:	400a      	ands	r2, r1
 800d52e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800d532:	4b21      	ldr	r3, [pc, #132]	; (800d5b8 <xTaskNotifyWait+0xb8>)
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	2201      	movs	r2, #1
 800d538:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d00b      	beq.n	800d55a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d542:	2101      	movs	r1, #1
 800d544:	6838      	ldr	r0, [r7, #0]
 800d546:	f000 f9dd 	bl	800d904 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800d54a:	4b1c      	ldr	r3, [pc, #112]	; (800d5bc <xTaskNotifyWait+0xbc>)
 800d54c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d550:	601a      	str	r2, [r3, #0]
 800d552:	f3bf 8f4f 	dsb	sy
 800d556:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800d55a:	f000 ff8b 	bl	800e474 <vPortExitCritical>

		taskENTER_CRITICAL();
 800d55e:	f000 ff59 	bl	800e414 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d005      	beq.n	800d574 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800d568:	4b13      	ldr	r3, [pc, #76]	; (800d5b8 <xTaskNotifyWait+0xb8>)
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800d574:	4b10      	ldr	r3, [pc, #64]	; (800d5b8 <xTaskNotifyWait+0xb8>)
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d57c:	b2db      	uxtb	r3, r3
 800d57e:	2b02      	cmp	r3, #2
 800d580:	d002      	beq.n	800d588 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800d582:	2300      	movs	r3, #0
 800d584:	617b      	str	r3, [r7, #20]
 800d586:	e00a      	b.n	800d59e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800d588:	4b0b      	ldr	r3, [pc, #44]	; (800d5b8 <xTaskNotifyWait+0xb8>)
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800d590:	68ba      	ldr	r2, [r7, #8]
 800d592:	43d2      	mvns	r2, r2
 800d594:	400a      	ands	r2, r1
 800d596:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800d59a:	2301      	movs	r3, #1
 800d59c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d59e:	4b06      	ldr	r3, [pc, #24]	; (800d5b8 <xTaskNotifyWait+0xb8>)
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800d5a8:	f000 ff64 	bl	800e474 <vPortExitCritical>

		return xReturn;
 800d5ac:	697b      	ldr	r3, [r7, #20]
	}
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	3718      	adds	r7, #24
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bd80      	pop	{r7, pc}
 800d5b6:	bf00      	nop
 800d5b8:	200018b8 	.word	0x200018b8
 800d5bc:	e000ed04 	.word	0xe000ed04

0800d5c0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b08a      	sub	sp, #40	; 0x28
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	60f8      	str	r0, [r7, #12]
 800d5c8:	60b9      	str	r1, [r7, #8]
 800d5ca:	603b      	str	r3, [r7, #0]
 800d5cc:	4613      	mov	r3, r2
 800d5ce:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800d5d0:	2301      	movs	r3, #1
 800d5d2:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d10a      	bne.n	800d5f0 <xTaskGenericNotify+0x30>
	__asm volatile
 800d5da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5de:	f383 8811 	msr	BASEPRI, r3
 800d5e2:	f3bf 8f6f 	isb	sy
 800d5e6:	f3bf 8f4f 	dsb	sy
 800d5ea:	61bb      	str	r3, [r7, #24]
}
 800d5ec:	bf00      	nop
 800d5ee:	e7fe      	b.n	800d5ee <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800d5f4:	f000 ff0e 	bl	800e414 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800d5f8:	683b      	ldr	r3, [r7, #0]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d004      	beq.n	800d608 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800d5fe:	6a3b      	ldr	r3, [r7, #32]
 800d600:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800d608:	6a3b      	ldr	r3, [r7, #32]
 800d60a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d60e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800d610:	6a3b      	ldr	r3, [r7, #32]
 800d612:	2202      	movs	r2, #2
 800d614:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800d618:	79fb      	ldrb	r3, [r7, #7]
 800d61a:	2b04      	cmp	r3, #4
 800d61c:	d82d      	bhi.n	800d67a <xTaskGenericNotify+0xba>
 800d61e:	a201      	add	r2, pc, #4	; (adr r2, 800d624 <xTaskGenericNotify+0x64>)
 800d620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d624:	0800d69d 	.word	0x0800d69d
 800d628:	0800d639 	.word	0x0800d639
 800d62c:	0800d64b 	.word	0x0800d64b
 800d630:	0800d65b 	.word	0x0800d65b
 800d634:	0800d665 	.word	0x0800d665
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800d638:	6a3b      	ldr	r3, [r7, #32]
 800d63a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	431a      	orrs	r2, r3
 800d642:	6a3b      	ldr	r3, [r7, #32]
 800d644:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800d648:	e02b      	b.n	800d6a2 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800d64a:	6a3b      	ldr	r3, [r7, #32]
 800d64c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d650:	1c5a      	adds	r2, r3, #1
 800d652:	6a3b      	ldr	r3, [r7, #32]
 800d654:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800d658:	e023      	b.n	800d6a2 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800d65a:	6a3b      	ldr	r3, [r7, #32]
 800d65c:	68ba      	ldr	r2, [r7, #8]
 800d65e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800d662:	e01e      	b.n	800d6a2 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800d664:	7ffb      	ldrb	r3, [r7, #31]
 800d666:	2b02      	cmp	r3, #2
 800d668:	d004      	beq.n	800d674 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800d66a:	6a3b      	ldr	r3, [r7, #32]
 800d66c:	68ba      	ldr	r2, [r7, #8]
 800d66e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800d672:	e016      	b.n	800d6a2 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800d674:	2300      	movs	r3, #0
 800d676:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800d678:	e013      	b.n	800d6a2 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800d67a:	6a3b      	ldr	r3, [r7, #32]
 800d67c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d680:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d684:	d00c      	beq.n	800d6a0 <xTaskGenericNotify+0xe0>
	__asm volatile
 800d686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d68a:	f383 8811 	msr	BASEPRI, r3
 800d68e:	f3bf 8f6f 	isb	sy
 800d692:	f3bf 8f4f 	dsb	sy
 800d696:	617b      	str	r3, [r7, #20]
}
 800d698:	bf00      	nop
 800d69a:	e7fe      	b.n	800d69a <xTaskGenericNotify+0xda>
					break;
 800d69c:	bf00      	nop
 800d69e:	e000      	b.n	800d6a2 <xTaskGenericNotify+0xe2>

					break;
 800d6a0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800d6a2:	7ffb      	ldrb	r3, [r7, #31]
 800d6a4:	2b01      	cmp	r3, #1
 800d6a6:	d13a      	bne.n	800d71e <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d6a8:	6a3b      	ldr	r3, [r7, #32]
 800d6aa:	3304      	adds	r3, #4
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	f7fd fed3 	bl	800b458 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800d6b2:	6a3b      	ldr	r3, [r7, #32]
 800d6b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6b6:	4b1d      	ldr	r3, [pc, #116]	; (800d72c <xTaskGenericNotify+0x16c>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	d903      	bls.n	800d6c6 <xTaskGenericNotify+0x106>
 800d6be:	6a3b      	ldr	r3, [r7, #32]
 800d6c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6c2:	4a1a      	ldr	r2, [pc, #104]	; (800d72c <xTaskGenericNotify+0x16c>)
 800d6c4:	6013      	str	r3, [r2, #0]
 800d6c6:	6a3b      	ldr	r3, [r7, #32]
 800d6c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6ca:	4613      	mov	r3, r2
 800d6cc:	009b      	lsls	r3, r3, #2
 800d6ce:	4413      	add	r3, r2
 800d6d0:	009b      	lsls	r3, r3, #2
 800d6d2:	4a17      	ldr	r2, [pc, #92]	; (800d730 <xTaskGenericNotify+0x170>)
 800d6d4:	441a      	add	r2, r3
 800d6d6:	6a3b      	ldr	r3, [r7, #32]
 800d6d8:	3304      	adds	r3, #4
 800d6da:	4619      	mov	r1, r3
 800d6dc:	4610      	mov	r0, r2
 800d6de:	f7fd fe5e 	bl	800b39e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800d6e2:	6a3b      	ldr	r3, [r7, #32]
 800d6e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d00a      	beq.n	800d700 <xTaskGenericNotify+0x140>
	__asm volatile
 800d6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ee:	f383 8811 	msr	BASEPRI, r3
 800d6f2:	f3bf 8f6f 	isb	sy
 800d6f6:	f3bf 8f4f 	dsb	sy
 800d6fa:	613b      	str	r3, [r7, #16]
}
 800d6fc:	bf00      	nop
 800d6fe:	e7fe      	b.n	800d6fe <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d700:	6a3b      	ldr	r3, [r7, #32]
 800d702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d704:	4b0b      	ldr	r3, [pc, #44]	; (800d734 <xTaskGenericNotify+0x174>)
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d70a:	429a      	cmp	r2, r3
 800d70c:	d907      	bls.n	800d71e <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800d70e:	4b0a      	ldr	r3, [pc, #40]	; (800d738 <xTaskGenericNotify+0x178>)
 800d710:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d714:	601a      	str	r2, [r3, #0]
 800d716:	f3bf 8f4f 	dsb	sy
 800d71a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800d71e:	f000 fea9 	bl	800e474 <vPortExitCritical>

		return xReturn;
 800d722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800d724:	4618      	mov	r0, r3
 800d726:	3728      	adds	r7, #40	; 0x28
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd80      	pop	{r7, pc}
 800d72c:	20001d94 	.word	0x20001d94
 800d730:	200018bc 	.word	0x200018bc
 800d734:	200018b8 	.word	0x200018b8
 800d738:	e000ed04 	.word	0xe000ed04

0800d73c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b08e      	sub	sp, #56	; 0x38
 800d740:	af00      	add	r7, sp, #0
 800d742:	60f8      	str	r0, [r7, #12]
 800d744:	60b9      	str	r1, [r7, #8]
 800d746:	603b      	str	r3, [r7, #0]
 800d748:	4613      	mov	r3, r2
 800d74a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800d74c:	2301      	movs	r3, #1
 800d74e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d10a      	bne.n	800d76c <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800d756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d75a:	f383 8811 	msr	BASEPRI, r3
 800d75e:	f3bf 8f6f 	isb	sy
 800d762:	f3bf 8f4f 	dsb	sy
 800d766:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d768:	bf00      	nop
 800d76a:	e7fe      	b.n	800d76a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d76c:	f000 ff34 	bl	800e5d8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800d774:	f3ef 8211 	mrs	r2, BASEPRI
 800d778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d77c:	f383 8811 	msr	BASEPRI, r3
 800d780:	f3bf 8f6f 	isb	sy
 800d784:	f3bf 8f4f 	dsb	sy
 800d788:	623a      	str	r2, [r7, #32]
 800d78a:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800d78c:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d78e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d004      	beq.n	800d7a0 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800d796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d798:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800d79c:	683b      	ldr	r3, [r7, #0]
 800d79e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800d7a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7a2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d7a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800d7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7ac:	2202      	movs	r2, #2
 800d7ae:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800d7b2:	79fb      	ldrb	r3, [r7, #7]
 800d7b4:	2b04      	cmp	r3, #4
 800d7b6:	d82f      	bhi.n	800d818 <xTaskGenericNotifyFromISR+0xdc>
 800d7b8:	a201      	add	r2, pc, #4	; (adr r2, 800d7c0 <xTaskGenericNotifyFromISR+0x84>)
 800d7ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7be:	bf00      	nop
 800d7c0:	0800d83b 	.word	0x0800d83b
 800d7c4:	0800d7d5 	.word	0x0800d7d5
 800d7c8:	0800d7e7 	.word	0x0800d7e7
 800d7cc:	0800d7f7 	.word	0x0800d7f7
 800d7d0:	0800d801 	.word	0x0800d801
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800d7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7d6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	431a      	orrs	r2, r3
 800d7de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7e0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800d7e4:	e02c      	b.n	800d840 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800d7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d7ec:	1c5a      	adds	r2, r3, #1
 800d7ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7f0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800d7f4:	e024      	b.n	800d840 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800d7f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7f8:	68ba      	ldr	r2, [r7, #8]
 800d7fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800d7fe:	e01f      	b.n	800d840 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800d800:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d804:	2b02      	cmp	r3, #2
 800d806:	d004      	beq.n	800d812 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800d808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d80a:	68ba      	ldr	r2, [r7, #8]
 800d80c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800d810:	e016      	b.n	800d840 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800d812:	2300      	movs	r3, #0
 800d814:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800d816:	e013      	b.n	800d840 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800d818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d81a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d81e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d822:	d00c      	beq.n	800d83e <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800d824:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d828:	f383 8811 	msr	BASEPRI, r3
 800d82c:	f3bf 8f6f 	isb	sy
 800d830:	f3bf 8f4f 	dsb	sy
 800d834:	61bb      	str	r3, [r7, #24]
}
 800d836:	bf00      	nop
 800d838:	e7fe      	b.n	800d838 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800d83a:	bf00      	nop
 800d83c:	e000      	b.n	800d840 <xTaskGenericNotifyFromISR+0x104>
					break;
 800d83e:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800d840:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d844:	2b01      	cmp	r3, #1
 800d846:	d146      	bne.n	800d8d6 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800d848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d84a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d00a      	beq.n	800d866 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800d850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d854:	f383 8811 	msr	BASEPRI, r3
 800d858:	f3bf 8f6f 	isb	sy
 800d85c:	f3bf 8f4f 	dsb	sy
 800d860:	617b      	str	r3, [r7, #20]
}
 800d862:	bf00      	nop
 800d864:	e7fe      	b.n	800d864 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d866:	4b21      	ldr	r3, [pc, #132]	; (800d8ec <xTaskGenericNotifyFromISR+0x1b0>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d11d      	bne.n	800d8aa <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d870:	3304      	adds	r3, #4
 800d872:	4618      	mov	r0, r3
 800d874:	f7fd fdf0 	bl	800b458 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d87a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d87c:	4b1c      	ldr	r3, [pc, #112]	; (800d8f0 <xTaskGenericNotifyFromISR+0x1b4>)
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	429a      	cmp	r2, r3
 800d882:	d903      	bls.n	800d88c <xTaskGenericNotifyFromISR+0x150>
 800d884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d888:	4a19      	ldr	r2, [pc, #100]	; (800d8f0 <xTaskGenericNotifyFromISR+0x1b4>)
 800d88a:	6013      	str	r3, [r2, #0]
 800d88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d88e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d890:	4613      	mov	r3, r2
 800d892:	009b      	lsls	r3, r3, #2
 800d894:	4413      	add	r3, r2
 800d896:	009b      	lsls	r3, r3, #2
 800d898:	4a16      	ldr	r2, [pc, #88]	; (800d8f4 <xTaskGenericNotifyFromISR+0x1b8>)
 800d89a:	441a      	add	r2, r3
 800d89c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d89e:	3304      	adds	r3, #4
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	4610      	mov	r0, r2
 800d8a4:	f7fd fd7b 	bl	800b39e <vListInsertEnd>
 800d8a8:	e005      	b.n	800d8b6 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800d8aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8ac:	3318      	adds	r3, #24
 800d8ae:	4619      	mov	r1, r3
 800d8b0:	4811      	ldr	r0, [pc, #68]	; (800d8f8 <xTaskGenericNotifyFromISR+0x1bc>)
 800d8b2:	f7fd fd74 	bl	800b39e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8ba:	4b10      	ldr	r3, [pc, #64]	; (800d8fc <xTaskGenericNotifyFromISR+0x1c0>)
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8c0:	429a      	cmp	r2, r3
 800d8c2:	d908      	bls.n	800d8d6 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800d8c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d002      	beq.n	800d8d0 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800d8ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8cc:	2201      	movs	r2, #1
 800d8ce:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800d8d0:	4b0b      	ldr	r3, [pc, #44]	; (800d900 <xTaskGenericNotifyFromISR+0x1c4>)
 800d8d2:	2201      	movs	r2, #1
 800d8d4:	601a      	str	r2, [r3, #0]
 800d8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d8da:	693b      	ldr	r3, [r7, #16]
 800d8dc:	f383 8811 	msr	BASEPRI, r3
}
 800d8e0:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800d8e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	3738      	adds	r7, #56	; 0x38
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}
 800d8ec:	20001db4 	.word	0x20001db4
 800d8f0:	20001d94 	.word	0x20001d94
 800d8f4:	200018bc 	.word	0x200018bc
 800d8f8:	20001d4c 	.word	0x20001d4c
 800d8fc:	200018b8 	.word	0x200018b8
 800d900:	20001da0 	.word	0x20001da0

0800d904 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b084      	sub	sp, #16
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d90e:	4b21      	ldr	r3, [pc, #132]	; (800d994 <prvAddCurrentTaskToDelayedList+0x90>)
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d914:	4b20      	ldr	r3, [pc, #128]	; (800d998 <prvAddCurrentTaskToDelayedList+0x94>)
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	3304      	adds	r3, #4
 800d91a:	4618      	mov	r0, r3
 800d91c:	f7fd fd9c 	bl	800b458 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d926:	d10a      	bne.n	800d93e <prvAddCurrentTaskToDelayedList+0x3a>
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d007      	beq.n	800d93e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d92e:	4b1a      	ldr	r3, [pc, #104]	; (800d998 <prvAddCurrentTaskToDelayedList+0x94>)
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	3304      	adds	r3, #4
 800d934:	4619      	mov	r1, r3
 800d936:	4819      	ldr	r0, [pc, #100]	; (800d99c <prvAddCurrentTaskToDelayedList+0x98>)
 800d938:	f7fd fd31 	bl	800b39e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d93c:	e026      	b.n	800d98c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d93e:	68fa      	ldr	r2, [r7, #12]
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	4413      	add	r3, r2
 800d944:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d946:	4b14      	ldr	r3, [pc, #80]	; (800d998 <prvAddCurrentTaskToDelayedList+0x94>)
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	68ba      	ldr	r2, [r7, #8]
 800d94c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d94e:	68ba      	ldr	r2, [r7, #8]
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	429a      	cmp	r2, r3
 800d954:	d209      	bcs.n	800d96a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d956:	4b12      	ldr	r3, [pc, #72]	; (800d9a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d958:	681a      	ldr	r2, [r3, #0]
 800d95a:	4b0f      	ldr	r3, [pc, #60]	; (800d998 <prvAddCurrentTaskToDelayedList+0x94>)
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	3304      	adds	r3, #4
 800d960:	4619      	mov	r1, r3
 800d962:	4610      	mov	r0, r2
 800d964:	f7fd fd3f 	bl	800b3e6 <vListInsert>
}
 800d968:	e010      	b.n	800d98c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d96a:	4b0e      	ldr	r3, [pc, #56]	; (800d9a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d96c:	681a      	ldr	r2, [r3, #0]
 800d96e:	4b0a      	ldr	r3, [pc, #40]	; (800d998 <prvAddCurrentTaskToDelayedList+0x94>)
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	3304      	adds	r3, #4
 800d974:	4619      	mov	r1, r3
 800d976:	4610      	mov	r0, r2
 800d978:	f7fd fd35 	bl	800b3e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d97c:	4b0a      	ldr	r3, [pc, #40]	; (800d9a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	68ba      	ldr	r2, [r7, #8]
 800d982:	429a      	cmp	r2, r3
 800d984:	d202      	bcs.n	800d98c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d986:	4a08      	ldr	r2, [pc, #32]	; (800d9a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d988:	68bb      	ldr	r3, [r7, #8]
 800d98a:	6013      	str	r3, [r2, #0]
}
 800d98c:	bf00      	nop
 800d98e:	3710      	adds	r7, #16
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}
 800d994:	20001d90 	.word	0x20001d90
 800d998:	200018b8 	.word	0x200018b8
 800d99c:	20001d78 	.word	0x20001d78
 800d9a0:	20001d48 	.word	0x20001d48
 800d9a4:	20001d44 	.word	0x20001d44
 800d9a8:	20001dac 	.word	0x20001dac

0800d9ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b08a      	sub	sp, #40	; 0x28
 800d9b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d9b6:	f000 fba1 	bl	800e0fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d9ba:	4b1c      	ldr	r3, [pc, #112]	; (800da2c <xTimerCreateTimerTask+0x80>)
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d021      	beq.n	800da06 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d9ca:	1d3a      	adds	r2, r7, #4
 800d9cc:	f107 0108 	add.w	r1, r7, #8
 800d9d0:	f107 030c 	add.w	r3, r7, #12
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f7fd fc9b 	bl	800b310 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d9da:	6879      	ldr	r1, [r7, #4]
 800d9dc:	68bb      	ldr	r3, [r7, #8]
 800d9de:	68fa      	ldr	r2, [r7, #12]
 800d9e0:	9202      	str	r2, [sp, #8]
 800d9e2:	9301      	str	r3, [sp, #4]
 800d9e4:	2302      	movs	r3, #2
 800d9e6:	9300      	str	r3, [sp, #0]
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	460a      	mov	r2, r1
 800d9ec:	4910      	ldr	r1, [pc, #64]	; (800da30 <xTimerCreateTimerTask+0x84>)
 800d9ee:	4811      	ldr	r0, [pc, #68]	; (800da34 <xTimerCreateTimerTask+0x88>)
 800d9f0:	f7fe fd14 	bl	800c41c <xTaskCreateStatic>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	4a10      	ldr	r2, [pc, #64]	; (800da38 <xTimerCreateTimerTask+0x8c>)
 800d9f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d9fa:	4b0f      	ldr	r3, [pc, #60]	; (800da38 <xTimerCreateTimerTask+0x8c>)
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d001      	beq.n	800da06 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800da02:	2301      	movs	r3, #1
 800da04:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800da06:	697b      	ldr	r3, [r7, #20]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d10a      	bne.n	800da22 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800da0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da10:	f383 8811 	msr	BASEPRI, r3
 800da14:	f3bf 8f6f 	isb	sy
 800da18:	f3bf 8f4f 	dsb	sy
 800da1c:	613b      	str	r3, [r7, #16]
}
 800da1e:	bf00      	nop
 800da20:	e7fe      	b.n	800da20 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800da22:	697b      	ldr	r3, [r7, #20]
}
 800da24:	4618      	mov	r0, r3
 800da26:	3718      	adds	r7, #24
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}
 800da2c:	20001de8 	.word	0x20001de8
 800da30:	08013c20 	.word	0x08013c20
 800da34:	0800dca5 	.word	0x0800dca5
 800da38:	20001dec 	.word	0x20001dec

0800da3c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b088      	sub	sp, #32
 800da40:	af02      	add	r7, sp, #8
 800da42:	60f8      	str	r0, [r7, #12]
 800da44:	60b9      	str	r1, [r7, #8]
 800da46:	607a      	str	r2, [r7, #4]
 800da48:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800da4a:	202c      	movs	r0, #44	; 0x2c
 800da4c:	f000 fe04 	bl	800e658 <pvPortMalloc>
 800da50:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d00d      	beq.n	800da74 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800da58:	697b      	ldr	r3, [r7, #20]
 800da5a:	2200      	movs	r2, #0
 800da5c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800da60:	697b      	ldr	r3, [r7, #20]
 800da62:	9301      	str	r3, [sp, #4]
 800da64:	6a3b      	ldr	r3, [r7, #32]
 800da66:	9300      	str	r3, [sp, #0]
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	687a      	ldr	r2, [r7, #4]
 800da6c:	68b9      	ldr	r1, [r7, #8]
 800da6e:	68f8      	ldr	r0, [r7, #12]
 800da70:	f000 f843 	bl	800dafa <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800da74:	697b      	ldr	r3, [r7, #20]
	}
 800da76:	4618      	mov	r0, r3
 800da78:	3718      	adds	r7, #24
 800da7a:	46bd      	mov	sp, r7
 800da7c:	bd80      	pop	{r7, pc}

0800da7e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800da7e:	b580      	push	{r7, lr}
 800da80:	b08a      	sub	sp, #40	; 0x28
 800da82:	af02      	add	r7, sp, #8
 800da84:	60f8      	str	r0, [r7, #12]
 800da86:	60b9      	str	r1, [r7, #8]
 800da88:	607a      	str	r2, [r7, #4]
 800da8a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800da8c:	232c      	movs	r3, #44	; 0x2c
 800da8e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	2b2c      	cmp	r3, #44	; 0x2c
 800da94:	d00a      	beq.n	800daac <xTimerCreateStatic+0x2e>
	__asm volatile
 800da96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da9a:	f383 8811 	msr	BASEPRI, r3
 800da9e:	f3bf 8f6f 	isb	sy
 800daa2:	f3bf 8f4f 	dsb	sy
 800daa6:	61bb      	str	r3, [r7, #24]
}
 800daa8:	bf00      	nop
 800daaa:	e7fe      	b.n	800daaa <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800daac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800daae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d10a      	bne.n	800daca <xTimerCreateStatic+0x4c>
	__asm volatile
 800dab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dab8:	f383 8811 	msr	BASEPRI, r3
 800dabc:	f3bf 8f6f 	isb	sy
 800dac0:	f3bf 8f4f 	dsb	sy
 800dac4:	617b      	str	r3, [r7, #20]
}
 800dac6:	bf00      	nop
 800dac8:	e7fe      	b.n	800dac8 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800daca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dacc:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800dace:	69fb      	ldr	r3, [r7, #28]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d00d      	beq.n	800daf0 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800dad4:	69fb      	ldr	r3, [r7, #28]
 800dad6:	2202      	movs	r2, #2
 800dad8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800dadc:	69fb      	ldr	r3, [r7, #28]
 800dade:	9301      	str	r3, [sp, #4]
 800dae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dae2:	9300      	str	r3, [sp, #0]
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	687a      	ldr	r2, [r7, #4]
 800dae8:	68b9      	ldr	r1, [r7, #8]
 800daea:	68f8      	ldr	r0, [r7, #12]
 800daec:	f000 f805 	bl	800dafa <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800daf0:	69fb      	ldr	r3, [r7, #28]
	}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3720      	adds	r7, #32
 800daf6:	46bd      	mov	sp, r7
 800daf8:	bd80      	pop	{r7, pc}

0800dafa <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800dafa:	b580      	push	{r7, lr}
 800dafc:	b086      	sub	sp, #24
 800dafe:	af00      	add	r7, sp, #0
 800db00:	60f8      	str	r0, [r7, #12]
 800db02:	60b9      	str	r1, [r7, #8]
 800db04:	607a      	str	r2, [r7, #4]
 800db06:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d10a      	bne.n	800db24 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800db0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db12:	f383 8811 	msr	BASEPRI, r3
 800db16:	f3bf 8f6f 	isb	sy
 800db1a:	f3bf 8f4f 	dsb	sy
 800db1e:	617b      	str	r3, [r7, #20]
}
 800db20:	bf00      	nop
 800db22:	e7fe      	b.n	800db22 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800db24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db26:	2b00      	cmp	r3, #0
 800db28:	d01e      	beq.n	800db68 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800db2a:	f000 fae7 	bl	800e0fc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800db2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db30:	68fa      	ldr	r2, [r7, #12]
 800db32:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800db34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db36:	68ba      	ldr	r2, [r7, #8]
 800db38:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800db3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3c:	683a      	ldr	r2, [r7, #0]
 800db3e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800db40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db42:	6a3a      	ldr	r2, [r7, #32]
 800db44:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800db46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db48:	3304      	adds	r3, #4
 800db4a:	4618      	mov	r0, r3
 800db4c:	f7fd fc1a 	bl	800b384 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d008      	beq.n	800db68 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800db56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800db5c:	f043 0304 	orr.w	r3, r3, #4
 800db60:	b2da      	uxtb	r2, r3
 800db62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db64:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800db68:	bf00      	nop
 800db6a:	3718      	adds	r7, #24
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b08a      	sub	sp, #40	; 0x28
 800db74:	af00      	add	r7, sp, #0
 800db76:	60f8      	str	r0, [r7, #12]
 800db78:	60b9      	str	r1, [r7, #8]
 800db7a:	607a      	str	r2, [r7, #4]
 800db7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800db7e:	2300      	movs	r3, #0
 800db80:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d10a      	bne.n	800db9e <xTimerGenericCommand+0x2e>
	__asm volatile
 800db88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db8c:	f383 8811 	msr	BASEPRI, r3
 800db90:	f3bf 8f6f 	isb	sy
 800db94:	f3bf 8f4f 	dsb	sy
 800db98:	623b      	str	r3, [r7, #32]
}
 800db9a:	bf00      	nop
 800db9c:	e7fe      	b.n	800db9c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800db9e:	4b1a      	ldr	r3, [pc, #104]	; (800dc08 <xTimerGenericCommand+0x98>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d02a      	beq.n	800dbfc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dbb2:	68bb      	ldr	r3, [r7, #8]
 800dbb4:	2b05      	cmp	r3, #5
 800dbb6:	dc18      	bgt.n	800dbea <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800dbb8:	f7ff fb18 	bl	800d1ec <xTaskGetSchedulerState>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	2b02      	cmp	r3, #2
 800dbc0:	d109      	bne.n	800dbd6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800dbc2:	4b11      	ldr	r3, [pc, #68]	; (800dc08 <xTimerGenericCommand+0x98>)
 800dbc4:	6818      	ldr	r0, [r3, #0]
 800dbc6:	f107 0110 	add.w	r1, r7, #16
 800dbca:	2300      	movs	r3, #0
 800dbcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbce:	f7fd fecb 	bl	800b968 <xQueueGenericSend>
 800dbd2:	6278      	str	r0, [r7, #36]	; 0x24
 800dbd4:	e012      	b.n	800dbfc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800dbd6:	4b0c      	ldr	r3, [pc, #48]	; (800dc08 <xTimerGenericCommand+0x98>)
 800dbd8:	6818      	ldr	r0, [r3, #0]
 800dbda:	f107 0110 	add.w	r1, r7, #16
 800dbde:	2300      	movs	r3, #0
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	f7fd fec1 	bl	800b968 <xQueueGenericSend>
 800dbe6:	6278      	str	r0, [r7, #36]	; 0x24
 800dbe8:	e008      	b.n	800dbfc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800dbea:	4b07      	ldr	r3, [pc, #28]	; (800dc08 <xTimerGenericCommand+0x98>)
 800dbec:	6818      	ldr	r0, [r3, #0]
 800dbee:	f107 0110 	add.w	r1, r7, #16
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	683a      	ldr	r2, [r7, #0]
 800dbf6:	f7fd ffb5 	bl	800bb64 <xQueueGenericSendFromISR>
 800dbfa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800dbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3728      	adds	r7, #40	; 0x28
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}
 800dc06:	bf00      	nop
 800dc08:	20001de8 	.word	0x20001de8

0800dc0c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b088      	sub	sp, #32
 800dc10:	af02      	add	r7, sp, #8
 800dc12:	6078      	str	r0, [r7, #4]
 800dc14:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc16:	4b22      	ldr	r3, [pc, #136]	; (800dca0 <prvProcessExpiredTimer+0x94>)
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	68db      	ldr	r3, [r3, #12]
 800dc1c:	68db      	ldr	r3, [r3, #12]
 800dc1e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dc20:	697b      	ldr	r3, [r7, #20]
 800dc22:	3304      	adds	r3, #4
 800dc24:	4618      	mov	r0, r3
 800dc26:	f7fd fc17 	bl	800b458 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dc30:	f003 0304 	and.w	r3, r3, #4
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d022      	beq.n	800dc7e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800dc38:	697b      	ldr	r3, [r7, #20]
 800dc3a:	699a      	ldr	r2, [r3, #24]
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	18d1      	adds	r1, r2, r3
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	683a      	ldr	r2, [r7, #0]
 800dc44:	6978      	ldr	r0, [r7, #20]
 800dc46:	f000 f8d1 	bl	800ddec <prvInsertTimerInActiveList>
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d01f      	beq.n	800dc90 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dc50:	2300      	movs	r3, #0
 800dc52:	9300      	str	r3, [sp, #0]
 800dc54:	2300      	movs	r3, #0
 800dc56:	687a      	ldr	r2, [r7, #4]
 800dc58:	2100      	movs	r1, #0
 800dc5a:	6978      	ldr	r0, [r7, #20]
 800dc5c:	f7ff ff88 	bl	800db70 <xTimerGenericCommand>
 800dc60:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800dc62:	693b      	ldr	r3, [r7, #16]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d113      	bne.n	800dc90 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800dc68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc6c:	f383 8811 	msr	BASEPRI, r3
 800dc70:	f3bf 8f6f 	isb	sy
 800dc74:	f3bf 8f4f 	dsb	sy
 800dc78:	60fb      	str	r3, [r7, #12]
}
 800dc7a:	bf00      	nop
 800dc7c:	e7fe      	b.n	800dc7c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dc84:	f023 0301 	bic.w	r3, r3, #1
 800dc88:	b2da      	uxtb	r2, r3
 800dc8a:	697b      	ldr	r3, [r7, #20]
 800dc8c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	6a1b      	ldr	r3, [r3, #32]
 800dc94:	6978      	ldr	r0, [r7, #20]
 800dc96:	4798      	blx	r3
}
 800dc98:	bf00      	nop
 800dc9a:	3718      	adds	r7, #24
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bd80      	pop	{r7, pc}
 800dca0:	20001de0 	.word	0x20001de0

0800dca4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b084      	sub	sp, #16
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dcac:	f107 0308 	add.w	r3, r7, #8
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f000 f857 	bl	800dd64 <prvGetNextExpireTime>
 800dcb6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	4619      	mov	r1, r3
 800dcbc:	68f8      	ldr	r0, [r7, #12]
 800dcbe:	f000 f803 	bl	800dcc8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800dcc2:	f000 f8d5 	bl	800de70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dcc6:	e7f1      	b.n	800dcac <prvTimerTask+0x8>

0800dcc8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b084      	sub	sp, #16
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
 800dcd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800dcd2:	f7fe fe7d 	bl	800c9d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dcd6:	f107 0308 	add.w	r3, r7, #8
 800dcda:	4618      	mov	r0, r3
 800dcdc:	f000 f866 	bl	800ddac <prvSampleTimeNow>
 800dce0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800dce2:	68bb      	ldr	r3, [r7, #8]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d130      	bne.n	800dd4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d10a      	bne.n	800dd04 <prvProcessTimerOrBlockTask+0x3c>
 800dcee:	687a      	ldr	r2, [r7, #4]
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	429a      	cmp	r2, r3
 800dcf4:	d806      	bhi.n	800dd04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800dcf6:	f7fe fe79 	bl	800c9ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dcfa:	68f9      	ldr	r1, [r7, #12]
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f7ff ff85 	bl	800dc0c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800dd02:	e024      	b.n	800dd4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d008      	beq.n	800dd1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800dd0a:	4b13      	ldr	r3, [pc, #76]	; (800dd58 <prvProcessTimerOrBlockTask+0x90>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d101      	bne.n	800dd18 <prvProcessTimerOrBlockTask+0x50>
 800dd14:	2301      	movs	r3, #1
 800dd16:	e000      	b.n	800dd1a <prvProcessTimerOrBlockTask+0x52>
 800dd18:	2300      	movs	r3, #0
 800dd1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dd1c:	4b0f      	ldr	r3, [pc, #60]	; (800dd5c <prvProcessTimerOrBlockTask+0x94>)
 800dd1e:	6818      	ldr	r0, [r3, #0]
 800dd20:	687a      	ldr	r2, [r7, #4]
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	1ad3      	subs	r3, r2, r3
 800dd26:	683a      	ldr	r2, [r7, #0]
 800dd28:	4619      	mov	r1, r3
 800dd2a:	f7fe fb43 	bl	800c3b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800dd2e:	f7fe fe5d 	bl	800c9ec <xTaskResumeAll>
 800dd32:	4603      	mov	r3, r0
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d10a      	bne.n	800dd4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800dd38:	4b09      	ldr	r3, [pc, #36]	; (800dd60 <prvProcessTimerOrBlockTask+0x98>)
 800dd3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd3e:	601a      	str	r2, [r3, #0]
 800dd40:	f3bf 8f4f 	dsb	sy
 800dd44:	f3bf 8f6f 	isb	sy
}
 800dd48:	e001      	b.n	800dd4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800dd4a:	f7fe fe4f 	bl	800c9ec <xTaskResumeAll>
}
 800dd4e:	bf00      	nop
 800dd50:	3710      	adds	r7, #16
 800dd52:	46bd      	mov	sp, r7
 800dd54:	bd80      	pop	{r7, pc}
 800dd56:	bf00      	nop
 800dd58:	20001de4 	.word	0x20001de4
 800dd5c:	20001de8 	.word	0x20001de8
 800dd60:	e000ed04 	.word	0xe000ed04

0800dd64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800dd64:	b480      	push	{r7}
 800dd66:	b085      	sub	sp, #20
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800dd6c:	4b0e      	ldr	r3, [pc, #56]	; (800dda8 <prvGetNextExpireTime+0x44>)
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d101      	bne.n	800dd7a <prvGetNextExpireTime+0x16>
 800dd76:	2201      	movs	r2, #1
 800dd78:	e000      	b.n	800dd7c <prvGetNextExpireTime+0x18>
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d105      	bne.n	800dd94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dd88:	4b07      	ldr	r3, [pc, #28]	; (800dda8 <prvGetNextExpireTime+0x44>)
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	68db      	ldr	r3, [r3, #12]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	60fb      	str	r3, [r7, #12]
 800dd92:	e001      	b.n	800dd98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800dd94:	2300      	movs	r3, #0
 800dd96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800dd98:	68fb      	ldr	r3, [r7, #12]
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3714      	adds	r7, #20
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda4:	4770      	bx	lr
 800dda6:	bf00      	nop
 800dda8:	20001de0 	.word	0x20001de0

0800ddac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b084      	sub	sp, #16
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ddb4:	f7fe feb8 	bl	800cb28 <xTaskGetTickCount>
 800ddb8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ddba:	4b0b      	ldr	r3, [pc, #44]	; (800dde8 <prvSampleTimeNow+0x3c>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	68fa      	ldr	r2, [r7, #12]
 800ddc0:	429a      	cmp	r2, r3
 800ddc2:	d205      	bcs.n	800ddd0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ddc4:	f000 f936 	bl	800e034 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	2201      	movs	r2, #1
 800ddcc:	601a      	str	r2, [r3, #0]
 800ddce:	e002      	b.n	800ddd6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ddd6:	4a04      	ldr	r2, [pc, #16]	; (800dde8 <prvSampleTimeNow+0x3c>)
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800dddc:	68fb      	ldr	r3, [r7, #12]
}
 800ddde:	4618      	mov	r0, r3
 800dde0:	3710      	adds	r7, #16
 800dde2:	46bd      	mov	sp, r7
 800dde4:	bd80      	pop	{r7, pc}
 800dde6:	bf00      	nop
 800dde8:	20001df0 	.word	0x20001df0

0800ddec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b086      	sub	sp, #24
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	60f8      	str	r0, [r7, #12]
 800ddf4:	60b9      	str	r1, [r7, #8]
 800ddf6:	607a      	str	r2, [r7, #4]
 800ddf8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	68ba      	ldr	r2, [r7, #8]
 800de02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	68fa      	ldr	r2, [r7, #12]
 800de08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800de0a:	68ba      	ldr	r2, [r7, #8]
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	429a      	cmp	r2, r3
 800de10:	d812      	bhi.n	800de38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de12:	687a      	ldr	r2, [r7, #4]
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	1ad2      	subs	r2, r2, r3
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	699b      	ldr	r3, [r3, #24]
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d302      	bcc.n	800de26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800de20:	2301      	movs	r3, #1
 800de22:	617b      	str	r3, [r7, #20]
 800de24:	e01b      	b.n	800de5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800de26:	4b10      	ldr	r3, [pc, #64]	; (800de68 <prvInsertTimerInActiveList+0x7c>)
 800de28:	681a      	ldr	r2, [r3, #0]
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	3304      	adds	r3, #4
 800de2e:	4619      	mov	r1, r3
 800de30:	4610      	mov	r0, r2
 800de32:	f7fd fad8 	bl	800b3e6 <vListInsert>
 800de36:	e012      	b.n	800de5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800de38:	687a      	ldr	r2, [r7, #4]
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	429a      	cmp	r2, r3
 800de3e:	d206      	bcs.n	800de4e <prvInsertTimerInActiveList+0x62>
 800de40:	68ba      	ldr	r2, [r7, #8]
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	429a      	cmp	r2, r3
 800de46:	d302      	bcc.n	800de4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800de48:	2301      	movs	r3, #1
 800de4a:	617b      	str	r3, [r7, #20]
 800de4c:	e007      	b.n	800de5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800de4e:	4b07      	ldr	r3, [pc, #28]	; (800de6c <prvInsertTimerInActiveList+0x80>)
 800de50:	681a      	ldr	r2, [r3, #0]
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	3304      	adds	r3, #4
 800de56:	4619      	mov	r1, r3
 800de58:	4610      	mov	r0, r2
 800de5a:	f7fd fac4 	bl	800b3e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800de5e:	697b      	ldr	r3, [r7, #20]
}
 800de60:	4618      	mov	r0, r3
 800de62:	3718      	adds	r7, #24
 800de64:	46bd      	mov	sp, r7
 800de66:	bd80      	pop	{r7, pc}
 800de68:	20001de4 	.word	0x20001de4
 800de6c:	20001de0 	.word	0x20001de0

0800de70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b08e      	sub	sp, #56	; 0x38
 800de74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800de76:	e0ca      	b.n	800e00e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	da18      	bge.n	800deb0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800de7e:	1d3b      	adds	r3, r7, #4
 800de80:	3304      	adds	r3, #4
 800de82:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800de84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de86:	2b00      	cmp	r3, #0
 800de88:	d10a      	bne.n	800dea0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800de8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de8e:	f383 8811 	msr	BASEPRI, r3
 800de92:	f3bf 8f6f 	isb	sy
 800de96:	f3bf 8f4f 	dsb	sy
 800de9a:	61fb      	str	r3, [r7, #28]
}
 800de9c:	bf00      	nop
 800de9e:	e7fe      	b.n	800de9e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800dea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dea6:	6850      	ldr	r0, [r2, #4]
 800dea8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800deaa:	6892      	ldr	r2, [r2, #8]
 800deac:	4611      	mov	r1, r2
 800deae:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	f2c0 80aa 	blt.w	800e00c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800debc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800debe:	695b      	ldr	r3, [r3, #20]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d004      	beq.n	800dece <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dec6:	3304      	adds	r3, #4
 800dec8:	4618      	mov	r0, r3
 800deca:	f7fd fac5 	bl	800b458 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dece:	463b      	mov	r3, r7
 800ded0:	4618      	mov	r0, r3
 800ded2:	f7ff ff6b 	bl	800ddac <prvSampleTimeNow>
 800ded6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	2b09      	cmp	r3, #9
 800dedc:	f200 8097 	bhi.w	800e00e <prvProcessReceivedCommands+0x19e>
 800dee0:	a201      	add	r2, pc, #4	; (adr r2, 800dee8 <prvProcessReceivedCommands+0x78>)
 800dee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dee6:	bf00      	nop
 800dee8:	0800df11 	.word	0x0800df11
 800deec:	0800df11 	.word	0x0800df11
 800def0:	0800df11 	.word	0x0800df11
 800def4:	0800df85 	.word	0x0800df85
 800def8:	0800df99 	.word	0x0800df99
 800defc:	0800dfe3 	.word	0x0800dfe3
 800df00:	0800df11 	.word	0x0800df11
 800df04:	0800df11 	.word	0x0800df11
 800df08:	0800df85 	.word	0x0800df85
 800df0c:	0800df99 	.word	0x0800df99
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df16:	f043 0301 	orr.w	r3, r3, #1
 800df1a:	b2da      	uxtb	r2, r3
 800df1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800df22:	68ba      	ldr	r2, [r7, #8]
 800df24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df26:	699b      	ldr	r3, [r3, #24]
 800df28:	18d1      	adds	r1, r2, r3
 800df2a:	68bb      	ldr	r3, [r7, #8]
 800df2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800df30:	f7ff ff5c 	bl	800ddec <prvInsertTimerInActiveList>
 800df34:	4603      	mov	r3, r0
 800df36:	2b00      	cmp	r3, #0
 800df38:	d069      	beq.n	800e00e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800df3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df3c:	6a1b      	ldr	r3, [r3, #32]
 800df3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800df40:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800df42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df48:	f003 0304 	and.w	r3, r3, #4
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d05e      	beq.n	800e00e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800df50:	68ba      	ldr	r2, [r7, #8]
 800df52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df54:	699b      	ldr	r3, [r3, #24]
 800df56:	441a      	add	r2, r3
 800df58:	2300      	movs	r3, #0
 800df5a:	9300      	str	r3, [sp, #0]
 800df5c:	2300      	movs	r3, #0
 800df5e:	2100      	movs	r1, #0
 800df60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800df62:	f7ff fe05 	bl	800db70 <xTimerGenericCommand>
 800df66:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800df68:	6a3b      	ldr	r3, [r7, #32]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d14f      	bne.n	800e00e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800df6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df72:	f383 8811 	msr	BASEPRI, r3
 800df76:	f3bf 8f6f 	isb	sy
 800df7a:	f3bf 8f4f 	dsb	sy
 800df7e:	61bb      	str	r3, [r7, #24]
}
 800df80:	bf00      	nop
 800df82:	e7fe      	b.n	800df82 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df8a:	f023 0301 	bic.w	r3, r3, #1
 800df8e:	b2da      	uxtb	r2, r3
 800df90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800df96:	e03a      	b.n	800e00e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df9e:	f043 0301 	orr.w	r3, r3, #1
 800dfa2:	b2da      	uxtb	r2, r3
 800dfa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfa6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dfaa:	68ba      	ldr	r2, [r7, #8]
 800dfac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfae:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dfb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfb2:	699b      	ldr	r3, [r3, #24]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d10a      	bne.n	800dfce <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800dfb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfbc:	f383 8811 	msr	BASEPRI, r3
 800dfc0:	f3bf 8f6f 	isb	sy
 800dfc4:	f3bf 8f4f 	dsb	sy
 800dfc8:	617b      	str	r3, [r7, #20]
}
 800dfca:	bf00      	nop
 800dfcc:	e7fe      	b.n	800dfcc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800dfce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfd0:	699a      	ldr	r2, [r3, #24]
 800dfd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfd4:	18d1      	adds	r1, r2, r3
 800dfd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dfda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dfdc:	f7ff ff06 	bl	800ddec <prvInsertTimerInActiveList>
					break;
 800dfe0:	e015      	b.n	800e00e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800dfe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfe4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dfe8:	f003 0302 	and.w	r3, r3, #2
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d103      	bne.n	800dff8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800dff0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dff2:	f000 fbfd 	bl	800e7f0 <vPortFree>
 800dff6:	e00a      	b.n	800e00e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dffa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dffe:	f023 0301 	bic.w	r3, r3, #1
 800e002:	b2da      	uxtb	r2, r3
 800e004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e006:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e00a:	e000      	b.n	800e00e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e00c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e00e:	4b08      	ldr	r3, [pc, #32]	; (800e030 <prvProcessReceivedCommands+0x1c0>)
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	1d39      	adds	r1, r7, #4
 800e014:	2200      	movs	r2, #0
 800e016:	4618      	mov	r0, r3
 800e018:	f7fd fe40 	bl	800bc9c <xQueueReceive>
 800e01c:	4603      	mov	r3, r0
 800e01e:	2b00      	cmp	r3, #0
 800e020:	f47f af2a 	bne.w	800de78 <prvProcessReceivedCommands+0x8>
	}
}
 800e024:	bf00      	nop
 800e026:	bf00      	nop
 800e028:	3730      	adds	r7, #48	; 0x30
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bd80      	pop	{r7, pc}
 800e02e:	bf00      	nop
 800e030:	20001de8 	.word	0x20001de8

0800e034 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b088      	sub	sp, #32
 800e038:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e03a:	e048      	b.n	800e0ce <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e03c:	4b2d      	ldr	r3, [pc, #180]	; (800e0f4 <prvSwitchTimerLists+0xc0>)
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	68db      	ldr	r3, [r3, #12]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e046:	4b2b      	ldr	r3, [pc, #172]	; (800e0f4 <prvSwitchTimerLists+0xc0>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	68db      	ldr	r3, [r3, #12]
 800e04c:	68db      	ldr	r3, [r3, #12]
 800e04e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	3304      	adds	r3, #4
 800e054:	4618      	mov	r0, r3
 800e056:	f7fd f9ff 	bl	800b458 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	6a1b      	ldr	r3, [r3, #32]
 800e05e:	68f8      	ldr	r0, [r7, #12]
 800e060:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e068:	f003 0304 	and.w	r3, r3, #4
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d02e      	beq.n	800e0ce <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	699b      	ldr	r3, [r3, #24]
 800e074:	693a      	ldr	r2, [r7, #16]
 800e076:	4413      	add	r3, r2
 800e078:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e07a:	68ba      	ldr	r2, [r7, #8]
 800e07c:	693b      	ldr	r3, [r7, #16]
 800e07e:	429a      	cmp	r2, r3
 800e080:	d90e      	bls.n	800e0a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	68ba      	ldr	r2, [r7, #8]
 800e086:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	68fa      	ldr	r2, [r7, #12]
 800e08c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e08e:	4b19      	ldr	r3, [pc, #100]	; (800e0f4 <prvSwitchTimerLists+0xc0>)
 800e090:	681a      	ldr	r2, [r3, #0]
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	3304      	adds	r3, #4
 800e096:	4619      	mov	r1, r3
 800e098:	4610      	mov	r0, r2
 800e09a:	f7fd f9a4 	bl	800b3e6 <vListInsert>
 800e09e:	e016      	b.n	800e0ce <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	9300      	str	r3, [sp, #0]
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	693a      	ldr	r2, [r7, #16]
 800e0a8:	2100      	movs	r1, #0
 800e0aa:	68f8      	ldr	r0, [r7, #12]
 800e0ac:	f7ff fd60 	bl	800db70 <xTimerGenericCommand>
 800e0b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d10a      	bne.n	800e0ce <prvSwitchTimerLists+0x9a>
	__asm volatile
 800e0b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0bc:	f383 8811 	msr	BASEPRI, r3
 800e0c0:	f3bf 8f6f 	isb	sy
 800e0c4:	f3bf 8f4f 	dsb	sy
 800e0c8:	603b      	str	r3, [r7, #0]
}
 800e0ca:	bf00      	nop
 800e0cc:	e7fe      	b.n	800e0cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e0ce:	4b09      	ldr	r3, [pc, #36]	; (800e0f4 <prvSwitchTimerLists+0xc0>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d1b1      	bne.n	800e03c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e0d8:	4b06      	ldr	r3, [pc, #24]	; (800e0f4 <prvSwitchTimerLists+0xc0>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e0de:	4b06      	ldr	r3, [pc, #24]	; (800e0f8 <prvSwitchTimerLists+0xc4>)
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	4a04      	ldr	r2, [pc, #16]	; (800e0f4 <prvSwitchTimerLists+0xc0>)
 800e0e4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e0e6:	4a04      	ldr	r2, [pc, #16]	; (800e0f8 <prvSwitchTimerLists+0xc4>)
 800e0e8:	697b      	ldr	r3, [r7, #20]
 800e0ea:	6013      	str	r3, [r2, #0]
}
 800e0ec:	bf00      	nop
 800e0ee:	3718      	adds	r7, #24
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	bd80      	pop	{r7, pc}
 800e0f4:	20001de0 	.word	0x20001de0
 800e0f8:	20001de4 	.word	0x20001de4

0800e0fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b082      	sub	sp, #8
 800e100:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e102:	f000 f987 	bl	800e414 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e106:	4b15      	ldr	r3, [pc, #84]	; (800e15c <prvCheckForValidListAndQueue+0x60>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d120      	bne.n	800e150 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e10e:	4814      	ldr	r0, [pc, #80]	; (800e160 <prvCheckForValidListAndQueue+0x64>)
 800e110:	f7fd f918 	bl	800b344 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e114:	4813      	ldr	r0, [pc, #76]	; (800e164 <prvCheckForValidListAndQueue+0x68>)
 800e116:	f7fd f915 	bl	800b344 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e11a:	4b13      	ldr	r3, [pc, #76]	; (800e168 <prvCheckForValidListAndQueue+0x6c>)
 800e11c:	4a10      	ldr	r2, [pc, #64]	; (800e160 <prvCheckForValidListAndQueue+0x64>)
 800e11e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e120:	4b12      	ldr	r3, [pc, #72]	; (800e16c <prvCheckForValidListAndQueue+0x70>)
 800e122:	4a10      	ldr	r2, [pc, #64]	; (800e164 <prvCheckForValidListAndQueue+0x68>)
 800e124:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e126:	2300      	movs	r3, #0
 800e128:	9300      	str	r3, [sp, #0]
 800e12a:	4b11      	ldr	r3, [pc, #68]	; (800e170 <prvCheckForValidListAndQueue+0x74>)
 800e12c:	4a11      	ldr	r2, [pc, #68]	; (800e174 <prvCheckForValidListAndQueue+0x78>)
 800e12e:	2110      	movs	r1, #16
 800e130:	200a      	movs	r0, #10
 800e132:	f7fd fa23 	bl	800b57c <xQueueGenericCreateStatic>
 800e136:	4603      	mov	r3, r0
 800e138:	4a08      	ldr	r2, [pc, #32]	; (800e15c <prvCheckForValidListAndQueue+0x60>)
 800e13a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e13c:	4b07      	ldr	r3, [pc, #28]	; (800e15c <prvCheckForValidListAndQueue+0x60>)
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d005      	beq.n	800e150 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e144:	4b05      	ldr	r3, [pc, #20]	; (800e15c <prvCheckForValidListAndQueue+0x60>)
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	490b      	ldr	r1, [pc, #44]	; (800e178 <prvCheckForValidListAndQueue+0x7c>)
 800e14a:	4618      	mov	r0, r3
 800e14c:	f7fe f8de 	bl	800c30c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e150:	f000 f990 	bl	800e474 <vPortExitCritical>
}
 800e154:	bf00      	nop
 800e156:	46bd      	mov	sp, r7
 800e158:	bd80      	pop	{r7, pc}
 800e15a:	bf00      	nop
 800e15c:	20001de8 	.word	0x20001de8
 800e160:	20001db8 	.word	0x20001db8
 800e164:	20001dcc 	.word	0x20001dcc
 800e168:	20001de0 	.word	0x20001de0
 800e16c:	20001de4 	.word	0x20001de4
 800e170:	20001e94 	.word	0x20001e94
 800e174:	20001df4 	.word	0x20001df4
 800e178:	08013c28 	.word	0x08013c28

0800e17c <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b086      	sub	sp, #24
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d10a      	bne.n	800e1a4 <pvTimerGetTimerID+0x28>
	__asm volatile
 800e18e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e192:	f383 8811 	msr	BASEPRI, r3
 800e196:	f3bf 8f6f 	isb	sy
 800e19a:	f3bf 8f4f 	dsb	sy
 800e19e:	60fb      	str	r3, [r7, #12]
}
 800e1a0:	bf00      	nop
 800e1a2:	e7fe      	b.n	800e1a2 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800e1a4:	f000 f936 	bl	800e414 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	69db      	ldr	r3, [r3, #28]
 800e1ac:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800e1ae:	f000 f961 	bl	800e474 <vPortExitCritical>

	return pvReturn;
 800e1b2:	693b      	ldr	r3, [r7, #16]
}
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	3718      	adds	r7, #24
 800e1b8:	46bd      	mov	sp, r7
 800e1ba:	bd80      	pop	{r7, pc}

0800e1bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e1bc:	b480      	push	{r7}
 800e1be:	b085      	sub	sp, #20
 800e1c0:	af00      	add	r7, sp, #0
 800e1c2:	60f8      	str	r0, [r7, #12]
 800e1c4:	60b9      	str	r1, [r7, #8]
 800e1c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	3b04      	subs	r3, #4
 800e1cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e1d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	3b04      	subs	r3, #4
 800e1da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e1dc:	68bb      	ldr	r3, [r7, #8]
 800e1de:	f023 0201 	bic.w	r2, r3, #1
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	3b04      	subs	r3, #4
 800e1ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e1ec:	4a0c      	ldr	r2, [pc, #48]	; (800e220 <pxPortInitialiseStack+0x64>)
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	3b14      	subs	r3, #20
 800e1f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e1f8:	687a      	ldr	r2, [r7, #4]
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	3b04      	subs	r3, #4
 800e202:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	f06f 0202 	mvn.w	r2, #2
 800e20a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	3b20      	subs	r3, #32
 800e210:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e212:	68fb      	ldr	r3, [r7, #12]
}
 800e214:	4618      	mov	r0, r3
 800e216:	3714      	adds	r7, #20
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr
 800e220:	0800e225 	.word	0x0800e225

0800e224 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e224:	b480      	push	{r7}
 800e226:	b085      	sub	sp, #20
 800e228:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e22a:	2300      	movs	r3, #0
 800e22c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e22e:	4b12      	ldr	r3, [pc, #72]	; (800e278 <prvTaskExitError+0x54>)
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e236:	d00a      	beq.n	800e24e <prvTaskExitError+0x2a>
	__asm volatile
 800e238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e23c:	f383 8811 	msr	BASEPRI, r3
 800e240:	f3bf 8f6f 	isb	sy
 800e244:	f3bf 8f4f 	dsb	sy
 800e248:	60fb      	str	r3, [r7, #12]
}
 800e24a:	bf00      	nop
 800e24c:	e7fe      	b.n	800e24c <prvTaskExitError+0x28>
	__asm volatile
 800e24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e252:	f383 8811 	msr	BASEPRI, r3
 800e256:	f3bf 8f6f 	isb	sy
 800e25a:	f3bf 8f4f 	dsb	sy
 800e25e:	60bb      	str	r3, [r7, #8]
}
 800e260:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e262:	bf00      	nop
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d0fc      	beq.n	800e264 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e26a:	bf00      	nop
 800e26c:	bf00      	nop
 800e26e:	3714      	adds	r7, #20
 800e270:	46bd      	mov	sp, r7
 800e272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e276:	4770      	bx	lr
 800e278:	2000009c 	.word	0x2000009c
 800e27c:	00000000 	.word	0x00000000

0800e280 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e280:	4b07      	ldr	r3, [pc, #28]	; (800e2a0 <pxCurrentTCBConst2>)
 800e282:	6819      	ldr	r1, [r3, #0]
 800e284:	6808      	ldr	r0, [r1, #0]
 800e286:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e28a:	f380 8809 	msr	PSP, r0
 800e28e:	f3bf 8f6f 	isb	sy
 800e292:	f04f 0000 	mov.w	r0, #0
 800e296:	f380 8811 	msr	BASEPRI, r0
 800e29a:	4770      	bx	lr
 800e29c:	f3af 8000 	nop.w

0800e2a0 <pxCurrentTCBConst2>:
 800e2a0:	200018b8 	.word	0x200018b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e2a4:	bf00      	nop
 800e2a6:	bf00      	nop

0800e2a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e2a8:	4808      	ldr	r0, [pc, #32]	; (800e2cc <prvPortStartFirstTask+0x24>)
 800e2aa:	6800      	ldr	r0, [r0, #0]
 800e2ac:	6800      	ldr	r0, [r0, #0]
 800e2ae:	f380 8808 	msr	MSP, r0
 800e2b2:	f04f 0000 	mov.w	r0, #0
 800e2b6:	f380 8814 	msr	CONTROL, r0
 800e2ba:	b662      	cpsie	i
 800e2bc:	b661      	cpsie	f
 800e2be:	f3bf 8f4f 	dsb	sy
 800e2c2:	f3bf 8f6f 	isb	sy
 800e2c6:	df00      	svc	0
 800e2c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e2ca:	bf00      	nop
 800e2cc:	e000ed08 	.word	0xe000ed08

0800e2d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b086      	sub	sp, #24
 800e2d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e2d6:	4b46      	ldr	r3, [pc, #280]	; (800e3f0 <xPortStartScheduler+0x120>)
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	4a46      	ldr	r2, [pc, #280]	; (800e3f4 <xPortStartScheduler+0x124>)
 800e2dc:	4293      	cmp	r3, r2
 800e2de:	d10a      	bne.n	800e2f6 <xPortStartScheduler+0x26>
	__asm volatile
 800e2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2e4:	f383 8811 	msr	BASEPRI, r3
 800e2e8:	f3bf 8f6f 	isb	sy
 800e2ec:	f3bf 8f4f 	dsb	sy
 800e2f0:	613b      	str	r3, [r7, #16]
}
 800e2f2:	bf00      	nop
 800e2f4:	e7fe      	b.n	800e2f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e2f6:	4b3e      	ldr	r3, [pc, #248]	; (800e3f0 <xPortStartScheduler+0x120>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	4a3f      	ldr	r2, [pc, #252]	; (800e3f8 <xPortStartScheduler+0x128>)
 800e2fc:	4293      	cmp	r3, r2
 800e2fe:	d10a      	bne.n	800e316 <xPortStartScheduler+0x46>
	__asm volatile
 800e300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e304:	f383 8811 	msr	BASEPRI, r3
 800e308:	f3bf 8f6f 	isb	sy
 800e30c:	f3bf 8f4f 	dsb	sy
 800e310:	60fb      	str	r3, [r7, #12]
}
 800e312:	bf00      	nop
 800e314:	e7fe      	b.n	800e314 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e316:	4b39      	ldr	r3, [pc, #228]	; (800e3fc <xPortStartScheduler+0x12c>)
 800e318:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	781b      	ldrb	r3, [r3, #0]
 800e31e:	b2db      	uxtb	r3, r3
 800e320:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	22ff      	movs	r2, #255	; 0xff
 800e326:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e328:	697b      	ldr	r3, [r7, #20]
 800e32a:	781b      	ldrb	r3, [r3, #0]
 800e32c:	b2db      	uxtb	r3, r3
 800e32e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e330:	78fb      	ldrb	r3, [r7, #3]
 800e332:	b2db      	uxtb	r3, r3
 800e334:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e338:	b2da      	uxtb	r2, r3
 800e33a:	4b31      	ldr	r3, [pc, #196]	; (800e400 <xPortStartScheduler+0x130>)
 800e33c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e33e:	4b31      	ldr	r3, [pc, #196]	; (800e404 <xPortStartScheduler+0x134>)
 800e340:	2207      	movs	r2, #7
 800e342:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e344:	e009      	b.n	800e35a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800e346:	4b2f      	ldr	r3, [pc, #188]	; (800e404 <xPortStartScheduler+0x134>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	3b01      	subs	r3, #1
 800e34c:	4a2d      	ldr	r2, [pc, #180]	; (800e404 <xPortStartScheduler+0x134>)
 800e34e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e350:	78fb      	ldrb	r3, [r7, #3]
 800e352:	b2db      	uxtb	r3, r3
 800e354:	005b      	lsls	r3, r3, #1
 800e356:	b2db      	uxtb	r3, r3
 800e358:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e35a:	78fb      	ldrb	r3, [r7, #3]
 800e35c:	b2db      	uxtb	r3, r3
 800e35e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e362:	2b80      	cmp	r3, #128	; 0x80
 800e364:	d0ef      	beq.n	800e346 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e366:	4b27      	ldr	r3, [pc, #156]	; (800e404 <xPortStartScheduler+0x134>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	f1c3 0307 	rsb	r3, r3, #7
 800e36e:	2b04      	cmp	r3, #4
 800e370:	d00a      	beq.n	800e388 <xPortStartScheduler+0xb8>
	__asm volatile
 800e372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e376:	f383 8811 	msr	BASEPRI, r3
 800e37a:	f3bf 8f6f 	isb	sy
 800e37e:	f3bf 8f4f 	dsb	sy
 800e382:	60bb      	str	r3, [r7, #8]
}
 800e384:	bf00      	nop
 800e386:	e7fe      	b.n	800e386 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e388:	4b1e      	ldr	r3, [pc, #120]	; (800e404 <xPortStartScheduler+0x134>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	021b      	lsls	r3, r3, #8
 800e38e:	4a1d      	ldr	r2, [pc, #116]	; (800e404 <xPortStartScheduler+0x134>)
 800e390:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e392:	4b1c      	ldr	r3, [pc, #112]	; (800e404 <xPortStartScheduler+0x134>)
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e39a:	4a1a      	ldr	r2, [pc, #104]	; (800e404 <xPortStartScheduler+0x134>)
 800e39c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	b2da      	uxtb	r2, r3
 800e3a2:	697b      	ldr	r3, [r7, #20]
 800e3a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e3a6:	4b18      	ldr	r3, [pc, #96]	; (800e408 <xPortStartScheduler+0x138>)
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	4a17      	ldr	r2, [pc, #92]	; (800e408 <xPortStartScheduler+0x138>)
 800e3ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e3b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e3b2:	4b15      	ldr	r3, [pc, #84]	; (800e408 <xPortStartScheduler+0x138>)
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	4a14      	ldr	r2, [pc, #80]	; (800e408 <xPortStartScheduler+0x138>)
 800e3b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e3bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e3be:	f000 f8dd 	bl	800e57c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e3c2:	4b12      	ldr	r3, [pc, #72]	; (800e40c <xPortStartScheduler+0x13c>)
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e3c8:	f000 f8fc 	bl	800e5c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e3cc:	4b10      	ldr	r3, [pc, #64]	; (800e410 <xPortStartScheduler+0x140>)
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	4a0f      	ldr	r2, [pc, #60]	; (800e410 <xPortStartScheduler+0x140>)
 800e3d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e3d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e3d8:	f7ff ff66 	bl	800e2a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e3dc:	f7fe fc80 	bl	800cce0 <vTaskSwitchContext>
	prvTaskExitError();
 800e3e0:	f7ff ff20 	bl	800e224 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e3e4:	2300      	movs	r3, #0
}
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	3718      	adds	r7, #24
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	bd80      	pop	{r7, pc}
 800e3ee:	bf00      	nop
 800e3f0:	e000ed00 	.word	0xe000ed00
 800e3f4:	410fc271 	.word	0x410fc271
 800e3f8:	410fc270 	.word	0x410fc270
 800e3fc:	e000e400 	.word	0xe000e400
 800e400:	20001ee4 	.word	0x20001ee4
 800e404:	20001ee8 	.word	0x20001ee8
 800e408:	e000ed20 	.word	0xe000ed20
 800e40c:	2000009c 	.word	0x2000009c
 800e410:	e000ef34 	.word	0xe000ef34

0800e414 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e414:	b480      	push	{r7}
 800e416:	b083      	sub	sp, #12
 800e418:	af00      	add	r7, sp, #0
	__asm volatile
 800e41a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e41e:	f383 8811 	msr	BASEPRI, r3
 800e422:	f3bf 8f6f 	isb	sy
 800e426:	f3bf 8f4f 	dsb	sy
 800e42a:	607b      	str	r3, [r7, #4]
}
 800e42c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e42e:	4b0f      	ldr	r3, [pc, #60]	; (800e46c <vPortEnterCritical+0x58>)
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	3301      	adds	r3, #1
 800e434:	4a0d      	ldr	r2, [pc, #52]	; (800e46c <vPortEnterCritical+0x58>)
 800e436:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e438:	4b0c      	ldr	r3, [pc, #48]	; (800e46c <vPortEnterCritical+0x58>)
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	2b01      	cmp	r3, #1
 800e43e:	d10f      	bne.n	800e460 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e440:	4b0b      	ldr	r3, [pc, #44]	; (800e470 <vPortEnterCritical+0x5c>)
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	b2db      	uxtb	r3, r3
 800e446:	2b00      	cmp	r3, #0
 800e448:	d00a      	beq.n	800e460 <vPortEnterCritical+0x4c>
	__asm volatile
 800e44a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e44e:	f383 8811 	msr	BASEPRI, r3
 800e452:	f3bf 8f6f 	isb	sy
 800e456:	f3bf 8f4f 	dsb	sy
 800e45a:	603b      	str	r3, [r7, #0]
}
 800e45c:	bf00      	nop
 800e45e:	e7fe      	b.n	800e45e <vPortEnterCritical+0x4a>
	}
}
 800e460:	bf00      	nop
 800e462:	370c      	adds	r7, #12
 800e464:	46bd      	mov	sp, r7
 800e466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46a:	4770      	bx	lr
 800e46c:	2000009c 	.word	0x2000009c
 800e470:	e000ed04 	.word	0xe000ed04

0800e474 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e474:	b480      	push	{r7}
 800e476:	b083      	sub	sp, #12
 800e478:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e47a:	4b12      	ldr	r3, [pc, #72]	; (800e4c4 <vPortExitCritical+0x50>)
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d10a      	bne.n	800e498 <vPortExitCritical+0x24>
	__asm volatile
 800e482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e486:	f383 8811 	msr	BASEPRI, r3
 800e48a:	f3bf 8f6f 	isb	sy
 800e48e:	f3bf 8f4f 	dsb	sy
 800e492:	607b      	str	r3, [r7, #4]
}
 800e494:	bf00      	nop
 800e496:	e7fe      	b.n	800e496 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e498:	4b0a      	ldr	r3, [pc, #40]	; (800e4c4 <vPortExitCritical+0x50>)
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	3b01      	subs	r3, #1
 800e49e:	4a09      	ldr	r2, [pc, #36]	; (800e4c4 <vPortExitCritical+0x50>)
 800e4a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e4a2:	4b08      	ldr	r3, [pc, #32]	; (800e4c4 <vPortExitCritical+0x50>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d105      	bne.n	800e4b6 <vPortExitCritical+0x42>
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	f383 8811 	msr	BASEPRI, r3
}
 800e4b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e4b6:	bf00      	nop
 800e4b8:	370c      	adds	r7, #12
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c0:	4770      	bx	lr
 800e4c2:	bf00      	nop
 800e4c4:	2000009c 	.word	0x2000009c
	...

0800e4d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e4d0:	f3ef 8009 	mrs	r0, PSP
 800e4d4:	f3bf 8f6f 	isb	sy
 800e4d8:	4b15      	ldr	r3, [pc, #84]	; (800e530 <pxCurrentTCBConst>)
 800e4da:	681a      	ldr	r2, [r3, #0]
 800e4dc:	f01e 0f10 	tst.w	lr, #16
 800e4e0:	bf08      	it	eq
 800e4e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e4e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4ea:	6010      	str	r0, [r2, #0]
 800e4ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e4f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e4f4:	f380 8811 	msr	BASEPRI, r0
 800e4f8:	f3bf 8f4f 	dsb	sy
 800e4fc:	f3bf 8f6f 	isb	sy
 800e500:	f7fe fbee 	bl	800cce0 <vTaskSwitchContext>
 800e504:	f04f 0000 	mov.w	r0, #0
 800e508:	f380 8811 	msr	BASEPRI, r0
 800e50c:	bc09      	pop	{r0, r3}
 800e50e:	6819      	ldr	r1, [r3, #0]
 800e510:	6808      	ldr	r0, [r1, #0]
 800e512:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e516:	f01e 0f10 	tst.w	lr, #16
 800e51a:	bf08      	it	eq
 800e51c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e520:	f380 8809 	msr	PSP, r0
 800e524:	f3bf 8f6f 	isb	sy
 800e528:	4770      	bx	lr
 800e52a:	bf00      	nop
 800e52c:	f3af 8000 	nop.w

0800e530 <pxCurrentTCBConst>:
 800e530:	200018b8 	.word	0x200018b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e534:	bf00      	nop
 800e536:	bf00      	nop

0800e538 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b082      	sub	sp, #8
 800e53c:	af00      	add	r7, sp, #0
	__asm volatile
 800e53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e542:	f383 8811 	msr	BASEPRI, r3
 800e546:	f3bf 8f6f 	isb	sy
 800e54a:	f3bf 8f4f 	dsb	sy
 800e54e:	607b      	str	r3, [r7, #4]
}
 800e550:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e552:	f7fe fb0b 	bl	800cb6c <xTaskIncrementTick>
 800e556:	4603      	mov	r3, r0
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d003      	beq.n	800e564 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e55c:	4b06      	ldr	r3, [pc, #24]	; (800e578 <xPortSysTickHandler+0x40>)
 800e55e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e562:	601a      	str	r2, [r3, #0]
 800e564:	2300      	movs	r3, #0
 800e566:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	f383 8811 	msr	BASEPRI, r3
}
 800e56e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e570:	bf00      	nop
 800e572:	3708      	adds	r7, #8
 800e574:	46bd      	mov	sp, r7
 800e576:	bd80      	pop	{r7, pc}
 800e578:	e000ed04 	.word	0xe000ed04

0800e57c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e57c:	b480      	push	{r7}
 800e57e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e580:	4b0b      	ldr	r3, [pc, #44]	; (800e5b0 <vPortSetupTimerInterrupt+0x34>)
 800e582:	2200      	movs	r2, #0
 800e584:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e586:	4b0b      	ldr	r3, [pc, #44]	; (800e5b4 <vPortSetupTimerInterrupt+0x38>)
 800e588:	2200      	movs	r2, #0
 800e58a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e58c:	4b0a      	ldr	r3, [pc, #40]	; (800e5b8 <vPortSetupTimerInterrupt+0x3c>)
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	4a0a      	ldr	r2, [pc, #40]	; (800e5bc <vPortSetupTimerInterrupt+0x40>)
 800e592:	fba2 2303 	umull	r2, r3, r2, r3
 800e596:	099b      	lsrs	r3, r3, #6
 800e598:	4a09      	ldr	r2, [pc, #36]	; (800e5c0 <vPortSetupTimerInterrupt+0x44>)
 800e59a:	3b01      	subs	r3, #1
 800e59c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e59e:	4b04      	ldr	r3, [pc, #16]	; (800e5b0 <vPortSetupTimerInterrupt+0x34>)
 800e5a0:	2207      	movs	r2, #7
 800e5a2:	601a      	str	r2, [r3, #0]
}
 800e5a4:	bf00      	nop
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ac:	4770      	bx	lr
 800e5ae:	bf00      	nop
 800e5b0:	e000e010 	.word	0xe000e010
 800e5b4:	e000e018 	.word	0xe000e018
 800e5b8:	20000090 	.word	0x20000090
 800e5bc:	10624dd3 	.word	0x10624dd3
 800e5c0:	e000e014 	.word	0xe000e014

0800e5c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e5c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e5d4 <vPortEnableVFP+0x10>
 800e5c8:	6801      	ldr	r1, [r0, #0]
 800e5ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e5ce:	6001      	str	r1, [r0, #0]
 800e5d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e5d2:	bf00      	nop
 800e5d4:	e000ed88 	.word	0xe000ed88

0800e5d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e5d8:	b480      	push	{r7}
 800e5da:	b085      	sub	sp, #20
 800e5dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e5de:	f3ef 8305 	mrs	r3, IPSR
 800e5e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	2b0f      	cmp	r3, #15
 800e5e8:	d914      	bls.n	800e614 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e5ea:	4a17      	ldr	r2, [pc, #92]	; (800e648 <vPortValidateInterruptPriority+0x70>)
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	4413      	add	r3, r2
 800e5f0:	781b      	ldrb	r3, [r3, #0]
 800e5f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e5f4:	4b15      	ldr	r3, [pc, #84]	; (800e64c <vPortValidateInterruptPriority+0x74>)
 800e5f6:	781b      	ldrb	r3, [r3, #0]
 800e5f8:	7afa      	ldrb	r2, [r7, #11]
 800e5fa:	429a      	cmp	r2, r3
 800e5fc:	d20a      	bcs.n	800e614 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e602:	f383 8811 	msr	BASEPRI, r3
 800e606:	f3bf 8f6f 	isb	sy
 800e60a:	f3bf 8f4f 	dsb	sy
 800e60e:	607b      	str	r3, [r7, #4]
}
 800e610:	bf00      	nop
 800e612:	e7fe      	b.n	800e612 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e614:	4b0e      	ldr	r3, [pc, #56]	; (800e650 <vPortValidateInterruptPriority+0x78>)
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e61c:	4b0d      	ldr	r3, [pc, #52]	; (800e654 <vPortValidateInterruptPriority+0x7c>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	429a      	cmp	r2, r3
 800e622:	d90a      	bls.n	800e63a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e628:	f383 8811 	msr	BASEPRI, r3
 800e62c:	f3bf 8f6f 	isb	sy
 800e630:	f3bf 8f4f 	dsb	sy
 800e634:	603b      	str	r3, [r7, #0]
}
 800e636:	bf00      	nop
 800e638:	e7fe      	b.n	800e638 <vPortValidateInterruptPriority+0x60>
	}
 800e63a:	bf00      	nop
 800e63c:	3714      	adds	r7, #20
 800e63e:	46bd      	mov	sp, r7
 800e640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e644:	4770      	bx	lr
 800e646:	bf00      	nop
 800e648:	e000e3f0 	.word	0xe000e3f0
 800e64c:	20001ee4 	.word	0x20001ee4
 800e650:	e000ed0c 	.word	0xe000ed0c
 800e654:	20001ee8 	.word	0x20001ee8

0800e658 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b08a      	sub	sp, #40	; 0x28
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e660:	2300      	movs	r3, #0
 800e662:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e664:	f7fe f9b4 	bl	800c9d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e668:	4b5b      	ldr	r3, [pc, #364]	; (800e7d8 <pvPortMalloc+0x180>)
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d101      	bne.n	800e674 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e670:	f000 f920 	bl	800e8b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e674:	4b59      	ldr	r3, [pc, #356]	; (800e7dc <pvPortMalloc+0x184>)
 800e676:	681a      	ldr	r2, [r3, #0]
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	4013      	ands	r3, r2
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	f040 8093 	bne.w	800e7a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d01d      	beq.n	800e6c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e688:	2208      	movs	r2, #8
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	4413      	add	r3, r2
 800e68e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f003 0307 	and.w	r3, r3, #7
 800e696:	2b00      	cmp	r3, #0
 800e698:	d014      	beq.n	800e6c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	f023 0307 	bic.w	r3, r3, #7
 800e6a0:	3308      	adds	r3, #8
 800e6a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f003 0307 	and.w	r3, r3, #7
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d00a      	beq.n	800e6c4 <pvPortMalloc+0x6c>
	__asm volatile
 800e6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6b2:	f383 8811 	msr	BASEPRI, r3
 800e6b6:	f3bf 8f6f 	isb	sy
 800e6ba:	f3bf 8f4f 	dsb	sy
 800e6be:	617b      	str	r3, [r7, #20]
}
 800e6c0:	bf00      	nop
 800e6c2:	e7fe      	b.n	800e6c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d06e      	beq.n	800e7a8 <pvPortMalloc+0x150>
 800e6ca:	4b45      	ldr	r3, [pc, #276]	; (800e7e0 <pvPortMalloc+0x188>)
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	687a      	ldr	r2, [r7, #4]
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	d869      	bhi.n	800e7a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e6d4:	4b43      	ldr	r3, [pc, #268]	; (800e7e4 <pvPortMalloc+0x18c>)
 800e6d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e6d8:	4b42      	ldr	r3, [pc, #264]	; (800e7e4 <pvPortMalloc+0x18c>)
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6de:	e004      	b.n	800e6ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6ec:	685b      	ldr	r3, [r3, #4]
 800e6ee:	687a      	ldr	r2, [r7, #4]
 800e6f0:	429a      	cmp	r2, r3
 800e6f2:	d903      	bls.n	800e6fc <pvPortMalloc+0xa4>
 800e6f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d1f1      	bne.n	800e6e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e6fc:	4b36      	ldr	r3, [pc, #216]	; (800e7d8 <pvPortMalloc+0x180>)
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e702:	429a      	cmp	r2, r3
 800e704:	d050      	beq.n	800e7a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e706:	6a3b      	ldr	r3, [r7, #32]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	2208      	movs	r2, #8
 800e70c:	4413      	add	r3, r2
 800e70e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e712:	681a      	ldr	r2, [r3, #0]
 800e714:	6a3b      	ldr	r3, [r7, #32]
 800e716:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e71a:	685a      	ldr	r2, [r3, #4]
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	1ad2      	subs	r2, r2, r3
 800e720:	2308      	movs	r3, #8
 800e722:	005b      	lsls	r3, r3, #1
 800e724:	429a      	cmp	r2, r3
 800e726:	d91f      	bls.n	800e768 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e728:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	4413      	add	r3, r2
 800e72e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e730:	69bb      	ldr	r3, [r7, #24]
 800e732:	f003 0307 	and.w	r3, r3, #7
 800e736:	2b00      	cmp	r3, #0
 800e738:	d00a      	beq.n	800e750 <pvPortMalloc+0xf8>
	__asm volatile
 800e73a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e73e:	f383 8811 	msr	BASEPRI, r3
 800e742:	f3bf 8f6f 	isb	sy
 800e746:	f3bf 8f4f 	dsb	sy
 800e74a:	613b      	str	r3, [r7, #16]
}
 800e74c:	bf00      	nop
 800e74e:	e7fe      	b.n	800e74e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e752:	685a      	ldr	r2, [r3, #4]
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	1ad2      	subs	r2, r2, r3
 800e758:	69bb      	ldr	r3, [r7, #24]
 800e75a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e75c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e75e:	687a      	ldr	r2, [r7, #4]
 800e760:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e762:	69b8      	ldr	r0, [r7, #24]
 800e764:	f000 f908 	bl	800e978 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e768:	4b1d      	ldr	r3, [pc, #116]	; (800e7e0 <pvPortMalloc+0x188>)
 800e76a:	681a      	ldr	r2, [r3, #0]
 800e76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e76e:	685b      	ldr	r3, [r3, #4]
 800e770:	1ad3      	subs	r3, r2, r3
 800e772:	4a1b      	ldr	r2, [pc, #108]	; (800e7e0 <pvPortMalloc+0x188>)
 800e774:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e776:	4b1a      	ldr	r3, [pc, #104]	; (800e7e0 <pvPortMalloc+0x188>)
 800e778:	681a      	ldr	r2, [r3, #0]
 800e77a:	4b1b      	ldr	r3, [pc, #108]	; (800e7e8 <pvPortMalloc+0x190>)
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	429a      	cmp	r2, r3
 800e780:	d203      	bcs.n	800e78a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e782:	4b17      	ldr	r3, [pc, #92]	; (800e7e0 <pvPortMalloc+0x188>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	4a18      	ldr	r2, [pc, #96]	; (800e7e8 <pvPortMalloc+0x190>)
 800e788:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e78c:	685a      	ldr	r2, [r3, #4]
 800e78e:	4b13      	ldr	r3, [pc, #76]	; (800e7dc <pvPortMalloc+0x184>)
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	431a      	orrs	r2, r3
 800e794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e796:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e79a:	2200      	movs	r2, #0
 800e79c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e79e:	4b13      	ldr	r3, [pc, #76]	; (800e7ec <pvPortMalloc+0x194>)
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	4a11      	ldr	r2, [pc, #68]	; (800e7ec <pvPortMalloc+0x194>)
 800e7a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e7a8:	f7fe f920 	bl	800c9ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e7ac:	69fb      	ldr	r3, [r7, #28]
 800e7ae:	f003 0307 	and.w	r3, r3, #7
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d00a      	beq.n	800e7cc <pvPortMalloc+0x174>
	__asm volatile
 800e7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7ba:	f383 8811 	msr	BASEPRI, r3
 800e7be:	f3bf 8f6f 	isb	sy
 800e7c2:	f3bf 8f4f 	dsb	sy
 800e7c6:	60fb      	str	r3, [r7, #12]
}
 800e7c8:	bf00      	nop
 800e7ca:	e7fe      	b.n	800e7ca <pvPortMalloc+0x172>
	return pvReturn;
 800e7cc:	69fb      	ldr	r3, [r7, #28]
}
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	3728      	adds	r7, #40	; 0x28
 800e7d2:	46bd      	mov	sp, r7
 800e7d4:	bd80      	pop	{r7, pc}
 800e7d6:	bf00      	nop
 800e7d8:	20005af4 	.word	0x20005af4
 800e7dc:	20005b08 	.word	0x20005b08
 800e7e0:	20005af8 	.word	0x20005af8
 800e7e4:	20005aec 	.word	0x20005aec
 800e7e8:	20005afc 	.word	0x20005afc
 800e7ec:	20005b00 	.word	0x20005b00

0800e7f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b086      	sub	sp, #24
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d04d      	beq.n	800e89e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e802:	2308      	movs	r3, #8
 800e804:	425b      	negs	r3, r3
 800e806:	697a      	ldr	r2, [r7, #20]
 800e808:	4413      	add	r3, r2
 800e80a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	685a      	ldr	r2, [r3, #4]
 800e814:	4b24      	ldr	r3, [pc, #144]	; (800e8a8 <vPortFree+0xb8>)
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	4013      	ands	r3, r2
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d10a      	bne.n	800e834 <vPortFree+0x44>
	__asm volatile
 800e81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e822:	f383 8811 	msr	BASEPRI, r3
 800e826:	f3bf 8f6f 	isb	sy
 800e82a:	f3bf 8f4f 	dsb	sy
 800e82e:	60fb      	str	r3, [r7, #12]
}
 800e830:	bf00      	nop
 800e832:	e7fe      	b.n	800e832 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e834:	693b      	ldr	r3, [r7, #16]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d00a      	beq.n	800e852 <vPortFree+0x62>
	__asm volatile
 800e83c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e840:	f383 8811 	msr	BASEPRI, r3
 800e844:	f3bf 8f6f 	isb	sy
 800e848:	f3bf 8f4f 	dsb	sy
 800e84c:	60bb      	str	r3, [r7, #8]
}
 800e84e:	bf00      	nop
 800e850:	e7fe      	b.n	800e850 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e852:	693b      	ldr	r3, [r7, #16]
 800e854:	685a      	ldr	r2, [r3, #4]
 800e856:	4b14      	ldr	r3, [pc, #80]	; (800e8a8 <vPortFree+0xb8>)
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	4013      	ands	r3, r2
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d01e      	beq.n	800e89e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e860:	693b      	ldr	r3, [r7, #16]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d11a      	bne.n	800e89e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e868:	693b      	ldr	r3, [r7, #16]
 800e86a:	685a      	ldr	r2, [r3, #4]
 800e86c:	4b0e      	ldr	r3, [pc, #56]	; (800e8a8 <vPortFree+0xb8>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	43db      	mvns	r3, r3
 800e872:	401a      	ands	r2, r3
 800e874:	693b      	ldr	r3, [r7, #16]
 800e876:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e878:	f7fe f8aa 	bl	800c9d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e87c:	693b      	ldr	r3, [r7, #16]
 800e87e:	685a      	ldr	r2, [r3, #4]
 800e880:	4b0a      	ldr	r3, [pc, #40]	; (800e8ac <vPortFree+0xbc>)
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	4413      	add	r3, r2
 800e886:	4a09      	ldr	r2, [pc, #36]	; (800e8ac <vPortFree+0xbc>)
 800e888:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e88a:	6938      	ldr	r0, [r7, #16]
 800e88c:	f000 f874 	bl	800e978 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e890:	4b07      	ldr	r3, [pc, #28]	; (800e8b0 <vPortFree+0xc0>)
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	3301      	adds	r3, #1
 800e896:	4a06      	ldr	r2, [pc, #24]	; (800e8b0 <vPortFree+0xc0>)
 800e898:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e89a:	f7fe f8a7 	bl	800c9ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e89e:	bf00      	nop
 800e8a0:	3718      	adds	r7, #24
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bd80      	pop	{r7, pc}
 800e8a6:	bf00      	nop
 800e8a8:	20005b08 	.word	0x20005b08
 800e8ac:	20005af8 	.word	0x20005af8
 800e8b0:	20005b04 	.word	0x20005b04

0800e8b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e8b4:	b480      	push	{r7}
 800e8b6:	b085      	sub	sp, #20
 800e8b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e8ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e8be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e8c0:	4b27      	ldr	r3, [pc, #156]	; (800e960 <prvHeapInit+0xac>)
 800e8c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	f003 0307 	and.w	r3, r3, #7
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d00c      	beq.n	800e8e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	3307      	adds	r3, #7
 800e8d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	f023 0307 	bic.w	r3, r3, #7
 800e8da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e8dc:	68ba      	ldr	r2, [r7, #8]
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	1ad3      	subs	r3, r2, r3
 800e8e2:	4a1f      	ldr	r2, [pc, #124]	; (800e960 <prvHeapInit+0xac>)
 800e8e4:	4413      	add	r3, r2
 800e8e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e8ec:	4a1d      	ldr	r2, [pc, #116]	; (800e964 <prvHeapInit+0xb0>)
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e8f2:	4b1c      	ldr	r3, [pc, #112]	; (800e964 <prvHeapInit+0xb0>)
 800e8f4:	2200      	movs	r2, #0
 800e8f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	68ba      	ldr	r2, [r7, #8]
 800e8fc:	4413      	add	r3, r2
 800e8fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e900:	2208      	movs	r2, #8
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	1a9b      	subs	r3, r3, r2
 800e906:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	f023 0307 	bic.w	r3, r3, #7
 800e90e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	4a15      	ldr	r2, [pc, #84]	; (800e968 <prvHeapInit+0xb4>)
 800e914:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e916:	4b14      	ldr	r3, [pc, #80]	; (800e968 <prvHeapInit+0xb4>)
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	2200      	movs	r2, #0
 800e91c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e91e:	4b12      	ldr	r3, [pc, #72]	; (800e968 <prvHeapInit+0xb4>)
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	2200      	movs	r2, #0
 800e924:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	68fa      	ldr	r2, [r7, #12]
 800e92e:	1ad2      	subs	r2, r2, r3
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e934:	4b0c      	ldr	r3, [pc, #48]	; (800e968 <prvHeapInit+0xb4>)
 800e936:	681a      	ldr	r2, [r3, #0]
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e93c:	683b      	ldr	r3, [r7, #0]
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	4a0a      	ldr	r2, [pc, #40]	; (800e96c <prvHeapInit+0xb8>)
 800e942:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	685b      	ldr	r3, [r3, #4]
 800e948:	4a09      	ldr	r2, [pc, #36]	; (800e970 <prvHeapInit+0xbc>)
 800e94a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e94c:	4b09      	ldr	r3, [pc, #36]	; (800e974 <prvHeapInit+0xc0>)
 800e94e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e952:	601a      	str	r2, [r3, #0]
}
 800e954:	bf00      	nop
 800e956:	3714      	adds	r7, #20
 800e958:	46bd      	mov	sp, r7
 800e95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95e:	4770      	bx	lr
 800e960:	20001eec 	.word	0x20001eec
 800e964:	20005aec 	.word	0x20005aec
 800e968:	20005af4 	.word	0x20005af4
 800e96c:	20005afc 	.word	0x20005afc
 800e970:	20005af8 	.word	0x20005af8
 800e974:	20005b08 	.word	0x20005b08

0800e978 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e978:	b480      	push	{r7}
 800e97a:	b085      	sub	sp, #20
 800e97c:	af00      	add	r7, sp, #0
 800e97e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e980:	4b28      	ldr	r3, [pc, #160]	; (800ea24 <prvInsertBlockIntoFreeList+0xac>)
 800e982:	60fb      	str	r3, [r7, #12]
 800e984:	e002      	b.n	800e98c <prvInsertBlockIntoFreeList+0x14>
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	60fb      	str	r3, [r7, #12]
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	687a      	ldr	r2, [r7, #4]
 800e992:	429a      	cmp	r2, r3
 800e994:	d8f7      	bhi.n	800e986 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	685b      	ldr	r3, [r3, #4]
 800e99e:	68ba      	ldr	r2, [r7, #8]
 800e9a0:	4413      	add	r3, r2
 800e9a2:	687a      	ldr	r2, [r7, #4]
 800e9a4:	429a      	cmp	r2, r3
 800e9a6:	d108      	bne.n	800e9ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	685a      	ldr	r2, [r3, #4]
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	685b      	ldr	r3, [r3, #4]
 800e9b0:	441a      	add	r2, r3
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	685b      	ldr	r3, [r3, #4]
 800e9c2:	68ba      	ldr	r2, [r7, #8]
 800e9c4:	441a      	add	r2, r3
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	429a      	cmp	r2, r3
 800e9cc:	d118      	bne.n	800ea00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	681a      	ldr	r2, [r3, #0]
 800e9d2:	4b15      	ldr	r3, [pc, #84]	; (800ea28 <prvInsertBlockIntoFreeList+0xb0>)
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	429a      	cmp	r2, r3
 800e9d8:	d00d      	beq.n	800e9f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	685a      	ldr	r2, [r3, #4]
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	685b      	ldr	r3, [r3, #4]
 800e9e4:	441a      	add	r2, r3
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	681a      	ldr	r2, [r3, #0]
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	601a      	str	r2, [r3, #0]
 800e9f4:	e008      	b.n	800ea08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e9f6:	4b0c      	ldr	r3, [pc, #48]	; (800ea28 <prvInsertBlockIntoFreeList+0xb0>)
 800e9f8:	681a      	ldr	r2, [r3, #0]
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	601a      	str	r2, [r3, #0]
 800e9fe:	e003      	b.n	800ea08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	681a      	ldr	r2, [r3, #0]
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ea08:	68fa      	ldr	r2, [r7, #12]
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	429a      	cmp	r2, r3
 800ea0e:	d002      	beq.n	800ea16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	687a      	ldr	r2, [r7, #4]
 800ea14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ea16:	bf00      	nop
 800ea18:	3714      	adds	r7, #20
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea20:	4770      	bx	lr
 800ea22:	bf00      	nop
 800ea24:	20005aec 	.word	0x20005aec
 800ea28:	20005af4 	.word	0x20005af4

0800ea2c <__errno>:
 800ea2c:	4b01      	ldr	r3, [pc, #4]	; (800ea34 <__errno+0x8>)
 800ea2e:	6818      	ldr	r0, [r3, #0]
 800ea30:	4770      	bx	lr
 800ea32:	bf00      	nop
 800ea34:	200000a0 	.word	0x200000a0

0800ea38 <std>:
 800ea38:	2300      	movs	r3, #0
 800ea3a:	b510      	push	{r4, lr}
 800ea3c:	4604      	mov	r4, r0
 800ea3e:	e9c0 3300 	strd	r3, r3, [r0]
 800ea42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ea46:	6083      	str	r3, [r0, #8]
 800ea48:	8181      	strh	r1, [r0, #12]
 800ea4a:	6643      	str	r3, [r0, #100]	; 0x64
 800ea4c:	81c2      	strh	r2, [r0, #14]
 800ea4e:	6183      	str	r3, [r0, #24]
 800ea50:	4619      	mov	r1, r3
 800ea52:	2208      	movs	r2, #8
 800ea54:	305c      	adds	r0, #92	; 0x5c
 800ea56:	f000 f91a 	bl	800ec8e <memset>
 800ea5a:	4b05      	ldr	r3, [pc, #20]	; (800ea70 <std+0x38>)
 800ea5c:	6263      	str	r3, [r4, #36]	; 0x24
 800ea5e:	4b05      	ldr	r3, [pc, #20]	; (800ea74 <std+0x3c>)
 800ea60:	62a3      	str	r3, [r4, #40]	; 0x28
 800ea62:	4b05      	ldr	r3, [pc, #20]	; (800ea78 <std+0x40>)
 800ea64:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ea66:	4b05      	ldr	r3, [pc, #20]	; (800ea7c <std+0x44>)
 800ea68:	6224      	str	r4, [r4, #32]
 800ea6a:	6323      	str	r3, [r4, #48]	; 0x30
 800ea6c:	bd10      	pop	{r4, pc}
 800ea6e:	bf00      	nop
 800ea70:	0800f8d9 	.word	0x0800f8d9
 800ea74:	0800f8fb 	.word	0x0800f8fb
 800ea78:	0800f933 	.word	0x0800f933
 800ea7c:	0800f957 	.word	0x0800f957

0800ea80 <_cleanup_r>:
 800ea80:	4901      	ldr	r1, [pc, #4]	; (800ea88 <_cleanup_r+0x8>)
 800ea82:	f000 b8af 	b.w	800ebe4 <_fwalk_reent>
 800ea86:	bf00      	nop
 800ea88:	08010929 	.word	0x08010929

0800ea8c <__sfmoreglue>:
 800ea8c:	b570      	push	{r4, r5, r6, lr}
 800ea8e:	2268      	movs	r2, #104	; 0x68
 800ea90:	1e4d      	subs	r5, r1, #1
 800ea92:	4355      	muls	r5, r2
 800ea94:	460e      	mov	r6, r1
 800ea96:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ea9a:	f000 f921 	bl	800ece0 <_malloc_r>
 800ea9e:	4604      	mov	r4, r0
 800eaa0:	b140      	cbz	r0, 800eab4 <__sfmoreglue+0x28>
 800eaa2:	2100      	movs	r1, #0
 800eaa4:	e9c0 1600 	strd	r1, r6, [r0]
 800eaa8:	300c      	adds	r0, #12
 800eaaa:	60a0      	str	r0, [r4, #8]
 800eaac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800eab0:	f000 f8ed 	bl	800ec8e <memset>
 800eab4:	4620      	mov	r0, r4
 800eab6:	bd70      	pop	{r4, r5, r6, pc}

0800eab8 <__sfp_lock_acquire>:
 800eab8:	4801      	ldr	r0, [pc, #4]	; (800eac0 <__sfp_lock_acquire+0x8>)
 800eaba:	f000 b8d8 	b.w	800ec6e <__retarget_lock_acquire_recursive>
 800eabe:	bf00      	nop
 800eac0:	20005b0d 	.word	0x20005b0d

0800eac4 <__sfp_lock_release>:
 800eac4:	4801      	ldr	r0, [pc, #4]	; (800eacc <__sfp_lock_release+0x8>)
 800eac6:	f000 b8d3 	b.w	800ec70 <__retarget_lock_release_recursive>
 800eaca:	bf00      	nop
 800eacc:	20005b0d 	.word	0x20005b0d

0800ead0 <__sinit_lock_acquire>:
 800ead0:	4801      	ldr	r0, [pc, #4]	; (800ead8 <__sinit_lock_acquire+0x8>)
 800ead2:	f000 b8cc 	b.w	800ec6e <__retarget_lock_acquire_recursive>
 800ead6:	bf00      	nop
 800ead8:	20005b0e 	.word	0x20005b0e

0800eadc <__sinit_lock_release>:
 800eadc:	4801      	ldr	r0, [pc, #4]	; (800eae4 <__sinit_lock_release+0x8>)
 800eade:	f000 b8c7 	b.w	800ec70 <__retarget_lock_release_recursive>
 800eae2:	bf00      	nop
 800eae4:	20005b0e 	.word	0x20005b0e

0800eae8 <__sinit>:
 800eae8:	b510      	push	{r4, lr}
 800eaea:	4604      	mov	r4, r0
 800eaec:	f7ff fff0 	bl	800ead0 <__sinit_lock_acquire>
 800eaf0:	69a3      	ldr	r3, [r4, #24]
 800eaf2:	b11b      	cbz	r3, 800eafc <__sinit+0x14>
 800eaf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eaf8:	f7ff bff0 	b.w	800eadc <__sinit_lock_release>
 800eafc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eb00:	6523      	str	r3, [r4, #80]	; 0x50
 800eb02:	4b13      	ldr	r3, [pc, #76]	; (800eb50 <__sinit+0x68>)
 800eb04:	4a13      	ldr	r2, [pc, #76]	; (800eb54 <__sinit+0x6c>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	62a2      	str	r2, [r4, #40]	; 0x28
 800eb0a:	42a3      	cmp	r3, r4
 800eb0c:	bf04      	itt	eq
 800eb0e:	2301      	moveq	r3, #1
 800eb10:	61a3      	streq	r3, [r4, #24]
 800eb12:	4620      	mov	r0, r4
 800eb14:	f000 f820 	bl	800eb58 <__sfp>
 800eb18:	6060      	str	r0, [r4, #4]
 800eb1a:	4620      	mov	r0, r4
 800eb1c:	f000 f81c 	bl	800eb58 <__sfp>
 800eb20:	60a0      	str	r0, [r4, #8]
 800eb22:	4620      	mov	r0, r4
 800eb24:	f000 f818 	bl	800eb58 <__sfp>
 800eb28:	2200      	movs	r2, #0
 800eb2a:	60e0      	str	r0, [r4, #12]
 800eb2c:	2104      	movs	r1, #4
 800eb2e:	6860      	ldr	r0, [r4, #4]
 800eb30:	f7ff ff82 	bl	800ea38 <std>
 800eb34:	68a0      	ldr	r0, [r4, #8]
 800eb36:	2201      	movs	r2, #1
 800eb38:	2109      	movs	r1, #9
 800eb3a:	f7ff ff7d 	bl	800ea38 <std>
 800eb3e:	68e0      	ldr	r0, [r4, #12]
 800eb40:	2202      	movs	r2, #2
 800eb42:	2112      	movs	r1, #18
 800eb44:	f7ff ff78 	bl	800ea38 <std>
 800eb48:	2301      	movs	r3, #1
 800eb4a:	61a3      	str	r3, [r4, #24]
 800eb4c:	e7d2      	b.n	800eaf4 <__sinit+0xc>
 800eb4e:	bf00      	nop
 800eb50:	08013e1c 	.word	0x08013e1c
 800eb54:	0800ea81 	.word	0x0800ea81

0800eb58 <__sfp>:
 800eb58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb5a:	4607      	mov	r7, r0
 800eb5c:	f7ff ffac 	bl	800eab8 <__sfp_lock_acquire>
 800eb60:	4b1e      	ldr	r3, [pc, #120]	; (800ebdc <__sfp+0x84>)
 800eb62:	681e      	ldr	r6, [r3, #0]
 800eb64:	69b3      	ldr	r3, [r6, #24]
 800eb66:	b913      	cbnz	r3, 800eb6e <__sfp+0x16>
 800eb68:	4630      	mov	r0, r6
 800eb6a:	f7ff ffbd 	bl	800eae8 <__sinit>
 800eb6e:	3648      	adds	r6, #72	; 0x48
 800eb70:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800eb74:	3b01      	subs	r3, #1
 800eb76:	d503      	bpl.n	800eb80 <__sfp+0x28>
 800eb78:	6833      	ldr	r3, [r6, #0]
 800eb7a:	b30b      	cbz	r3, 800ebc0 <__sfp+0x68>
 800eb7c:	6836      	ldr	r6, [r6, #0]
 800eb7e:	e7f7      	b.n	800eb70 <__sfp+0x18>
 800eb80:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800eb84:	b9d5      	cbnz	r5, 800ebbc <__sfp+0x64>
 800eb86:	4b16      	ldr	r3, [pc, #88]	; (800ebe0 <__sfp+0x88>)
 800eb88:	60e3      	str	r3, [r4, #12]
 800eb8a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800eb8e:	6665      	str	r5, [r4, #100]	; 0x64
 800eb90:	f000 f86c 	bl	800ec6c <__retarget_lock_init_recursive>
 800eb94:	f7ff ff96 	bl	800eac4 <__sfp_lock_release>
 800eb98:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800eb9c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800eba0:	6025      	str	r5, [r4, #0]
 800eba2:	61a5      	str	r5, [r4, #24]
 800eba4:	2208      	movs	r2, #8
 800eba6:	4629      	mov	r1, r5
 800eba8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ebac:	f000 f86f 	bl	800ec8e <memset>
 800ebb0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ebb4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ebb8:	4620      	mov	r0, r4
 800ebba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebbc:	3468      	adds	r4, #104	; 0x68
 800ebbe:	e7d9      	b.n	800eb74 <__sfp+0x1c>
 800ebc0:	2104      	movs	r1, #4
 800ebc2:	4638      	mov	r0, r7
 800ebc4:	f7ff ff62 	bl	800ea8c <__sfmoreglue>
 800ebc8:	4604      	mov	r4, r0
 800ebca:	6030      	str	r0, [r6, #0]
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	d1d5      	bne.n	800eb7c <__sfp+0x24>
 800ebd0:	f7ff ff78 	bl	800eac4 <__sfp_lock_release>
 800ebd4:	230c      	movs	r3, #12
 800ebd6:	603b      	str	r3, [r7, #0]
 800ebd8:	e7ee      	b.n	800ebb8 <__sfp+0x60>
 800ebda:	bf00      	nop
 800ebdc:	08013e1c 	.word	0x08013e1c
 800ebe0:	ffff0001 	.word	0xffff0001

0800ebe4 <_fwalk_reent>:
 800ebe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebe8:	4606      	mov	r6, r0
 800ebea:	4688      	mov	r8, r1
 800ebec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ebf0:	2700      	movs	r7, #0
 800ebf2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ebf6:	f1b9 0901 	subs.w	r9, r9, #1
 800ebfa:	d505      	bpl.n	800ec08 <_fwalk_reent+0x24>
 800ebfc:	6824      	ldr	r4, [r4, #0]
 800ebfe:	2c00      	cmp	r4, #0
 800ec00:	d1f7      	bne.n	800ebf2 <_fwalk_reent+0xe>
 800ec02:	4638      	mov	r0, r7
 800ec04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec08:	89ab      	ldrh	r3, [r5, #12]
 800ec0a:	2b01      	cmp	r3, #1
 800ec0c:	d907      	bls.n	800ec1e <_fwalk_reent+0x3a>
 800ec0e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ec12:	3301      	adds	r3, #1
 800ec14:	d003      	beq.n	800ec1e <_fwalk_reent+0x3a>
 800ec16:	4629      	mov	r1, r5
 800ec18:	4630      	mov	r0, r6
 800ec1a:	47c0      	blx	r8
 800ec1c:	4307      	orrs	r7, r0
 800ec1e:	3568      	adds	r5, #104	; 0x68
 800ec20:	e7e9      	b.n	800ebf6 <_fwalk_reent+0x12>
	...

0800ec24 <__libc_init_array>:
 800ec24:	b570      	push	{r4, r5, r6, lr}
 800ec26:	4d0d      	ldr	r5, [pc, #52]	; (800ec5c <__libc_init_array+0x38>)
 800ec28:	4c0d      	ldr	r4, [pc, #52]	; (800ec60 <__libc_init_array+0x3c>)
 800ec2a:	1b64      	subs	r4, r4, r5
 800ec2c:	10a4      	asrs	r4, r4, #2
 800ec2e:	2600      	movs	r6, #0
 800ec30:	42a6      	cmp	r6, r4
 800ec32:	d109      	bne.n	800ec48 <__libc_init_array+0x24>
 800ec34:	4d0b      	ldr	r5, [pc, #44]	; (800ec64 <__libc_init_array+0x40>)
 800ec36:	4c0c      	ldr	r4, [pc, #48]	; (800ec68 <__libc_init_array+0x44>)
 800ec38:	f004 fdf0 	bl	801381c <_init>
 800ec3c:	1b64      	subs	r4, r4, r5
 800ec3e:	10a4      	asrs	r4, r4, #2
 800ec40:	2600      	movs	r6, #0
 800ec42:	42a6      	cmp	r6, r4
 800ec44:	d105      	bne.n	800ec52 <__libc_init_array+0x2e>
 800ec46:	bd70      	pop	{r4, r5, r6, pc}
 800ec48:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec4c:	4798      	blx	r3
 800ec4e:	3601      	adds	r6, #1
 800ec50:	e7ee      	b.n	800ec30 <__libc_init_array+0xc>
 800ec52:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec56:	4798      	blx	r3
 800ec58:	3601      	adds	r6, #1
 800ec5a:	e7f2      	b.n	800ec42 <__libc_init_array+0x1e>
 800ec5c:	080143e8 	.word	0x080143e8
 800ec60:	080143e8 	.word	0x080143e8
 800ec64:	080143e8 	.word	0x080143e8
 800ec68:	080143ec 	.word	0x080143ec

0800ec6c <__retarget_lock_init_recursive>:
 800ec6c:	4770      	bx	lr

0800ec6e <__retarget_lock_acquire_recursive>:
 800ec6e:	4770      	bx	lr

0800ec70 <__retarget_lock_release_recursive>:
 800ec70:	4770      	bx	lr

0800ec72 <memcpy>:
 800ec72:	440a      	add	r2, r1
 800ec74:	4291      	cmp	r1, r2
 800ec76:	f100 33ff 	add.w	r3, r0, #4294967295
 800ec7a:	d100      	bne.n	800ec7e <memcpy+0xc>
 800ec7c:	4770      	bx	lr
 800ec7e:	b510      	push	{r4, lr}
 800ec80:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec84:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec88:	4291      	cmp	r1, r2
 800ec8a:	d1f9      	bne.n	800ec80 <memcpy+0xe>
 800ec8c:	bd10      	pop	{r4, pc}

0800ec8e <memset>:
 800ec8e:	4402      	add	r2, r0
 800ec90:	4603      	mov	r3, r0
 800ec92:	4293      	cmp	r3, r2
 800ec94:	d100      	bne.n	800ec98 <memset+0xa>
 800ec96:	4770      	bx	lr
 800ec98:	f803 1b01 	strb.w	r1, [r3], #1
 800ec9c:	e7f9      	b.n	800ec92 <memset+0x4>
	...

0800eca0 <sbrk_aligned>:
 800eca0:	b570      	push	{r4, r5, r6, lr}
 800eca2:	4e0e      	ldr	r6, [pc, #56]	; (800ecdc <sbrk_aligned+0x3c>)
 800eca4:	460c      	mov	r4, r1
 800eca6:	6831      	ldr	r1, [r6, #0]
 800eca8:	4605      	mov	r5, r0
 800ecaa:	b911      	cbnz	r1, 800ecb2 <sbrk_aligned+0x12>
 800ecac:	f000 fe04 	bl	800f8b8 <_sbrk_r>
 800ecb0:	6030      	str	r0, [r6, #0]
 800ecb2:	4621      	mov	r1, r4
 800ecb4:	4628      	mov	r0, r5
 800ecb6:	f000 fdff 	bl	800f8b8 <_sbrk_r>
 800ecba:	1c43      	adds	r3, r0, #1
 800ecbc:	d00a      	beq.n	800ecd4 <sbrk_aligned+0x34>
 800ecbe:	1cc4      	adds	r4, r0, #3
 800ecc0:	f024 0403 	bic.w	r4, r4, #3
 800ecc4:	42a0      	cmp	r0, r4
 800ecc6:	d007      	beq.n	800ecd8 <sbrk_aligned+0x38>
 800ecc8:	1a21      	subs	r1, r4, r0
 800ecca:	4628      	mov	r0, r5
 800eccc:	f000 fdf4 	bl	800f8b8 <_sbrk_r>
 800ecd0:	3001      	adds	r0, #1
 800ecd2:	d101      	bne.n	800ecd8 <sbrk_aligned+0x38>
 800ecd4:	f04f 34ff 	mov.w	r4, #4294967295
 800ecd8:	4620      	mov	r0, r4
 800ecda:	bd70      	pop	{r4, r5, r6, pc}
 800ecdc:	20005b14 	.word	0x20005b14

0800ece0 <_malloc_r>:
 800ece0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ece4:	1ccd      	adds	r5, r1, #3
 800ece6:	f025 0503 	bic.w	r5, r5, #3
 800ecea:	3508      	adds	r5, #8
 800ecec:	2d0c      	cmp	r5, #12
 800ecee:	bf38      	it	cc
 800ecf0:	250c      	movcc	r5, #12
 800ecf2:	2d00      	cmp	r5, #0
 800ecf4:	4607      	mov	r7, r0
 800ecf6:	db01      	blt.n	800ecfc <_malloc_r+0x1c>
 800ecf8:	42a9      	cmp	r1, r5
 800ecfa:	d905      	bls.n	800ed08 <_malloc_r+0x28>
 800ecfc:	230c      	movs	r3, #12
 800ecfe:	603b      	str	r3, [r7, #0]
 800ed00:	2600      	movs	r6, #0
 800ed02:	4630      	mov	r0, r6
 800ed04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed08:	4e2e      	ldr	r6, [pc, #184]	; (800edc4 <_malloc_r+0xe4>)
 800ed0a:	f001 fecd 	bl	8010aa8 <__malloc_lock>
 800ed0e:	6833      	ldr	r3, [r6, #0]
 800ed10:	461c      	mov	r4, r3
 800ed12:	bb34      	cbnz	r4, 800ed62 <_malloc_r+0x82>
 800ed14:	4629      	mov	r1, r5
 800ed16:	4638      	mov	r0, r7
 800ed18:	f7ff ffc2 	bl	800eca0 <sbrk_aligned>
 800ed1c:	1c43      	adds	r3, r0, #1
 800ed1e:	4604      	mov	r4, r0
 800ed20:	d14d      	bne.n	800edbe <_malloc_r+0xde>
 800ed22:	6834      	ldr	r4, [r6, #0]
 800ed24:	4626      	mov	r6, r4
 800ed26:	2e00      	cmp	r6, #0
 800ed28:	d140      	bne.n	800edac <_malloc_r+0xcc>
 800ed2a:	6823      	ldr	r3, [r4, #0]
 800ed2c:	4631      	mov	r1, r6
 800ed2e:	4638      	mov	r0, r7
 800ed30:	eb04 0803 	add.w	r8, r4, r3
 800ed34:	f000 fdc0 	bl	800f8b8 <_sbrk_r>
 800ed38:	4580      	cmp	r8, r0
 800ed3a:	d13a      	bne.n	800edb2 <_malloc_r+0xd2>
 800ed3c:	6821      	ldr	r1, [r4, #0]
 800ed3e:	3503      	adds	r5, #3
 800ed40:	1a6d      	subs	r5, r5, r1
 800ed42:	f025 0503 	bic.w	r5, r5, #3
 800ed46:	3508      	adds	r5, #8
 800ed48:	2d0c      	cmp	r5, #12
 800ed4a:	bf38      	it	cc
 800ed4c:	250c      	movcc	r5, #12
 800ed4e:	4629      	mov	r1, r5
 800ed50:	4638      	mov	r0, r7
 800ed52:	f7ff ffa5 	bl	800eca0 <sbrk_aligned>
 800ed56:	3001      	adds	r0, #1
 800ed58:	d02b      	beq.n	800edb2 <_malloc_r+0xd2>
 800ed5a:	6823      	ldr	r3, [r4, #0]
 800ed5c:	442b      	add	r3, r5
 800ed5e:	6023      	str	r3, [r4, #0]
 800ed60:	e00e      	b.n	800ed80 <_malloc_r+0xa0>
 800ed62:	6822      	ldr	r2, [r4, #0]
 800ed64:	1b52      	subs	r2, r2, r5
 800ed66:	d41e      	bmi.n	800eda6 <_malloc_r+0xc6>
 800ed68:	2a0b      	cmp	r2, #11
 800ed6a:	d916      	bls.n	800ed9a <_malloc_r+0xba>
 800ed6c:	1961      	adds	r1, r4, r5
 800ed6e:	42a3      	cmp	r3, r4
 800ed70:	6025      	str	r5, [r4, #0]
 800ed72:	bf18      	it	ne
 800ed74:	6059      	strne	r1, [r3, #4]
 800ed76:	6863      	ldr	r3, [r4, #4]
 800ed78:	bf08      	it	eq
 800ed7a:	6031      	streq	r1, [r6, #0]
 800ed7c:	5162      	str	r2, [r4, r5]
 800ed7e:	604b      	str	r3, [r1, #4]
 800ed80:	4638      	mov	r0, r7
 800ed82:	f104 060b 	add.w	r6, r4, #11
 800ed86:	f001 fe95 	bl	8010ab4 <__malloc_unlock>
 800ed8a:	f026 0607 	bic.w	r6, r6, #7
 800ed8e:	1d23      	adds	r3, r4, #4
 800ed90:	1af2      	subs	r2, r6, r3
 800ed92:	d0b6      	beq.n	800ed02 <_malloc_r+0x22>
 800ed94:	1b9b      	subs	r3, r3, r6
 800ed96:	50a3      	str	r3, [r4, r2]
 800ed98:	e7b3      	b.n	800ed02 <_malloc_r+0x22>
 800ed9a:	6862      	ldr	r2, [r4, #4]
 800ed9c:	42a3      	cmp	r3, r4
 800ed9e:	bf0c      	ite	eq
 800eda0:	6032      	streq	r2, [r6, #0]
 800eda2:	605a      	strne	r2, [r3, #4]
 800eda4:	e7ec      	b.n	800ed80 <_malloc_r+0xa0>
 800eda6:	4623      	mov	r3, r4
 800eda8:	6864      	ldr	r4, [r4, #4]
 800edaa:	e7b2      	b.n	800ed12 <_malloc_r+0x32>
 800edac:	4634      	mov	r4, r6
 800edae:	6876      	ldr	r6, [r6, #4]
 800edb0:	e7b9      	b.n	800ed26 <_malloc_r+0x46>
 800edb2:	230c      	movs	r3, #12
 800edb4:	603b      	str	r3, [r7, #0]
 800edb6:	4638      	mov	r0, r7
 800edb8:	f001 fe7c 	bl	8010ab4 <__malloc_unlock>
 800edbc:	e7a1      	b.n	800ed02 <_malloc_r+0x22>
 800edbe:	6025      	str	r5, [r4, #0]
 800edc0:	e7de      	b.n	800ed80 <_malloc_r+0xa0>
 800edc2:	bf00      	nop
 800edc4:	20005b10 	.word	0x20005b10

0800edc8 <__cvt>:
 800edc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800edcc:	ec55 4b10 	vmov	r4, r5, d0
 800edd0:	2d00      	cmp	r5, #0
 800edd2:	460e      	mov	r6, r1
 800edd4:	4619      	mov	r1, r3
 800edd6:	462b      	mov	r3, r5
 800edd8:	bfbb      	ittet	lt
 800edda:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800edde:	461d      	movlt	r5, r3
 800ede0:	2300      	movge	r3, #0
 800ede2:	232d      	movlt	r3, #45	; 0x2d
 800ede4:	700b      	strb	r3, [r1, #0]
 800ede6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ede8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800edec:	4691      	mov	r9, r2
 800edee:	f023 0820 	bic.w	r8, r3, #32
 800edf2:	bfbc      	itt	lt
 800edf4:	4622      	movlt	r2, r4
 800edf6:	4614      	movlt	r4, r2
 800edf8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800edfc:	d005      	beq.n	800ee0a <__cvt+0x42>
 800edfe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ee02:	d100      	bne.n	800ee06 <__cvt+0x3e>
 800ee04:	3601      	adds	r6, #1
 800ee06:	2102      	movs	r1, #2
 800ee08:	e000      	b.n	800ee0c <__cvt+0x44>
 800ee0a:	2103      	movs	r1, #3
 800ee0c:	ab03      	add	r3, sp, #12
 800ee0e:	9301      	str	r3, [sp, #4]
 800ee10:	ab02      	add	r3, sp, #8
 800ee12:	9300      	str	r3, [sp, #0]
 800ee14:	ec45 4b10 	vmov	d0, r4, r5
 800ee18:	4653      	mov	r3, sl
 800ee1a:	4632      	mov	r2, r6
 800ee1c:	f000 ff10 	bl	800fc40 <_dtoa_r>
 800ee20:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ee24:	4607      	mov	r7, r0
 800ee26:	d102      	bne.n	800ee2e <__cvt+0x66>
 800ee28:	f019 0f01 	tst.w	r9, #1
 800ee2c:	d022      	beq.n	800ee74 <__cvt+0xac>
 800ee2e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ee32:	eb07 0906 	add.w	r9, r7, r6
 800ee36:	d110      	bne.n	800ee5a <__cvt+0x92>
 800ee38:	783b      	ldrb	r3, [r7, #0]
 800ee3a:	2b30      	cmp	r3, #48	; 0x30
 800ee3c:	d10a      	bne.n	800ee54 <__cvt+0x8c>
 800ee3e:	2200      	movs	r2, #0
 800ee40:	2300      	movs	r3, #0
 800ee42:	4620      	mov	r0, r4
 800ee44:	4629      	mov	r1, r5
 800ee46:	f7f1 fe3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee4a:	b918      	cbnz	r0, 800ee54 <__cvt+0x8c>
 800ee4c:	f1c6 0601 	rsb	r6, r6, #1
 800ee50:	f8ca 6000 	str.w	r6, [sl]
 800ee54:	f8da 3000 	ldr.w	r3, [sl]
 800ee58:	4499      	add	r9, r3
 800ee5a:	2200      	movs	r2, #0
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	4620      	mov	r0, r4
 800ee60:	4629      	mov	r1, r5
 800ee62:	f7f1 fe31 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee66:	b108      	cbz	r0, 800ee6c <__cvt+0xa4>
 800ee68:	f8cd 900c 	str.w	r9, [sp, #12]
 800ee6c:	2230      	movs	r2, #48	; 0x30
 800ee6e:	9b03      	ldr	r3, [sp, #12]
 800ee70:	454b      	cmp	r3, r9
 800ee72:	d307      	bcc.n	800ee84 <__cvt+0xbc>
 800ee74:	9b03      	ldr	r3, [sp, #12]
 800ee76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ee78:	1bdb      	subs	r3, r3, r7
 800ee7a:	4638      	mov	r0, r7
 800ee7c:	6013      	str	r3, [r2, #0]
 800ee7e:	b004      	add	sp, #16
 800ee80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee84:	1c59      	adds	r1, r3, #1
 800ee86:	9103      	str	r1, [sp, #12]
 800ee88:	701a      	strb	r2, [r3, #0]
 800ee8a:	e7f0      	b.n	800ee6e <__cvt+0xa6>

0800ee8c <__exponent>:
 800ee8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee8e:	4603      	mov	r3, r0
 800ee90:	2900      	cmp	r1, #0
 800ee92:	bfb8      	it	lt
 800ee94:	4249      	neglt	r1, r1
 800ee96:	f803 2b02 	strb.w	r2, [r3], #2
 800ee9a:	bfb4      	ite	lt
 800ee9c:	222d      	movlt	r2, #45	; 0x2d
 800ee9e:	222b      	movge	r2, #43	; 0x2b
 800eea0:	2909      	cmp	r1, #9
 800eea2:	7042      	strb	r2, [r0, #1]
 800eea4:	dd2a      	ble.n	800eefc <__exponent+0x70>
 800eea6:	f10d 0407 	add.w	r4, sp, #7
 800eeaa:	46a4      	mov	ip, r4
 800eeac:	270a      	movs	r7, #10
 800eeae:	46a6      	mov	lr, r4
 800eeb0:	460a      	mov	r2, r1
 800eeb2:	fb91 f6f7 	sdiv	r6, r1, r7
 800eeb6:	fb07 1516 	mls	r5, r7, r6, r1
 800eeba:	3530      	adds	r5, #48	; 0x30
 800eebc:	2a63      	cmp	r2, #99	; 0x63
 800eebe:	f104 34ff 	add.w	r4, r4, #4294967295
 800eec2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800eec6:	4631      	mov	r1, r6
 800eec8:	dcf1      	bgt.n	800eeae <__exponent+0x22>
 800eeca:	3130      	adds	r1, #48	; 0x30
 800eecc:	f1ae 0502 	sub.w	r5, lr, #2
 800eed0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800eed4:	1c44      	adds	r4, r0, #1
 800eed6:	4629      	mov	r1, r5
 800eed8:	4561      	cmp	r1, ip
 800eeda:	d30a      	bcc.n	800eef2 <__exponent+0x66>
 800eedc:	f10d 0209 	add.w	r2, sp, #9
 800eee0:	eba2 020e 	sub.w	r2, r2, lr
 800eee4:	4565      	cmp	r5, ip
 800eee6:	bf88      	it	hi
 800eee8:	2200      	movhi	r2, #0
 800eeea:	4413      	add	r3, r2
 800eeec:	1a18      	subs	r0, r3, r0
 800eeee:	b003      	add	sp, #12
 800eef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eef2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eef6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800eefa:	e7ed      	b.n	800eed8 <__exponent+0x4c>
 800eefc:	2330      	movs	r3, #48	; 0x30
 800eefe:	3130      	adds	r1, #48	; 0x30
 800ef00:	7083      	strb	r3, [r0, #2]
 800ef02:	70c1      	strb	r1, [r0, #3]
 800ef04:	1d03      	adds	r3, r0, #4
 800ef06:	e7f1      	b.n	800eeec <__exponent+0x60>

0800ef08 <_printf_float>:
 800ef08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef0c:	ed2d 8b02 	vpush	{d8}
 800ef10:	b08d      	sub	sp, #52	; 0x34
 800ef12:	460c      	mov	r4, r1
 800ef14:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ef18:	4616      	mov	r6, r2
 800ef1a:	461f      	mov	r7, r3
 800ef1c:	4605      	mov	r5, r0
 800ef1e:	f001 fd3f 	bl	80109a0 <_localeconv_r>
 800ef22:	f8d0 a000 	ldr.w	sl, [r0]
 800ef26:	4650      	mov	r0, sl
 800ef28:	f7f1 f952 	bl	80001d0 <strlen>
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	930a      	str	r3, [sp, #40]	; 0x28
 800ef30:	6823      	ldr	r3, [r4, #0]
 800ef32:	9305      	str	r3, [sp, #20]
 800ef34:	f8d8 3000 	ldr.w	r3, [r8]
 800ef38:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ef3c:	3307      	adds	r3, #7
 800ef3e:	f023 0307 	bic.w	r3, r3, #7
 800ef42:	f103 0208 	add.w	r2, r3, #8
 800ef46:	f8c8 2000 	str.w	r2, [r8]
 800ef4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef4e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ef52:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ef56:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ef5a:	9307      	str	r3, [sp, #28]
 800ef5c:	f8cd 8018 	str.w	r8, [sp, #24]
 800ef60:	ee08 0a10 	vmov	s16, r0
 800ef64:	4b9f      	ldr	r3, [pc, #636]	; (800f1e4 <_printf_float+0x2dc>)
 800ef66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ef6e:	f7f1 fddd 	bl	8000b2c <__aeabi_dcmpun>
 800ef72:	bb88      	cbnz	r0, 800efd8 <_printf_float+0xd0>
 800ef74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef78:	4b9a      	ldr	r3, [pc, #616]	; (800f1e4 <_printf_float+0x2dc>)
 800ef7a:	f04f 32ff 	mov.w	r2, #4294967295
 800ef7e:	f7f1 fdb7 	bl	8000af0 <__aeabi_dcmple>
 800ef82:	bb48      	cbnz	r0, 800efd8 <_printf_float+0xd0>
 800ef84:	2200      	movs	r2, #0
 800ef86:	2300      	movs	r3, #0
 800ef88:	4640      	mov	r0, r8
 800ef8a:	4649      	mov	r1, r9
 800ef8c:	f7f1 fda6 	bl	8000adc <__aeabi_dcmplt>
 800ef90:	b110      	cbz	r0, 800ef98 <_printf_float+0x90>
 800ef92:	232d      	movs	r3, #45	; 0x2d
 800ef94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef98:	4b93      	ldr	r3, [pc, #588]	; (800f1e8 <_printf_float+0x2e0>)
 800ef9a:	4894      	ldr	r0, [pc, #592]	; (800f1ec <_printf_float+0x2e4>)
 800ef9c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800efa0:	bf94      	ite	ls
 800efa2:	4698      	movls	r8, r3
 800efa4:	4680      	movhi	r8, r0
 800efa6:	2303      	movs	r3, #3
 800efa8:	6123      	str	r3, [r4, #16]
 800efaa:	9b05      	ldr	r3, [sp, #20]
 800efac:	f023 0204 	bic.w	r2, r3, #4
 800efb0:	6022      	str	r2, [r4, #0]
 800efb2:	f04f 0900 	mov.w	r9, #0
 800efb6:	9700      	str	r7, [sp, #0]
 800efb8:	4633      	mov	r3, r6
 800efba:	aa0b      	add	r2, sp, #44	; 0x2c
 800efbc:	4621      	mov	r1, r4
 800efbe:	4628      	mov	r0, r5
 800efc0:	f000 f9d8 	bl	800f374 <_printf_common>
 800efc4:	3001      	adds	r0, #1
 800efc6:	f040 8090 	bne.w	800f0ea <_printf_float+0x1e2>
 800efca:	f04f 30ff 	mov.w	r0, #4294967295
 800efce:	b00d      	add	sp, #52	; 0x34
 800efd0:	ecbd 8b02 	vpop	{d8}
 800efd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efd8:	4642      	mov	r2, r8
 800efda:	464b      	mov	r3, r9
 800efdc:	4640      	mov	r0, r8
 800efde:	4649      	mov	r1, r9
 800efe0:	f7f1 fda4 	bl	8000b2c <__aeabi_dcmpun>
 800efe4:	b140      	cbz	r0, 800eff8 <_printf_float+0xf0>
 800efe6:	464b      	mov	r3, r9
 800efe8:	2b00      	cmp	r3, #0
 800efea:	bfbc      	itt	lt
 800efec:	232d      	movlt	r3, #45	; 0x2d
 800efee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800eff2:	487f      	ldr	r0, [pc, #508]	; (800f1f0 <_printf_float+0x2e8>)
 800eff4:	4b7f      	ldr	r3, [pc, #508]	; (800f1f4 <_printf_float+0x2ec>)
 800eff6:	e7d1      	b.n	800ef9c <_printf_float+0x94>
 800eff8:	6863      	ldr	r3, [r4, #4]
 800effa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800effe:	9206      	str	r2, [sp, #24]
 800f000:	1c5a      	adds	r2, r3, #1
 800f002:	d13f      	bne.n	800f084 <_printf_float+0x17c>
 800f004:	2306      	movs	r3, #6
 800f006:	6063      	str	r3, [r4, #4]
 800f008:	9b05      	ldr	r3, [sp, #20]
 800f00a:	6861      	ldr	r1, [r4, #4]
 800f00c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f010:	2300      	movs	r3, #0
 800f012:	9303      	str	r3, [sp, #12]
 800f014:	ab0a      	add	r3, sp, #40	; 0x28
 800f016:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f01a:	ab09      	add	r3, sp, #36	; 0x24
 800f01c:	ec49 8b10 	vmov	d0, r8, r9
 800f020:	9300      	str	r3, [sp, #0]
 800f022:	6022      	str	r2, [r4, #0]
 800f024:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f028:	4628      	mov	r0, r5
 800f02a:	f7ff fecd 	bl	800edc8 <__cvt>
 800f02e:	9b06      	ldr	r3, [sp, #24]
 800f030:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f032:	2b47      	cmp	r3, #71	; 0x47
 800f034:	4680      	mov	r8, r0
 800f036:	d108      	bne.n	800f04a <_printf_float+0x142>
 800f038:	1cc8      	adds	r0, r1, #3
 800f03a:	db02      	blt.n	800f042 <_printf_float+0x13a>
 800f03c:	6863      	ldr	r3, [r4, #4]
 800f03e:	4299      	cmp	r1, r3
 800f040:	dd41      	ble.n	800f0c6 <_printf_float+0x1be>
 800f042:	f1ab 0b02 	sub.w	fp, fp, #2
 800f046:	fa5f fb8b 	uxtb.w	fp, fp
 800f04a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f04e:	d820      	bhi.n	800f092 <_printf_float+0x18a>
 800f050:	3901      	subs	r1, #1
 800f052:	465a      	mov	r2, fp
 800f054:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f058:	9109      	str	r1, [sp, #36]	; 0x24
 800f05a:	f7ff ff17 	bl	800ee8c <__exponent>
 800f05e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f060:	1813      	adds	r3, r2, r0
 800f062:	2a01      	cmp	r2, #1
 800f064:	4681      	mov	r9, r0
 800f066:	6123      	str	r3, [r4, #16]
 800f068:	dc02      	bgt.n	800f070 <_printf_float+0x168>
 800f06a:	6822      	ldr	r2, [r4, #0]
 800f06c:	07d2      	lsls	r2, r2, #31
 800f06e:	d501      	bpl.n	800f074 <_printf_float+0x16c>
 800f070:	3301      	adds	r3, #1
 800f072:	6123      	str	r3, [r4, #16]
 800f074:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d09c      	beq.n	800efb6 <_printf_float+0xae>
 800f07c:	232d      	movs	r3, #45	; 0x2d
 800f07e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f082:	e798      	b.n	800efb6 <_printf_float+0xae>
 800f084:	9a06      	ldr	r2, [sp, #24]
 800f086:	2a47      	cmp	r2, #71	; 0x47
 800f088:	d1be      	bne.n	800f008 <_printf_float+0x100>
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d1bc      	bne.n	800f008 <_printf_float+0x100>
 800f08e:	2301      	movs	r3, #1
 800f090:	e7b9      	b.n	800f006 <_printf_float+0xfe>
 800f092:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f096:	d118      	bne.n	800f0ca <_printf_float+0x1c2>
 800f098:	2900      	cmp	r1, #0
 800f09a:	6863      	ldr	r3, [r4, #4]
 800f09c:	dd0b      	ble.n	800f0b6 <_printf_float+0x1ae>
 800f09e:	6121      	str	r1, [r4, #16]
 800f0a0:	b913      	cbnz	r3, 800f0a8 <_printf_float+0x1a0>
 800f0a2:	6822      	ldr	r2, [r4, #0]
 800f0a4:	07d0      	lsls	r0, r2, #31
 800f0a6:	d502      	bpl.n	800f0ae <_printf_float+0x1a6>
 800f0a8:	3301      	adds	r3, #1
 800f0aa:	440b      	add	r3, r1
 800f0ac:	6123      	str	r3, [r4, #16]
 800f0ae:	65a1      	str	r1, [r4, #88]	; 0x58
 800f0b0:	f04f 0900 	mov.w	r9, #0
 800f0b4:	e7de      	b.n	800f074 <_printf_float+0x16c>
 800f0b6:	b913      	cbnz	r3, 800f0be <_printf_float+0x1b6>
 800f0b8:	6822      	ldr	r2, [r4, #0]
 800f0ba:	07d2      	lsls	r2, r2, #31
 800f0bc:	d501      	bpl.n	800f0c2 <_printf_float+0x1ba>
 800f0be:	3302      	adds	r3, #2
 800f0c0:	e7f4      	b.n	800f0ac <_printf_float+0x1a4>
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	e7f2      	b.n	800f0ac <_printf_float+0x1a4>
 800f0c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f0ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0cc:	4299      	cmp	r1, r3
 800f0ce:	db05      	blt.n	800f0dc <_printf_float+0x1d4>
 800f0d0:	6823      	ldr	r3, [r4, #0]
 800f0d2:	6121      	str	r1, [r4, #16]
 800f0d4:	07d8      	lsls	r0, r3, #31
 800f0d6:	d5ea      	bpl.n	800f0ae <_printf_float+0x1a6>
 800f0d8:	1c4b      	adds	r3, r1, #1
 800f0da:	e7e7      	b.n	800f0ac <_printf_float+0x1a4>
 800f0dc:	2900      	cmp	r1, #0
 800f0de:	bfd4      	ite	le
 800f0e0:	f1c1 0202 	rsble	r2, r1, #2
 800f0e4:	2201      	movgt	r2, #1
 800f0e6:	4413      	add	r3, r2
 800f0e8:	e7e0      	b.n	800f0ac <_printf_float+0x1a4>
 800f0ea:	6823      	ldr	r3, [r4, #0]
 800f0ec:	055a      	lsls	r2, r3, #21
 800f0ee:	d407      	bmi.n	800f100 <_printf_float+0x1f8>
 800f0f0:	6923      	ldr	r3, [r4, #16]
 800f0f2:	4642      	mov	r2, r8
 800f0f4:	4631      	mov	r1, r6
 800f0f6:	4628      	mov	r0, r5
 800f0f8:	47b8      	blx	r7
 800f0fa:	3001      	adds	r0, #1
 800f0fc:	d12c      	bne.n	800f158 <_printf_float+0x250>
 800f0fe:	e764      	b.n	800efca <_printf_float+0xc2>
 800f100:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f104:	f240 80e0 	bls.w	800f2c8 <_printf_float+0x3c0>
 800f108:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f10c:	2200      	movs	r2, #0
 800f10e:	2300      	movs	r3, #0
 800f110:	f7f1 fcda 	bl	8000ac8 <__aeabi_dcmpeq>
 800f114:	2800      	cmp	r0, #0
 800f116:	d034      	beq.n	800f182 <_printf_float+0x27a>
 800f118:	4a37      	ldr	r2, [pc, #220]	; (800f1f8 <_printf_float+0x2f0>)
 800f11a:	2301      	movs	r3, #1
 800f11c:	4631      	mov	r1, r6
 800f11e:	4628      	mov	r0, r5
 800f120:	47b8      	blx	r7
 800f122:	3001      	adds	r0, #1
 800f124:	f43f af51 	beq.w	800efca <_printf_float+0xc2>
 800f128:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f12c:	429a      	cmp	r2, r3
 800f12e:	db02      	blt.n	800f136 <_printf_float+0x22e>
 800f130:	6823      	ldr	r3, [r4, #0]
 800f132:	07d8      	lsls	r0, r3, #31
 800f134:	d510      	bpl.n	800f158 <_printf_float+0x250>
 800f136:	ee18 3a10 	vmov	r3, s16
 800f13a:	4652      	mov	r2, sl
 800f13c:	4631      	mov	r1, r6
 800f13e:	4628      	mov	r0, r5
 800f140:	47b8      	blx	r7
 800f142:	3001      	adds	r0, #1
 800f144:	f43f af41 	beq.w	800efca <_printf_float+0xc2>
 800f148:	f04f 0800 	mov.w	r8, #0
 800f14c:	f104 091a 	add.w	r9, r4, #26
 800f150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f152:	3b01      	subs	r3, #1
 800f154:	4543      	cmp	r3, r8
 800f156:	dc09      	bgt.n	800f16c <_printf_float+0x264>
 800f158:	6823      	ldr	r3, [r4, #0]
 800f15a:	079b      	lsls	r3, r3, #30
 800f15c:	f100 8105 	bmi.w	800f36a <_printf_float+0x462>
 800f160:	68e0      	ldr	r0, [r4, #12]
 800f162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f164:	4298      	cmp	r0, r3
 800f166:	bfb8      	it	lt
 800f168:	4618      	movlt	r0, r3
 800f16a:	e730      	b.n	800efce <_printf_float+0xc6>
 800f16c:	2301      	movs	r3, #1
 800f16e:	464a      	mov	r2, r9
 800f170:	4631      	mov	r1, r6
 800f172:	4628      	mov	r0, r5
 800f174:	47b8      	blx	r7
 800f176:	3001      	adds	r0, #1
 800f178:	f43f af27 	beq.w	800efca <_printf_float+0xc2>
 800f17c:	f108 0801 	add.w	r8, r8, #1
 800f180:	e7e6      	b.n	800f150 <_printf_float+0x248>
 800f182:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f184:	2b00      	cmp	r3, #0
 800f186:	dc39      	bgt.n	800f1fc <_printf_float+0x2f4>
 800f188:	4a1b      	ldr	r2, [pc, #108]	; (800f1f8 <_printf_float+0x2f0>)
 800f18a:	2301      	movs	r3, #1
 800f18c:	4631      	mov	r1, r6
 800f18e:	4628      	mov	r0, r5
 800f190:	47b8      	blx	r7
 800f192:	3001      	adds	r0, #1
 800f194:	f43f af19 	beq.w	800efca <_printf_float+0xc2>
 800f198:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f19c:	4313      	orrs	r3, r2
 800f19e:	d102      	bne.n	800f1a6 <_printf_float+0x29e>
 800f1a0:	6823      	ldr	r3, [r4, #0]
 800f1a2:	07d9      	lsls	r1, r3, #31
 800f1a4:	d5d8      	bpl.n	800f158 <_printf_float+0x250>
 800f1a6:	ee18 3a10 	vmov	r3, s16
 800f1aa:	4652      	mov	r2, sl
 800f1ac:	4631      	mov	r1, r6
 800f1ae:	4628      	mov	r0, r5
 800f1b0:	47b8      	blx	r7
 800f1b2:	3001      	adds	r0, #1
 800f1b4:	f43f af09 	beq.w	800efca <_printf_float+0xc2>
 800f1b8:	f04f 0900 	mov.w	r9, #0
 800f1bc:	f104 0a1a 	add.w	sl, r4, #26
 800f1c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1c2:	425b      	negs	r3, r3
 800f1c4:	454b      	cmp	r3, r9
 800f1c6:	dc01      	bgt.n	800f1cc <_printf_float+0x2c4>
 800f1c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1ca:	e792      	b.n	800f0f2 <_printf_float+0x1ea>
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	4652      	mov	r2, sl
 800f1d0:	4631      	mov	r1, r6
 800f1d2:	4628      	mov	r0, r5
 800f1d4:	47b8      	blx	r7
 800f1d6:	3001      	adds	r0, #1
 800f1d8:	f43f aef7 	beq.w	800efca <_printf_float+0xc2>
 800f1dc:	f109 0901 	add.w	r9, r9, #1
 800f1e0:	e7ee      	b.n	800f1c0 <_printf_float+0x2b8>
 800f1e2:	bf00      	nop
 800f1e4:	7fefffff 	.word	0x7fefffff
 800f1e8:	08013e20 	.word	0x08013e20
 800f1ec:	08013e24 	.word	0x08013e24
 800f1f0:	08013e2c 	.word	0x08013e2c
 800f1f4:	08013e28 	.word	0x08013e28
 800f1f8:	08013e30 	.word	0x08013e30
 800f1fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f1fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f200:	429a      	cmp	r2, r3
 800f202:	bfa8      	it	ge
 800f204:	461a      	movge	r2, r3
 800f206:	2a00      	cmp	r2, #0
 800f208:	4691      	mov	r9, r2
 800f20a:	dc37      	bgt.n	800f27c <_printf_float+0x374>
 800f20c:	f04f 0b00 	mov.w	fp, #0
 800f210:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f214:	f104 021a 	add.w	r2, r4, #26
 800f218:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f21a:	9305      	str	r3, [sp, #20]
 800f21c:	eba3 0309 	sub.w	r3, r3, r9
 800f220:	455b      	cmp	r3, fp
 800f222:	dc33      	bgt.n	800f28c <_printf_float+0x384>
 800f224:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f228:	429a      	cmp	r2, r3
 800f22a:	db3b      	blt.n	800f2a4 <_printf_float+0x39c>
 800f22c:	6823      	ldr	r3, [r4, #0]
 800f22e:	07da      	lsls	r2, r3, #31
 800f230:	d438      	bmi.n	800f2a4 <_printf_float+0x39c>
 800f232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f234:	9a05      	ldr	r2, [sp, #20]
 800f236:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f238:	1a9a      	subs	r2, r3, r2
 800f23a:	eba3 0901 	sub.w	r9, r3, r1
 800f23e:	4591      	cmp	r9, r2
 800f240:	bfa8      	it	ge
 800f242:	4691      	movge	r9, r2
 800f244:	f1b9 0f00 	cmp.w	r9, #0
 800f248:	dc35      	bgt.n	800f2b6 <_printf_float+0x3ae>
 800f24a:	f04f 0800 	mov.w	r8, #0
 800f24e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f252:	f104 0a1a 	add.w	sl, r4, #26
 800f256:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f25a:	1a9b      	subs	r3, r3, r2
 800f25c:	eba3 0309 	sub.w	r3, r3, r9
 800f260:	4543      	cmp	r3, r8
 800f262:	f77f af79 	ble.w	800f158 <_printf_float+0x250>
 800f266:	2301      	movs	r3, #1
 800f268:	4652      	mov	r2, sl
 800f26a:	4631      	mov	r1, r6
 800f26c:	4628      	mov	r0, r5
 800f26e:	47b8      	blx	r7
 800f270:	3001      	adds	r0, #1
 800f272:	f43f aeaa 	beq.w	800efca <_printf_float+0xc2>
 800f276:	f108 0801 	add.w	r8, r8, #1
 800f27a:	e7ec      	b.n	800f256 <_printf_float+0x34e>
 800f27c:	4613      	mov	r3, r2
 800f27e:	4631      	mov	r1, r6
 800f280:	4642      	mov	r2, r8
 800f282:	4628      	mov	r0, r5
 800f284:	47b8      	blx	r7
 800f286:	3001      	adds	r0, #1
 800f288:	d1c0      	bne.n	800f20c <_printf_float+0x304>
 800f28a:	e69e      	b.n	800efca <_printf_float+0xc2>
 800f28c:	2301      	movs	r3, #1
 800f28e:	4631      	mov	r1, r6
 800f290:	4628      	mov	r0, r5
 800f292:	9205      	str	r2, [sp, #20]
 800f294:	47b8      	blx	r7
 800f296:	3001      	adds	r0, #1
 800f298:	f43f ae97 	beq.w	800efca <_printf_float+0xc2>
 800f29c:	9a05      	ldr	r2, [sp, #20]
 800f29e:	f10b 0b01 	add.w	fp, fp, #1
 800f2a2:	e7b9      	b.n	800f218 <_printf_float+0x310>
 800f2a4:	ee18 3a10 	vmov	r3, s16
 800f2a8:	4652      	mov	r2, sl
 800f2aa:	4631      	mov	r1, r6
 800f2ac:	4628      	mov	r0, r5
 800f2ae:	47b8      	blx	r7
 800f2b0:	3001      	adds	r0, #1
 800f2b2:	d1be      	bne.n	800f232 <_printf_float+0x32a>
 800f2b4:	e689      	b.n	800efca <_printf_float+0xc2>
 800f2b6:	9a05      	ldr	r2, [sp, #20]
 800f2b8:	464b      	mov	r3, r9
 800f2ba:	4442      	add	r2, r8
 800f2bc:	4631      	mov	r1, r6
 800f2be:	4628      	mov	r0, r5
 800f2c0:	47b8      	blx	r7
 800f2c2:	3001      	adds	r0, #1
 800f2c4:	d1c1      	bne.n	800f24a <_printf_float+0x342>
 800f2c6:	e680      	b.n	800efca <_printf_float+0xc2>
 800f2c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f2ca:	2a01      	cmp	r2, #1
 800f2cc:	dc01      	bgt.n	800f2d2 <_printf_float+0x3ca>
 800f2ce:	07db      	lsls	r3, r3, #31
 800f2d0:	d538      	bpl.n	800f344 <_printf_float+0x43c>
 800f2d2:	2301      	movs	r3, #1
 800f2d4:	4642      	mov	r2, r8
 800f2d6:	4631      	mov	r1, r6
 800f2d8:	4628      	mov	r0, r5
 800f2da:	47b8      	blx	r7
 800f2dc:	3001      	adds	r0, #1
 800f2de:	f43f ae74 	beq.w	800efca <_printf_float+0xc2>
 800f2e2:	ee18 3a10 	vmov	r3, s16
 800f2e6:	4652      	mov	r2, sl
 800f2e8:	4631      	mov	r1, r6
 800f2ea:	4628      	mov	r0, r5
 800f2ec:	47b8      	blx	r7
 800f2ee:	3001      	adds	r0, #1
 800f2f0:	f43f ae6b 	beq.w	800efca <_printf_float+0xc2>
 800f2f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	2300      	movs	r3, #0
 800f2fc:	f7f1 fbe4 	bl	8000ac8 <__aeabi_dcmpeq>
 800f300:	b9d8      	cbnz	r0, 800f33a <_printf_float+0x432>
 800f302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f304:	f108 0201 	add.w	r2, r8, #1
 800f308:	3b01      	subs	r3, #1
 800f30a:	4631      	mov	r1, r6
 800f30c:	4628      	mov	r0, r5
 800f30e:	47b8      	blx	r7
 800f310:	3001      	adds	r0, #1
 800f312:	d10e      	bne.n	800f332 <_printf_float+0x42a>
 800f314:	e659      	b.n	800efca <_printf_float+0xc2>
 800f316:	2301      	movs	r3, #1
 800f318:	4652      	mov	r2, sl
 800f31a:	4631      	mov	r1, r6
 800f31c:	4628      	mov	r0, r5
 800f31e:	47b8      	blx	r7
 800f320:	3001      	adds	r0, #1
 800f322:	f43f ae52 	beq.w	800efca <_printf_float+0xc2>
 800f326:	f108 0801 	add.w	r8, r8, #1
 800f32a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f32c:	3b01      	subs	r3, #1
 800f32e:	4543      	cmp	r3, r8
 800f330:	dcf1      	bgt.n	800f316 <_printf_float+0x40e>
 800f332:	464b      	mov	r3, r9
 800f334:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f338:	e6dc      	b.n	800f0f4 <_printf_float+0x1ec>
 800f33a:	f04f 0800 	mov.w	r8, #0
 800f33e:	f104 0a1a 	add.w	sl, r4, #26
 800f342:	e7f2      	b.n	800f32a <_printf_float+0x422>
 800f344:	2301      	movs	r3, #1
 800f346:	4642      	mov	r2, r8
 800f348:	e7df      	b.n	800f30a <_printf_float+0x402>
 800f34a:	2301      	movs	r3, #1
 800f34c:	464a      	mov	r2, r9
 800f34e:	4631      	mov	r1, r6
 800f350:	4628      	mov	r0, r5
 800f352:	47b8      	blx	r7
 800f354:	3001      	adds	r0, #1
 800f356:	f43f ae38 	beq.w	800efca <_printf_float+0xc2>
 800f35a:	f108 0801 	add.w	r8, r8, #1
 800f35e:	68e3      	ldr	r3, [r4, #12]
 800f360:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f362:	1a5b      	subs	r3, r3, r1
 800f364:	4543      	cmp	r3, r8
 800f366:	dcf0      	bgt.n	800f34a <_printf_float+0x442>
 800f368:	e6fa      	b.n	800f160 <_printf_float+0x258>
 800f36a:	f04f 0800 	mov.w	r8, #0
 800f36e:	f104 0919 	add.w	r9, r4, #25
 800f372:	e7f4      	b.n	800f35e <_printf_float+0x456>

0800f374 <_printf_common>:
 800f374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f378:	4616      	mov	r6, r2
 800f37a:	4699      	mov	r9, r3
 800f37c:	688a      	ldr	r2, [r1, #8]
 800f37e:	690b      	ldr	r3, [r1, #16]
 800f380:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f384:	4293      	cmp	r3, r2
 800f386:	bfb8      	it	lt
 800f388:	4613      	movlt	r3, r2
 800f38a:	6033      	str	r3, [r6, #0]
 800f38c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f390:	4607      	mov	r7, r0
 800f392:	460c      	mov	r4, r1
 800f394:	b10a      	cbz	r2, 800f39a <_printf_common+0x26>
 800f396:	3301      	adds	r3, #1
 800f398:	6033      	str	r3, [r6, #0]
 800f39a:	6823      	ldr	r3, [r4, #0]
 800f39c:	0699      	lsls	r1, r3, #26
 800f39e:	bf42      	ittt	mi
 800f3a0:	6833      	ldrmi	r3, [r6, #0]
 800f3a2:	3302      	addmi	r3, #2
 800f3a4:	6033      	strmi	r3, [r6, #0]
 800f3a6:	6825      	ldr	r5, [r4, #0]
 800f3a8:	f015 0506 	ands.w	r5, r5, #6
 800f3ac:	d106      	bne.n	800f3bc <_printf_common+0x48>
 800f3ae:	f104 0a19 	add.w	sl, r4, #25
 800f3b2:	68e3      	ldr	r3, [r4, #12]
 800f3b4:	6832      	ldr	r2, [r6, #0]
 800f3b6:	1a9b      	subs	r3, r3, r2
 800f3b8:	42ab      	cmp	r3, r5
 800f3ba:	dc26      	bgt.n	800f40a <_printf_common+0x96>
 800f3bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f3c0:	1e13      	subs	r3, r2, #0
 800f3c2:	6822      	ldr	r2, [r4, #0]
 800f3c4:	bf18      	it	ne
 800f3c6:	2301      	movne	r3, #1
 800f3c8:	0692      	lsls	r2, r2, #26
 800f3ca:	d42b      	bmi.n	800f424 <_printf_common+0xb0>
 800f3cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f3d0:	4649      	mov	r1, r9
 800f3d2:	4638      	mov	r0, r7
 800f3d4:	47c0      	blx	r8
 800f3d6:	3001      	adds	r0, #1
 800f3d8:	d01e      	beq.n	800f418 <_printf_common+0xa4>
 800f3da:	6823      	ldr	r3, [r4, #0]
 800f3dc:	68e5      	ldr	r5, [r4, #12]
 800f3de:	6832      	ldr	r2, [r6, #0]
 800f3e0:	f003 0306 	and.w	r3, r3, #6
 800f3e4:	2b04      	cmp	r3, #4
 800f3e6:	bf08      	it	eq
 800f3e8:	1aad      	subeq	r5, r5, r2
 800f3ea:	68a3      	ldr	r3, [r4, #8]
 800f3ec:	6922      	ldr	r2, [r4, #16]
 800f3ee:	bf0c      	ite	eq
 800f3f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f3f4:	2500      	movne	r5, #0
 800f3f6:	4293      	cmp	r3, r2
 800f3f8:	bfc4      	itt	gt
 800f3fa:	1a9b      	subgt	r3, r3, r2
 800f3fc:	18ed      	addgt	r5, r5, r3
 800f3fe:	2600      	movs	r6, #0
 800f400:	341a      	adds	r4, #26
 800f402:	42b5      	cmp	r5, r6
 800f404:	d11a      	bne.n	800f43c <_printf_common+0xc8>
 800f406:	2000      	movs	r0, #0
 800f408:	e008      	b.n	800f41c <_printf_common+0xa8>
 800f40a:	2301      	movs	r3, #1
 800f40c:	4652      	mov	r2, sl
 800f40e:	4649      	mov	r1, r9
 800f410:	4638      	mov	r0, r7
 800f412:	47c0      	blx	r8
 800f414:	3001      	adds	r0, #1
 800f416:	d103      	bne.n	800f420 <_printf_common+0xac>
 800f418:	f04f 30ff 	mov.w	r0, #4294967295
 800f41c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f420:	3501      	adds	r5, #1
 800f422:	e7c6      	b.n	800f3b2 <_printf_common+0x3e>
 800f424:	18e1      	adds	r1, r4, r3
 800f426:	1c5a      	adds	r2, r3, #1
 800f428:	2030      	movs	r0, #48	; 0x30
 800f42a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f42e:	4422      	add	r2, r4
 800f430:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f434:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f438:	3302      	adds	r3, #2
 800f43a:	e7c7      	b.n	800f3cc <_printf_common+0x58>
 800f43c:	2301      	movs	r3, #1
 800f43e:	4622      	mov	r2, r4
 800f440:	4649      	mov	r1, r9
 800f442:	4638      	mov	r0, r7
 800f444:	47c0      	blx	r8
 800f446:	3001      	adds	r0, #1
 800f448:	d0e6      	beq.n	800f418 <_printf_common+0xa4>
 800f44a:	3601      	adds	r6, #1
 800f44c:	e7d9      	b.n	800f402 <_printf_common+0x8e>
	...

0800f450 <_printf_i>:
 800f450:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f454:	7e0f      	ldrb	r7, [r1, #24]
 800f456:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f458:	2f78      	cmp	r7, #120	; 0x78
 800f45a:	4691      	mov	r9, r2
 800f45c:	4680      	mov	r8, r0
 800f45e:	460c      	mov	r4, r1
 800f460:	469a      	mov	sl, r3
 800f462:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f466:	d807      	bhi.n	800f478 <_printf_i+0x28>
 800f468:	2f62      	cmp	r7, #98	; 0x62
 800f46a:	d80a      	bhi.n	800f482 <_printf_i+0x32>
 800f46c:	2f00      	cmp	r7, #0
 800f46e:	f000 80d8 	beq.w	800f622 <_printf_i+0x1d2>
 800f472:	2f58      	cmp	r7, #88	; 0x58
 800f474:	f000 80a3 	beq.w	800f5be <_printf_i+0x16e>
 800f478:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f47c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f480:	e03a      	b.n	800f4f8 <_printf_i+0xa8>
 800f482:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f486:	2b15      	cmp	r3, #21
 800f488:	d8f6      	bhi.n	800f478 <_printf_i+0x28>
 800f48a:	a101      	add	r1, pc, #4	; (adr r1, 800f490 <_printf_i+0x40>)
 800f48c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f490:	0800f4e9 	.word	0x0800f4e9
 800f494:	0800f4fd 	.word	0x0800f4fd
 800f498:	0800f479 	.word	0x0800f479
 800f49c:	0800f479 	.word	0x0800f479
 800f4a0:	0800f479 	.word	0x0800f479
 800f4a4:	0800f479 	.word	0x0800f479
 800f4a8:	0800f4fd 	.word	0x0800f4fd
 800f4ac:	0800f479 	.word	0x0800f479
 800f4b0:	0800f479 	.word	0x0800f479
 800f4b4:	0800f479 	.word	0x0800f479
 800f4b8:	0800f479 	.word	0x0800f479
 800f4bc:	0800f609 	.word	0x0800f609
 800f4c0:	0800f52d 	.word	0x0800f52d
 800f4c4:	0800f5eb 	.word	0x0800f5eb
 800f4c8:	0800f479 	.word	0x0800f479
 800f4cc:	0800f479 	.word	0x0800f479
 800f4d0:	0800f62b 	.word	0x0800f62b
 800f4d4:	0800f479 	.word	0x0800f479
 800f4d8:	0800f52d 	.word	0x0800f52d
 800f4dc:	0800f479 	.word	0x0800f479
 800f4e0:	0800f479 	.word	0x0800f479
 800f4e4:	0800f5f3 	.word	0x0800f5f3
 800f4e8:	682b      	ldr	r3, [r5, #0]
 800f4ea:	1d1a      	adds	r2, r3, #4
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	602a      	str	r2, [r5, #0]
 800f4f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f4f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f4f8:	2301      	movs	r3, #1
 800f4fa:	e0a3      	b.n	800f644 <_printf_i+0x1f4>
 800f4fc:	6820      	ldr	r0, [r4, #0]
 800f4fe:	6829      	ldr	r1, [r5, #0]
 800f500:	0606      	lsls	r6, r0, #24
 800f502:	f101 0304 	add.w	r3, r1, #4
 800f506:	d50a      	bpl.n	800f51e <_printf_i+0xce>
 800f508:	680e      	ldr	r6, [r1, #0]
 800f50a:	602b      	str	r3, [r5, #0]
 800f50c:	2e00      	cmp	r6, #0
 800f50e:	da03      	bge.n	800f518 <_printf_i+0xc8>
 800f510:	232d      	movs	r3, #45	; 0x2d
 800f512:	4276      	negs	r6, r6
 800f514:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f518:	485e      	ldr	r0, [pc, #376]	; (800f694 <_printf_i+0x244>)
 800f51a:	230a      	movs	r3, #10
 800f51c:	e019      	b.n	800f552 <_printf_i+0x102>
 800f51e:	680e      	ldr	r6, [r1, #0]
 800f520:	602b      	str	r3, [r5, #0]
 800f522:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f526:	bf18      	it	ne
 800f528:	b236      	sxthne	r6, r6
 800f52a:	e7ef      	b.n	800f50c <_printf_i+0xbc>
 800f52c:	682b      	ldr	r3, [r5, #0]
 800f52e:	6820      	ldr	r0, [r4, #0]
 800f530:	1d19      	adds	r1, r3, #4
 800f532:	6029      	str	r1, [r5, #0]
 800f534:	0601      	lsls	r1, r0, #24
 800f536:	d501      	bpl.n	800f53c <_printf_i+0xec>
 800f538:	681e      	ldr	r6, [r3, #0]
 800f53a:	e002      	b.n	800f542 <_printf_i+0xf2>
 800f53c:	0646      	lsls	r6, r0, #25
 800f53e:	d5fb      	bpl.n	800f538 <_printf_i+0xe8>
 800f540:	881e      	ldrh	r6, [r3, #0]
 800f542:	4854      	ldr	r0, [pc, #336]	; (800f694 <_printf_i+0x244>)
 800f544:	2f6f      	cmp	r7, #111	; 0x6f
 800f546:	bf0c      	ite	eq
 800f548:	2308      	moveq	r3, #8
 800f54a:	230a      	movne	r3, #10
 800f54c:	2100      	movs	r1, #0
 800f54e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f552:	6865      	ldr	r5, [r4, #4]
 800f554:	60a5      	str	r5, [r4, #8]
 800f556:	2d00      	cmp	r5, #0
 800f558:	bfa2      	ittt	ge
 800f55a:	6821      	ldrge	r1, [r4, #0]
 800f55c:	f021 0104 	bicge.w	r1, r1, #4
 800f560:	6021      	strge	r1, [r4, #0]
 800f562:	b90e      	cbnz	r6, 800f568 <_printf_i+0x118>
 800f564:	2d00      	cmp	r5, #0
 800f566:	d04d      	beq.n	800f604 <_printf_i+0x1b4>
 800f568:	4615      	mov	r5, r2
 800f56a:	fbb6 f1f3 	udiv	r1, r6, r3
 800f56e:	fb03 6711 	mls	r7, r3, r1, r6
 800f572:	5dc7      	ldrb	r7, [r0, r7]
 800f574:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f578:	4637      	mov	r7, r6
 800f57a:	42bb      	cmp	r3, r7
 800f57c:	460e      	mov	r6, r1
 800f57e:	d9f4      	bls.n	800f56a <_printf_i+0x11a>
 800f580:	2b08      	cmp	r3, #8
 800f582:	d10b      	bne.n	800f59c <_printf_i+0x14c>
 800f584:	6823      	ldr	r3, [r4, #0]
 800f586:	07de      	lsls	r6, r3, #31
 800f588:	d508      	bpl.n	800f59c <_printf_i+0x14c>
 800f58a:	6923      	ldr	r3, [r4, #16]
 800f58c:	6861      	ldr	r1, [r4, #4]
 800f58e:	4299      	cmp	r1, r3
 800f590:	bfde      	ittt	le
 800f592:	2330      	movle	r3, #48	; 0x30
 800f594:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f598:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f59c:	1b52      	subs	r2, r2, r5
 800f59e:	6122      	str	r2, [r4, #16]
 800f5a0:	f8cd a000 	str.w	sl, [sp]
 800f5a4:	464b      	mov	r3, r9
 800f5a6:	aa03      	add	r2, sp, #12
 800f5a8:	4621      	mov	r1, r4
 800f5aa:	4640      	mov	r0, r8
 800f5ac:	f7ff fee2 	bl	800f374 <_printf_common>
 800f5b0:	3001      	adds	r0, #1
 800f5b2:	d14c      	bne.n	800f64e <_printf_i+0x1fe>
 800f5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5b8:	b004      	add	sp, #16
 800f5ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5be:	4835      	ldr	r0, [pc, #212]	; (800f694 <_printf_i+0x244>)
 800f5c0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f5c4:	6829      	ldr	r1, [r5, #0]
 800f5c6:	6823      	ldr	r3, [r4, #0]
 800f5c8:	f851 6b04 	ldr.w	r6, [r1], #4
 800f5cc:	6029      	str	r1, [r5, #0]
 800f5ce:	061d      	lsls	r5, r3, #24
 800f5d0:	d514      	bpl.n	800f5fc <_printf_i+0x1ac>
 800f5d2:	07df      	lsls	r7, r3, #31
 800f5d4:	bf44      	itt	mi
 800f5d6:	f043 0320 	orrmi.w	r3, r3, #32
 800f5da:	6023      	strmi	r3, [r4, #0]
 800f5dc:	b91e      	cbnz	r6, 800f5e6 <_printf_i+0x196>
 800f5de:	6823      	ldr	r3, [r4, #0]
 800f5e0:	f023 0320 	bic.w	r3, r3, #32
 800f5e4:	6023      	str	r3, [r4, #0]
 800f5e6:	2310      	movs	r3, #16
 800f5e8:	e7b0      	b.n	800f54c <_printf_i+0xfc>
 800f5ea:	6823      	ldr	r3, [r4, #0]
 800f5ec:	f043 0320 	orr.w	r3, r3, #32
 800f5f0:	6023      	str	r3, [r4, #0]
 800f5f2:	2378      	movs	r3, #120	; 0x78
 800f5f4:	4828      	ldr	r0, [pc, #160]	; (800f698 <_printf_i+0x248>)
 800f5f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f5fa:	e7e3      	b.n	800f5c4 <_printf_i+0x174>
 800f5fc:	0659      	lsls	r1, r3, #25
 800f5fe:	bf48      	it	mi
 800f600:	b2b6      	uxthmi	r6, r6
 800f602:	e7e6      	b.n	800f5d2 <_printf_i+0x182>
 800f604:	4615      	mov	r5, r2
 800f606:	e7bb      	b.n	800f580 <_printf_i+0x130>
 800f608:	682b      	ldr	r3, [r5, #0]
 800f60a:	6826      	ldr	r6, [r4, #0]
 800f60c:	6961      	ldr	r1, [r4, #20]
 800f60e:	1d18      	adds	r0, r3, #4
 800f610:	6028      	str	r0, [r5, #0]
 800f612:	0635      	lsls	r5, r6, #24
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	d501      	bpl.n	800f61c <_printf_i+0x1cc>
 800f618:	6019      	str	r1, [r3, #0]
 800f61a:	e002      	b.n	800f622 <_printf_i+0x1d2>
 800f61c:	0670      	lsls	r0, r6, #25
 800f61e:	d5fb      	bpl.n	800f618 <_printf_i+0x1c8>
 800f620:	8019      	strh	r1, [r3, #0]
 800f622:	2300      	movs	r3, #0
 800f624:	6123      	str	r3, [r4, #16]
 800f626:	4615      	mov	r5, r2
 800f628:	e7ba      	b.n	800f5a0 <_printf_i+0x150>
 800f62a:	682b      	ldr	r3, [r5, #0]
 800f62c:	1d1a      	adds	r2, r3, #4
 800f62e:	602a      	str	r2, [r5, #0]
 800f630:	681d      	ldr	r5, [r3, #0]
 800f632:	6862      	ldr	r2, [r4, #4]
 800f634:	2100      	movs	r1, #0
 800f636:	4628      	mov	r0, r5
 800f638:	f7f0 fdd2 	bl	80001e0 <memchr>
 800f63c:	b108      	cbz	r0, 800f642 <_printf_i+0x1f2>
 800f63e:	1b40      	subs	r0, r0, r5
 800f640:	6060      	str	r0, [r4, #4]
 800f642:	6863      	ldr	r3, [r4, #4]
 800f644:	6123      	str	r3, [r4, #16]
 800f646:	2300      	movs	r3, #0
 800f648:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f64c:	e7a8      	b.n	800f5a0 <_printf_i+0x150>
 800f64e:	6923      	ldr	r3, [r4, #16]
 800f650:	462a      	mov	r2, r5
 800f652:	4649      	mov	r1, r9
 800f654:	4640      	mov	r0, r8
 800f656:	47d0      	blx	sl
 800f658:	3001      	adds	r0, #1
 800f65a:	d0ab      	beq.n	800f5b4 <_printf_i+0x164>
 800f65c:	6823      	ldr	r3, [r4, #0]
 800f65e:	079b      	lsls	r3, r3, #30
 800f660:	d413      	bmi.n	800f68a <_printf_i+0x23a>
 800f662:	68e0      	ldr	r0, [r4, #12]
 800f664:	9b03      	ldr	r3, [sp, #12]
 800f666:	4298      	cmp	r0, r3
 800f668:	bfb8      	it	lt
 800f66a:	4618      	movlt	r0, r3
 800f66c:	e7a4      	b.n	800f5b8 <_printf_i+0x168>
 800f66e:	2301      	movs	r3, #1
 800f670:	4632      	mov	r2, r6
 800f672:	4649      	mov	r1, r9
 800f674:	4640      	mov	r0, r8
 800f676:	47d0      	blx	sl
 800f678:	3001      	adds	r0, #1
 800f67a:	d09b      	beq.n	800f5b4 <_printf_i+0x164>
 800f67c:	3501      	adds	r5, #1
 800f67e:	68e3      	ldr	r3, [r4, #12]
 800f680:	9903      	ldr	r1, [sp, #12]
 800f682:	1a5b      	subs	r3, r3, r1
 800f684:	42ab      	cmp	r3, r5
 800f686:	dcf2      	bgt.n	800f66e <_printf_i+0x21e>
 800f688:	e7eb      	b.n	800f662 <_printf_i+0x212>
 800f68a:	2500      	movs	r5, #0
 800f68c:	f104 0619 	add.w	r6, r4, #25
 800f690:	e7f5      	b.n	800f67e <_printf_i+0x22e>
 800f692:	bf00      	nop
 800f694:	08013e32 	.word	0x08013e32
 800f698:	08013e43 	.word	0x08013e43

0800f69c <iprintf>:
 800f69c:	b40f      	push	{r0, r1, r2, r3}
 800f69e:	4b0a      	ldr	r3, [pc, #40]	; (800f6c8 <iprintf+0x2c>)
 800f6a0:	b513      	push	{r0, r1, r4, lr}
 800f6a2:	681c      	ldr	r4, [r3, #0]
 800f6a4:	b124      	cbz	r4, 800f6b0 <iprintf+0x14>
 800f6a6:	69a3      	ldr	r3, [r4, #24]
 800f6a8:	b913      	cbnz	r3, 800f6b0 <iprintf+0x14>
 800f6aa:	4620      	mov	r0, r4
 800f6ac:	f7ff fa1c 	bl	800eae8 <__sinit>
 800f6b0:	ab05      	add	r3, sp, #20
 800f6b2:	9a04      	ldr	r2, [sp, #16]
 800f6b4:	68a1      	ldr	r1, [r4, #8]
 800f6b6:	9301      	str	r3, [sp, #4]
 800f6b8:	4620      	mov	r0, r4
 800f6ba:	f001 fe11 	bl	80112e0 <_vfiprintf_r>
 800f6be:	b002      	add	sp, #8
 800f6c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6c4:	b004      	add	sp, #16
 800f6c6:	4770      	bx	lr
 800f6c8:	200000a0 	.word	0x200000a0

0800f6cc <putchar>:
 800f6cc:	4b09      	ldr	r3, [pc, #36]	; (800f6f4 <putchar+0x28>)
 800f6ce:	b513      	push	{r0, r1, r4, lr}
 800f6d0:	681c      	ldr	r4, [r3, #0]
 800f6d2:	4601      	mov	r1, r0
 800f6d4:	b134      	cbz	r4, 800f6e4 <putchar+0x18>
 800f6d6:	69a3      	ldr	r3, [r4, #24]
 800f6d8:	b923      	cbnz	r3, 800f6e4 <putchar+0x18>
 800f6da:	9001      	str	r0, [sp, #4]
 800f6dc:	4620      	mov	r0, r4
 800f6de:	f7ff fa03 	bl	800eae8 <__sinit>
 800f6e2:	9901      	ldr	r1, [sp, #4]
 800f6e4:	68a2      	ldr	r2, [r4, #8]
 800f6e6:	4620      	mov	r0, r4
 800f6e8:	b002      	add	sp, #8
 800f6ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6ee:	f001 bf27 	b.w	8011540 <_putc_r>
 800f6f2:	bf00      	nop
 800f6f4:	200000a0 	.word	0x200000a0

0800f6f8 <_puts_r>:
 800f6f8:	b570      	push	{r4, r5, r6, lr}
 800f6fa:	460e      	mov	r6, r1
 800f6fc:	4605      	mov	r5, r0
 800f6fe:	b118      	cbz	r0, 800f708 <_puts_r+0x10>
 800f700:	6983      	ldr	r3, [r0, #24]
 800f702:	b90b      	cbnz	r3, 800f708 <_puts_r+0x10>
 800f704:	f7ff f9f0 	bl	800eae8 <__sinit>
 800f708:	69ab      	ldr	r3, [r5, #24]
 800f70a:	68ac      	ldr	r4, [r5, #8]
 800f70c:	b913      	cbnz	r3, 800f714 <_puts_r+0x1c>
 800f70e:	4628      	mov	r0, r5
 800f710:	f7ff f9ea 	bl	800eae8 <__sinit>
 800f714:	4b2c      	ldr	r3, [pc, #176]	; (800f7c8 <_puts_r+0xd0>)
 800f716:	429c      	cmp	r4, r3
 800f718:	d120      	bne.n	800f75c <_puts_r+0x64>
 800f71a:	686c      	ldr	r4, [r5, #4]
 800f71c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f71e:	07db      	lsls	r3, r3, #31
 800f720:	d405      	bmi.n	800f72e <_puts_r+0x36>
 800f722:	89a3      	ldrh	r3, [r4, #12]
 800f724:	0598      	lsls	r0, r3, #22
 800f726:	d402      	bmi.n	800f72e <_puts_r+0x36>
 800f728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f72a:	f7ff faa0 	bl	800ec6e <__retarget_lock_acquire_recursive>
 800f72e:	89a3      	ldrh	r3, [r4, #12]
 800f730:	0719      	lsls	r1, r3, #28
 800f732:	d51d      	bpl.n	800f770 <_puts_r+0x78>
 800f734:	6923      	ldr	r3, [r4, #16]
 800f736:	b1db      	cbz	r3, 800f770 <_puts_r+0x78>
 800f738:	3e01      	subs	r6, #1
 800f73a:	68a3      	ldr	r3, [r4, #8]
 800f73c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f740:	3b01      	subs	r3, #1
 800f742:	60a3      	str	r3, [r4, #8]
 800f744:	bb39      	cbnz	r1, 800f796 <_puts_r+0x9e>
 800f746:	2b00      	cmp	r3, #0
 800f748:	da38      	bge.n	800f7bc <_puts_r+0xc4>
 800f74a:	4622      	mov	r2, r4
 800f74c:	210a      	movs	r1, #10
 800f74e:	4628      	mov	r0, r5
 800f750:	f000 f906 	bl	800f960 <__swbuf_r>
 800f754:	3001      	adds	r0, #1
 800f756:	d011      	beq.n	800f77c <_puts_r+0x84>
 800f758:	250a      	movs	r5, #10
 800f75a:	e011      	b.n	800f780 <_puts_r+0x88>
 800f75c:	4b1b      	ldr	r3, [pc, #108]	; (800f7cc <_puts_r+0xd4>)
 800f75e:	429c      	cmp	r4, r3
 800f760:	d101      	bne.n	800f766 <_puts_r+0x6e>
 800f762:	68ac      	ldr	r4, [r5, #8]
 800f764:	e7da      	b.n	800f71c <_puts_r+0x24>
 800f766:	4b1a      	ldr	r3, [pc, #104]	; (800f7d0 <_puts_r+0xd8>)
 800f768:	429c      	cmp	r4, r3
 800f76a:	bf08      	it	eq
 800f76c:	68ec      	ldreq	r4, [r5, #12]
 800f76e:	e7d5      	b.n	800f71c <_puts_r+0x24>
 800f770:	4621      	mov	r1, r4
 800f772:	4628      	mov	r0, r5
 800f774:	f000 f958 	bl	800fa28 <__swsetup_r>
 800f778:	2800      	cmp	r0, #0
 800f77a:	d0dd      	beq.n	800f738 <_puts_r+0x40>
 800f77c:	f04f 35ff 	mov.w	r5, #4294967295
 800f780:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f782:	07da      	lsls	r2, r3, #31
 800f784:	d405      	bmi.n	800f792 <_puts_r+0x9a>
 800f786:	89a3      	ldrh	r3, [r4, #12]
 800f788:	059b      	lsls	r3, r3, #22
 800f78a:	d402      	bmi.n	800f792 <_puts_r+0x9a>
 800f78c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f78e:	f7ff fa6f 	bl	800ec70 <__retarget_lock_release_recursive>
 800f792:	4628      	mov	r0, r5
 800f794:	bd70      	pop	{r4, r5, r6, pc}
 800f796:	2b00      	cmp	r3, #0
 800f798:	da04      	bge.n	800f7a4 <_puts_r+0xac>
 800f79a:	69a2      	ldr	r2, [r4, #24]
 800f79c:	429a      	cmp	r2, r3
 800f79e:	dc06      	bgt.n	800f7ae <_puts_r+0xb6>
 800f7a0:	290a      	cmp	r1, #10
 800f7a2:	d004      	beq.n	800f7ae <_puts_r+0xb6>
 800f7a4:	6823      	ldr	r3, [r4, #0]
 800f7a6:	1c5a      	adds	r2, r3, #1
 800f7a8:	6022      	str	r2, [r4, #0]
 800f7aa:	7019      	strb	r1, [r3, #0]
 800f7ac:	e7c5      	b.n	800f73a <_puts_r+0x42>
 800f7ae:	4622      	mov	r2, r4
 800f7b0:	4628      	mov	r0, r5
 800f7b2:	f000 f8d5 	bl	800f960 <__swbuf_r>
 800f7b6:	3001      	adds	r0, #1
 800f7b8:	d1bf      	bne.n	800f73a <_puts_r+0x42>
 800f7ba:	e7df      	b.n	800f77c <_puts_r+0x84>
 800f7bc:	6823      	ldr	r3, [r4, #0]
 800f7be:	250a      	movs	r5, #10
 800f7c0:	1c5a      	adds	r2, r3, #1
 800f7c2:	6022      	str	r2, [r4, #0]
 800f7c4:	701d      	strb	r5, [r3, #0]
 800f7c6:	e7db      	b.n	800f780 <_puts_r+0x88>
 800f7c8:	08013ddc 	.word	0x08013ddc
 800f7cc:	08013dfc 	.word	0x08013dfc
 800f7d0:	08013dbc 	.word	0x08013dbc

0800f7d4 <puts>:
 800f7d4:	4b02      	ldr	r3, [pc, #8]	; (800f7e0 <puts+0xc>)
 800f7d6:	4601      	mov	r1, r0
 800f7d8:	6818      	ldr	r0, [r3, #0]
 800f7da:	f7ff bf8d 	b.w	800f6f8 <_puts_r>
 800f7de:	bf00      	nop
 800f7e0:	200000a0 	.word	0x200000a0

0800f7e4 <cleanup_glue>:
 800f7e4:	b538      	push	{r3, r4, r5, lr}
 800f7e6:	460c      	mov	r4, r1
 800f7e8:	6809      	ldr	r1, [r1, #0]
 800f7ea:	4605      	mov	r5, r0
 800f7ec:	b109      	cbz	r1, 800f7f2 <cleanup_glue+0xe>
 800f7ee:	f7ff fff9 	bl	800f7e4 <cleanup_glue>
 800f7f2:	4621      	mov	r1, r4
 800f7f4:	4628      	mov	r0, r5
 800f7f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f7fa:	f001 bcfb 	b.w	80111f4 <_free_r>
	...

0800f800 <_reclaim_reent>:
 800f800:	4b2c      	ldr	r3, [pc, #176]	; (800f8b4 <_reclaim_reent+0xb4>)
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	4283      	cmp	r3, r0
 800f806:	b570      	push	{r4, r5, r6, lr}
 800f808:	4604      	mov	r4, r0
 800f80a:	d051      	beq.n	800f8b0 <_reclaim_reent+0xb0>
 800f80c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f80e:	b143      	cbz	r3, 800f822 <_reclaim_reent+0x22>
 800f810:	68db      	ldr	r3, [r3, #12]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d14a      	bne.n	800f8ac <_reclaim_reent+0xac>
 800f816:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f818:	6819      	ldr	r1, [r3, #0]
 800f81a:	b111      	cbz	r1, 800f822 <_reclaim_reent+0x22>
 800f81c:	4620      	mov	r0, r4
 800f81e:	f001 fce9 	bl	80111f4 <_free_r>
 800f822:	6961      	ldr	r1, [r4, #20]
 800f824:	b111      	cbz	r1, 800f82c <_reclaim_reent+0x2c>
 800f826:	4620      	mov	r0, r4
 800f828:	f001 fce4 	bl	80111f4 <_free_r>
 800f82c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f82e:	b111      	cbz	r1, 800f836 <_reclaim_reent+0x36>
 800f830:	4620      	mov	r0, r4
 800f832:	f001 fcdf 	bl	80111f4 <_free_r>
 800f836:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f838:	b111      	cbz	r1, 800f840 <_reclaim_reent+0x40>
 800f83a:	4620      	mov	r0, r4
 800f83c:	f001 fcda 	bl	80111f4 <_free_r>
 800f840:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f842:	b111      	cbz	r1, 800f84a <_reclaim_reent+0x4a>
 800f844:	4620      	mov	r0, r4
 800f846:	f001 fcd5 	bl	80111f4 <_free_r>
 800f84a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f84c:	b111      	cbz	r1, 800f854 <_reclaim_reent+0x54>
 800f84e:	4620      	mov	r0, r4
 800f850:	f001 fcd0 	bl	80111f4 <_free_r>
 800f854:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f856:	b111      	cbz	r1, 800f85e <_reclaim_reent+0x5e>
 800f858:	4620      	mov	r0, r4
 800f85a:	f001 fccb 	bl	80111f4 <_free_r>
 800f85e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f860:	b111      	cbz	r1, 800f868 <_reclaim_reent+0x68>
 800f862:	4620      	mov	r0, r4
 800f864:	f001 fcc6 	bl	80111f4 <_free_r>
 800f868:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f86a:	b111      	cbz	r1, 800f872 <_reclaim_reent+0x72>
 800f86c:	4620      	mov	r0, r4
 800f86e:	f001 fcc1 	bl	80111f4 <_free_r>
 800f872:	69a3      	ldr	r3, [r4, #24]
 800f874:	b1e3      	cbz	r3, 800f8b0 <_reclaim_reent+0xb0>
 800f876:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f878:	4620      	mov	r0, r4
 800f87a:	4798      	blx	r3
 800f87c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f87e:	b1b9      	cbz	r1, 800f8b0 <_reclaim_reent+0xb0>
 800f880:	4620      	mov	r0, r4
 800f882:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f886:	f7ff bfad 	b.w	800f7e4 <cleanup_glue>
 800f88a:	5949      	ldr	r1, [r1, r5]
 800f88c:	b941      	cbnz	r1, 800f8a0 <_reclaim_reent+0xa0>
 800f88e:	3504      	adds	r5, #4
 800f890:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f892:	2d80      	cmp	r5, #128	; 0x80
 800f894:	68d9      	ldr	r1, [r3, #12]
 800f896:	d1f8      	bne.n	800f88a <_reclaim_reent+0x8a>
 800f898:	4620      	mov	r0, r4
 800f89a:	f001 fcab 	bl	80111f4 <_free_r>
 800f89e:	e7ba      	b.n	800f816 <_reclaim_reent+0x16>
 800f8a0:	680e      	ldr	r6, [r1, #0]
 800f8a2:	4620      	mov	r0, r4
 800f8a4:	f001 fca6 	bl	80111f4 <_free_r>
 800f8a8:	4631      	mov	r1, r6
 800f8aa:	e7ef      	b.n	800f88c <_reclaim_reent+0x8c>
 800f8ac:	2500      	movs	r5, #0
 800f8ae:	e7ef      	b.n	800f890 <_reclaim_reent+0x90>
 800f8b0:	bd70      	pop	{r4, r5, r6, pc}
 800f8b2:	bf00      	nop
 800f8b4:	200000a0 	.word	0x200000a0

0800f8b8 <_sbrk_r>:
 800f8b8:	b538      	push	{r3, r4, r5, lr}
 800f8ba:	4d06      	ldr	r5, [pc, #24]	; (800f8d4 <_sbrk_r+0x1c>)
 800f8bc:	2300      	movs	r3, #0
 800f8be:	4604      	mov	r4, r0
 800f8c0:	4608      	mov	r0, r1
 800f8c2:	602b      	str	r3, [r5, #0]
 800f8c4:	f7f5 f822 	bl	800490c <_sbrk>
 800f8c8:	1c43      	adds	r3, r0, #1
 800f8ca:	d102      	bne.n	800f8d2 <_sbrk_r+0x1a>
 800f8cc:	682b      	ldr	r3, [r5, #0]
 800f8ce:	b103      	cbz	r3, 800f8d2 <_sbrk_r+0x1a>
 800f8d0:	6023      	str	r3, [r4, #0]
 800f8d2:	bd38      	pop	{r3, r4, r5, pc}
 800f8d4:	20005b18 	.word	0x20005b18

0800f8d8 <__sread>:
 800f8d8:	b510      	push	{r4, lr}
 800f8da:	460c      	mov	r4, r1
 800f8dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8e0:	f001 fe76 	bl	80115d0 <_read_r>
 800f8e4:	2800      	cmp	r0, #0
 800f8e6:	bfab      	itete	ge
 800f8e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f8ea:	89a3      	ldrhlt	r3, [r4, #12]
 800f8ec:	181b      	addge	r3, r3, r0
 800f8ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f8f2:	bfac      	ite	ge
 800f8f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800f8f6:	81a3      	strhlt	r3, [r4, #12]
 800f8f8:	bd10      	pop	{r4, pc}

0800f8fa <__swrite>:
 800f8fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8fe:	461f      	mov	r7, r3
 800f900:	898b      	ldrh	r3, [r1, #12]
 800f902:	05db      	lsls	r3, r3, #23
 800f904:	4605      	mov	r5, r0
 800f906:	460c      	mov	r4, r1
 800f908:	4616      	mov	r6, r2
 800f90a:	d505      	bpl.n	800f918 <__swrite+0x1e>
 800f90c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f910:	2302      	movs	r3, #2
 800f912:	2200      	movs	r2, #0
 800f914:	f001 f848 	bl	80109a8 <_lseek_r>
 800f918:	89a3      	ldrh	r3, [r4, #12]
 800f91a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f91e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f922:	81a3      	strh	r3, [r4, #12]
 800f924:	4632      	mov	r2, r6
 800f926:	463b      	mov	r3, r7
 800f928:	4628      	mov	r0, r5
 800f92a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f92e:	f000 b869 	b.w	800fa04 <_write_r>

0800f932 <__sseek>:
 800f932:	b510      	push	{r4, lr}
 800f934:	460c      	mov	r4, r1
 800f936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f93a:	f001 f835 	bl	80109a8 <_lseek_r>
 800f93e:	1c43      	adds	r3, r0, #1
 800f940:	89a3      	ldrh	r3, [r4, #12]
 800f942:	bf15      	itete	ne
 800f944:	6560      	strne	r0, [r4, #84]	; 0x54
 800f946:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f94a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f94e:	81a3      	strheq	r3, [r4, #12]
 800f950:	bf18      	it	ne
 800f952:	81a3      	strhne	r3, [r4, #12]
 800f954:	bd10      	pop	{r4, pc}

0800f956 <__sclose>:
 800f956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f95a:	f000 b8d3 	b.w	800fb04 <_close_r>
	...

0800f960 <__swbuf_r>:
 800f960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f962:	460e      	mov	r6, r1
 800f964:	4614      	mov	r4, r2
 800f966:	4605      	mov	r5, r0
 800f968:	b118      	cbz	r0, 800f972 <__swbuf_r+0x12>
 800f96a:	6983      	ldr	r3, [r0, #24]
 800f96c:	b90b      	cbnz	r3, 800f972 <__swbuf_r+0x12>
 800f96e:	f7ff f8bb 	bl	800eae8 <__sinit>
 800f972:	4b21      	ldr	r3, [pc, #132]	; (800f9f8 <__swbuf_r+0x98>)
 800f974:	429c      	cmp	r4, r3
 800f976:	d12b      	bne.n	800f9d0 <__swbuf_r+0x70>
 800f978:	686c      	ldr	r4, [r5, #4]
 800f97a:	69a3      	ldr	r3, [r4, #24]
 800f97c:	60a3      	str	r3, [r4, #8]
 800f97e:	89a3      	ldrh	r3, [r4, #12]
 800f980:	071a      	lsls	r2, r3, #28
 800f982:	d52f      	bpl.n	800f9e4 <__swbuf_r+0x84>
 800f984:	6923      	ldr	r3, [r4, #16]
 800f986:	b36b      	cbz	r3, 800f9e4 <__swbuf_r+0x84>
 800f988:	6923      	ldr	r3, [r4, #16]
 800f98a:	6820      	ldr	r0, [r4, #0]
 800f98c:	1ac0      	subs	r0, r0, r3
 800f98e:	6963      	ldr	r3, [r4, #20]
 800f990:	b2f6      	uxtb	r6, r6
 800f992:	4283      	cmp	r3, r0
 800f994:	4637      	mov	r7, r6
 800f996:	dc04      	bgt.n	800f9a2 <__swbuf_r+0x42>
 800f998:	4621      	mov	r1, r4
 800f99a:	4628      	mov	r0, r5
 800f99c:	f000 ffc4 	bl	8010928 <_fflush_r>
 800f9a0:	bb30      	cbnz	r0, 800f9f0 <__swbuf_r+0x90>
 800f9a2:	68a3      	ldr	r3, [r4, #8]
 800f9a4:	3b01      	subs	r3, #1
 800f9a6:	60a3      	str	r3, [r4, #8]
 800f9a8:	6823      	ldr	r3, [r4, #0]
 800f9aa:	1c5a      	adds	r2, r3, #1
 800f9ac:	6022      	str	r2, [r4, #0]
 800f9ae:	701e      	strb	r6, [r3, #0]
 800f9b0:	6963      	ldr	r3, [r4, #20]
 800f9b2:	3001      	adds	r0, #1
 800f9b4:	4283      	cmp	r3, r0
 800f9b6:	d004      	beq.n	800f9c2 <__swbuf_r+0x62>
 800f9b8:	89a3      	ldrh	r3, [r4, #12]
 800f9ba:	07db      	lsls	r3, r3, #31
 800f9bc:	d506      	bpl.n	800f9cc <__swbuf_r+0x6c>
 800f9be:	2e0a      	cmp	r6, #10
 800f9c0:	d104      	bne.n	800f9cc <__swbuf_r+0x6c>
 800f9c2:	4621      	mov	r1, r4
 800f9c4:	4628      	mov	r0, r5
 800f9c6:	f000 ffaf 	bl	8010928 <_fflush_r>
 800f9ca:	b988      	cbnz	r0, 800f9f0 <__swbuf_r+0x90>
 800f9cc:	4638      	mov	r0, r7
 800f9ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9d0:	4b0a      	ldr	r3, [pc, #40]	; (800f9fc <__swbuf_r+0x9c>)
 800f9d2:	429c      	cmp	r4, r3
 800f9d4:	d101      	bne.n	800f9da <__swbuf_r+0x7a>
 800f9d6:	68ac      	ldr	r4, [r5, #8]
 800f9d8:	e7cf      	b.n	800f97a <__swbuf_r+0x1a>
 800f9da:	4b09      	ldr	r3, [pc, #36]	; (800fa00 <__swbuf_r+0xa0>)
 800f9dc:	429c      	cmp	r4, r3
 800f9de:	bf08      	it	eq
 800f9e0:	68ec      	ldreq	r4, [r5, #12]
 800f9e2:	e7ca      	b.n	800f97a <__swbuf_r+0x1a>
 800f9e4:	4621      	mov	r1, r4
 800f9e6:	4628      	mov	r0, r5
 800f9e8:	f000 f81e 	bl	800fa28 <__swsetup_r>
 800f9ec:	2800      	cmp	r0, #0
 800f9ee:	d0cb      	beq.n	800f988 <__swbuf_r+0x28>
 800f9f0:	f04f 37ff 	mov.w	r7, #4294967295
 800f9f4:	e7ea      	b.n	800f9cc <__swbuf_r+0x6c>
 800f9f6:	bf00      	nop
 800f9f8:	08013ddc 	.word	0x08013ddc
 800f9fc:	08013dfc 	.word	0x08013dfc
 800fa00:	08013dbc 	.word	0x08013dbc

0800fa04 <_write_r>:
 800fa04:	b538      	push	{r3, r4, r5, lr}
 800fa06:	4d07      	ldr	r5, [pc, #28]	; (800fa24 <_write_r+0x20>)
 800fa08:	4604      	mov	r4, r0
 800fa0a:	4608      	mov	r0, r1
 800fa0c:	4611      	mov	r1, r2
 800fa0e:	2200      	movs	r2, #0
 800fa10:	602a      	str	r2, [r5, #0]
 800fa12:	461a      	mov	r2, r3
 800fa14:	f7f4 fbcf 	bl	80041b6 <_write>
 800fa18:	1c43      	adds	r3, r0, #1
 800fa1a:	d102      	bne.n	800fa22 <_write_r+0x1e>
 800fa1c:	682b      	ldr	r3, [r5, #0]
 800fa1e:	b103      	cbz	r3, 800fa22 <_write_r+0x1e>
 800fa20:	6023      	str	r3, [r4, #0]
 800fa22:	bd38      	pop	{r3, r4, r5, pc}
 800fa24:	20005b18 	.word	0x20005b18

0800fa28 <__swsetup_r>:
 800fa28:	4b32      	ldr	r3, [pc, #200]	; (800faf4 <__swsetup_r+0xcc>)
 800fa2a:	b570      	push	{r4, r5, r6, lr}
 800fa2c:	681d      	ldr	r5, [r3, #0]
 800fa2e:	4606      	mov	r6, r0
 800fa30:	460c      	mov	r4, r1
 800fa32:	b125      	cbz	r5, 800fa3e <__swsetup_r+0x16>
 800fa34:	69ab      	ldr	r3, [r5, #24]
 800fa36:	b913      	cbnz	r3, 800fa3e <__swsetup_r+0x16>
 800fa38:	4628      	mov	r0, r5
 800fa3a:	f7ff f855 	bl	800eae8 <__sinit>
 800fa3e:	4b2e      	ldr	r3, [pc, #184]	; (800faf8 <__swsetup_r+0xd0>)
 800fa40:	429c      	cmp	r4, r3
 800fa42:	d10f      	bne.n	800fa64 <__swsetup_r+0x3c>
 800fa44:	686c      	ldr	r4, [r5, #4]
 800fa46:	89a3      	ldrh	r3, [r4, #12]
 800fa48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fa4c:	0719      	lsls	r1, r3, #28
 800fa4e:	d42c      	bmi.n	800faaa <__swsetup_r+0x82>
 800fa50:	06dd      	lsls	r5, r3, #27
 800fa52:	d411      	bmi.n	800fa78 <__swsetup_r+0x50>
 800fa54:	2309      	movs	r3, #9
 800fa56:	6033      	str	r3, [r6, #0]
 800fa58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fa5c:	81a3      	strh	r3, [r4, #12]
 800fa5e:	f04f 30ff 	mov.w	r0, #4294967295
 800fa62:	e03e      	b.n	800fae2 <__swsetup_r+0xba>
 800fa64:	4b25      	ldr	r3, [pc, #148]	; (800fafc <__swsetup_r+0xd4>)
 800fa66:	429c      	cmp	r4, r3
 800fa68:	d101      	bne.n	800fa6e <__swsetup_r+0x46>
 800fa6a:	68ac      	ldr	r4, [r5, #8]
 800fa6c:	e7eb      	b.n	800fa46 <__swsetup_r+0x1e>
 800fa6e:	4b24      	ldr	r3, [pc, #144]	; (800fb00 <__swsetup_r+0xd8>)
 800fa70:	429c      	cmp	r4, r3
 800fa72:	bf08      	it	eq
 800fa74:	68ec      	ldreq	r4, [r5, #12]
 800fa76:	e7e6      	b.n	800fa46 <__swsetup_r+0x1e>
 800fa78:	0758      	lsls	r0, r3, #29
 800fa7a:	d512      	bpl.n	800faa2 <__swsetup_r+0x7a>
 800fa7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fa7e:	b141      	cbz	r1, 800fa92 <__swsetup_r+0x6a>
 800fa80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fa84:	4299      	cmp	r1, r3
 800fa86:	d002      	beq.n	800fa8e <__swsetup_r+0x66>
 800fa88:	4630      	mov	r0, r6
 800fa8a:	f001 fbb3 	bl	80111f4 <_free_r>
 800fa8e:	2300      	movs	r3, #0
 800fa90:	6363      	str	r3, [r4, #52]	; 0x34
 800fa92:	89a3      	ldrh	r3, [r4, #12]
 800fa94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fa98:	81a3      	strh	r3, [r4, #12]
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	6063      	str	r3, [r4, #4]
 800fa9e:	6923      	ldr	r3, [r4, #16]
 800faa0:	6023      	str	r3, [r4, #0]
 800faa2:	89a3      	ldrh	r3, [r4, #12]
 800faa4:	f043 0308 	orr.w	r3, r3, #8
 800faa8:	81a3      	strh	r3, [r4, #12]
 800faaa:	6923      	ldr	r3, [r4, #16]
 800faac:	b94b      	cbnz	r3, 800fac2 <__swsetup_r+0x9a>
 800faae:	89a3      	ldrh	r3, [r4, #12]
 800fab0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fab4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fab8:	d003      	beq.n	800fac2 <__swsetup_r+0x9a>
 800faba:	4621      	mov	r1, r4
 800fabc:	4630      	mov	r0, r6
 800fabe:	f000 ffab 	bl	8010a18 <__smakebuf_r>
 800fac2:	89a0      	ldrh	r0, [r4, #12]
 800fac4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fac8:	f010 0301 	ands.w	r3, r0, #1
 800facc:	d00a      	beq.n	800fae4 <__swsetup_r+0xbc>
 800face:	2300      	movs	r3, #0
 800fad0:	60a3      	str	r3, [r4, #8]
 800fad2:	6963      	ldr	r3, [r4, #20]
 800fad4:	425b      	negs	r3, r3
 800fad6:	61a3      	str	r3, [r4, #24]
 800fad8:	6923      	ldr	r3, [r4, #16]
 800fada:	b943      	cbnz	r3, 800faee <__swsetup_r+0xc6>
 800fadc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fae0:	d1ba      	bne.n	800fa58 <__swsetup_r+0x30>
 800fae2:	bd70      	pop	{r4, r5, r6, pc}
 800fae4:	0781      	lsls	r1, r0, #30
 800fae6:	bf58      	it	pl
 800fae8:	6963      	ldrpl	r3, [r4, #20]
 800faea:	60a3      	str	r3, [r4, #8]
 800faec:	e7f4      	b.n	800fad8 <__swsetup_r+0xb0>
 800faee:	2000      	movs	r0, #0
 800faf0:	e7f7      	b.n	800fae2 <__swsetup_r+0xba>
 800faf2:	bf00      	nop
 800faf4:	200000a0 	.word	0x200000a0
 800faf8:	08013ddc 	.word	0x08013ddc
 800fafc:	08013dfc 	.word	0x08013dfc
 800fb00:	08013dbc 	.word	0x08013dbc

0800fb04 <_close_r>:
 800fb04:	b538      	push	{r3, r4, r5, lr}
 800fb06:	4d06      	ldr	r5, [pc, #24]	; (800fb20 <_close_r+0x1c>)
 800fb08:	2300      	movs	r3, #0
 800fb0a:	4604      	mov	r4, r0
 800fb0c:	4608      	mov	r0, r1
 800fb0e:	602b      	str	r3, [r5, #0]
 800fb10:	f7f4 fec7 	bl	80048a2 <_close>
 800fb14:	1c43      	adds	r3, r0, #1
 800fb16:	d102      	bne.n	800fb1e <_close_r+0x1a>
 800fb18:	682b      	ldr	r3, [r5, #0]
 800fb1a:	b103      	cbz	r3, 800fb1e <_close_r+0x1a>
 800fb1c:	6023      	str	r3, [r4, #0]
 800fb1e:	bd38      	pop	{r3, r4, r5, pc}
 800fb20:	20005b18 	.word	0x20005b18

0800fb24 <quorem>:
 800fb24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb28:	6903      	ldr	r3, [r0, #16]
 800fb2a:	690c      	ldr	r4, [r1, #16]
 800fb2c:	42a3      	cmp	r3, r4
 800fb2e:	4607      	mov	r7, r0
 800fb30:	f2c0 8081 	blt.w	800fc36 <quorem+0x112>
 800fb34:	3c01      	subs	r4, #1
 800fb36:	f101 0814 	add.w	r8, r1, #20
 800fb3a:	f100 0514 	add.w	r5, r0, #20
 800fb3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fb42:	9301      	str	r3, [sp, #4]
 800fb44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fb48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fb4c:	3301      	adds	r3, #1
 800fb4e:	429a      	cmp	r2, r3
 800fb50:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fb54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fb58:	fbb2 f6f3 	udiv	r6, r2, r3
 800fb5c:	d331      	bcc.n	800fbc2 <quorem+0x9e>
 800fb5e:	f04f 0e00 	mov.w	lr, #0
 800fb62:	4640      	mov	r0, r8
 800fb64:	46ac      	mov	ip, r5
 800fb66:	46f2      	mov	sl, lr
 800fb68:	f850 2b04 	ldr.w	r2, [r0], #4
 800fb6c:	b293      	uxth	r3, r2
 800fb6e:	fb06 e303 	mla	r3, r6, r3, lr
 800fb72:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fb76:	b29b      	uxth	r3, r3
 800fb78:	ebaa 0303 	sub.w	r3, sl, r3
 800fb7c:	f8dc a000 	ldr.w	sl, [ip]
 800fb80:	0c12      	lsrs	r2, r2, #16
 800fb82:	fa13 f38a 	uxtah	r3, r3, sl
 800fb86:	fb06 e202 	mla	r2, r6, r2, lr
 800fb8a:	9300      	str	r3, [sp, #0]
 800fb8c:	9b00      	ldr	r3, [sp, #0]
 800fb8e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fb92:	b292      	uxth	r2, r2
 800fb94:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800fb98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fb9c:	f8bd 3000 	ldrh.w	r3, [sp]
 800fba0:	4581      	cmp	r9, r0
 800fba2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fba6:	f84c 3b04 	str.w	r3, [ip], #4
 800fbaa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fbae:	d2db      	bcs.n	800fb68 <quorem+0x44>
 800fbb0:	f855 300b 	ldr.w	r3, [r5, fp]
 800fbb4:	b92b      	cbnz	r3, 800fbc2 <quorem+0x9e>
 800fbb6:	9b01      	ldr	r3, [sp, #4]
 800fbb8:	3b04      	subs	r3, #4
 800fbba:	429d      	cmp	r5, r3
 800fbbc:	461a      	mov	r2, r3
 800fbbe:	d32e      	bcc.n	800fc1e <quorem+0xfa>
 800fbc0:	613c      	str	r4, [r7, #16]
 800fbc2:	4638      	mov	r0, r7
 800fbc4:	f001 f9fe 	bl	8010fc4 <__mcmp>
 800fbc8:	2800      	cmp	r0, #0
 800fbca:	db24      	blt.n	800fc16 <quorem+0xf2>
 800fbcc:	3601      	adds	r6, #1
 800fbce:	4628      	mov	r0, r5
 800fbd0:	f04f 0c00 	mov.w	ip, #0
 800fbd4:	f858 2b04 	ldr.w	r2, [r8], #4
 800fbd8:	f8d0 e000 	ldr.w	lr, [r0]
 800fbdc:	b293      	uxth	r3, r2
 800fbde:	ebac 0303 	sub.w	r3, ip, r3
 800fbe2:	0c12      	lsrs	r2, r2, #16
 800fbe4:	fa13 f38e 	uxtah	r3, r3, lr
 800fbe8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fbec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fbf0:	b29b      	uxth	r3, r3
 800fbf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fbf6:	45c1      	cmp	r9, r8
 800fbf8:	f840 3b04 	str.w	r3, [r0], #4
 800fbfc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fc00:	d2e8      	bcs.n	800fbd4 <quorem+0xb0>
 800fc02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fc06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fc0a:	b922      	cbnz	r2, 800fc16 <quorem+0xf2>
 800fc0c:	3b04      	subs	r3, #4
 800fc0e:	429d      	cmp	r5, r3
 800fc10:	461a      	mov	r2, r3
 800fc12:	d30a      	bcc.n	800fc2a <quorem+0x106>
 800fc14:	613c      	str	r4, [r7, #16]
 800fc16:	4630      	mov	r0, r6
 800fc18:	b003      	add	sp, #12
 800fc1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc1e:	6812      	ldr	r2, [r2, #0]
 800fc20:	3b04      	subs	r3, #4
 800fc22:	2a00      	cmp	r2, #0
 800fc24:	d1cc      	bne.n	800fbc0 <quorem+0x9c>
 800fc26:	3c01      	subs	r4, #1
 800fc28:	e7c7      	b.n	800fbba <quorem+0x96>
 800fc2a:	6812      	ldr	r2, [r2, #0]
 800fc2c:	3b04      	subs	r3, #4
 800fc2e:	2a00      	cmp	r2, #0
 800fc30:	d1f0      	bne.n	800fc14 <quorem+0xf0>
 800fc32:	3c01      	subs	r4, #1
 800fc34:	e7eb      	b.n	800fc0e <quorem+0xea>
 800fc36:	2000      	movs	r0, #0
 800fc38:	e7ee      	b.n	800fc18 <quorem+0xf4>
 800fc3a:	0000      	movs	r0, r0
 800fc3c:	0000      	movs	r0, r0
	...

0800fc40 <_dtoa_r>:
 800fc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc44:	ed2d 8b04 	vpush	{d8-d9}
 800fc48:	ec57 6b10 	vmov	r6, r7, d0
 800fc4c:	b093      	sub	sp, #76	; 0x4c
 800fc4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fc50:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fc54:	9106      	str	r1, [sp, #24]
 800fc56:	ee10 aa10 	vmov	sl, s0
 800fc5a:	4604      	mov	r4, r0
 800fc5c:	9209      	str	r2, [sp, #36]	; 0x24
 800fc5e:	930c      	str	r3, [sp, #48]	; 0x30
 800fc60:	46bb      	mov	fp, r7
 800fc62:	b975      	cbnz	r5, 800fc82 <_dtoa_r+0x42>
 800fc64:	2010      	movs	r0, #16
 800fc66:	f000 ff17 	bl	8010a98 <malloc>
 800fc6a:	4602      	mov	r2, r0
 800fc6c:	6260      	str	r0, [r4, #36]	; 0x24
 800fc6e:	b920      	cbnz	r0, 800fc7a <_dtoa_r+0x3a>
 800fc70:	4ba7      	ldr	r3, [pc, #668]	; (800ff10 <_dtoa_r+0x2d0>)
 800fc72:	21ea      	movs	r1, #234	; 0xea
 800fc74:	48a7      	ldr	r0, [pc, #668]	; (800ff14 <_dtoa_r+0x2d4>)
 800fc76:	f001 fcbd 	bl	80115f4 <__assert_func>
 800fc7a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fc7e:	6005      	str	r5, [r0, #0]
 800fc80:	60c5      	str	r5, [r0, #12]
 800fc82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc84:	6819      	ldr	r1, [r3, #0]
 800fc86:	b151      	cbz	r1, 800fc9e <_dtoa_r+0x5e>
 800fc88:	685a      	ldr	r2, [r3, #4]
 800fc8a:	604a      	str	r2, [r1, #4]
 800fc8c:	2301      	movs	r3, #1
 800fc8e:	4093      	lsls	r3, r2
 800fc90:	608b      	str	r3, [r1, #8]
 800fc92:	4620      	mov	r0, r4
 800fc94:	f000 ff54 	bl	8010b40 <_Bfree>
 800fc98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	601a      	str	r2, [r3, #0]
 800fc9e:	1e3b      	subs	r3, r7, #0
 800fca0:	bfaa      	itet	ge
 800fca2:	2300      	movge	r3, #0
 800fca4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800fca8:	f8c8 3000 	strge.w	r3, [r8]
 800fcac:	4b9a      	ldr	r3, [pc, #616]	; (800ff18 <_dtoa_r+0x2d8>)
 800fcae:	bfbc      	itt	lt
 800fcb0:	2201      	movlt	r2, #1
 800fcb2:	f8c8 2000 	strlt.w	r2, [r8]
 800fcb6:	ea33 030b 	bics.w	r3, r3, fp
 800fcba:	d11b      	bne.n	800fcf4 <_dtoa_r+0xb4>
 800fcbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fcbe:	f242 730f 	movw	r3, #9999	; 0x270f
 800fcc2:	6013      	str	r3, [r2, #0]
 800fcc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fcc8:	4333      	orrs	r3, r6
 800fcca:	f000 8592 	beq.w	80107f2 <_dtoa_r+0xbb2>
 800fcce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fcd0:	b963      	cbnz	r3, 800fcec <_dtoa_r+0xac>
 800fcd2:	4b92      	ldr	r3, [pc, #584]	; (800ff1c <_dtoa_r+0x2dc>)
 800fcd4:	e022      	b.n	800fd1c <_dtoa_r+0xdc>
 800fcd6:	4b92      	ldr	r3, [pc, #584]	; (800ff20 <_dtoa_r+0x2e0>)
 800fcd8:	9301      	str	r3, [sp, #4]
 800fcda:	3308      	adds	r3, #8
 800fcdc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fcde:	6013      	str	r3, [r2, #0]
 800fce0:	9801      	ldr	r0, [sp, #4]
 800fce2:	b013      	add	sp, #76	; 0x4c
 800fce4:	ecbd 8b04 	vpop	{d8-d9}
 800fce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcec:	4b8b      	ldr	r3, [pc, #556]	; (800ff1c <_dtoa_r+0x2dc>)
 800fcee:	9301      	str	r3, [sp, #4]
 800fcf0:	3303      	adds	r3, #3
 800fcf2:	e7f3      	b.n	800fcdc <_dtoa_r+0x9c>
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	4650      	mov	r0, sl
 800fcfa:	4659      	mov	r1, fp
 800fcfc:	f7f0 fee4 	bl	8000ac8 <__aeabi_dcmpeq>
 800fd00:	ec4b ab19 	vmov	d9, sl, fp
 800fd04:	4680      	mov	r8, r0
 800fd06:	b158      	cbz	r0, 800fd20 <_dtoa_r+0xe0>
 800fd08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fd0a:	2301      	movs	r3, #1
 800fd0c:	6013      	str	r3, [r2, #0]
 800fd0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	f000 856b 	beq.w	80107ec <_dtoa_r+0xbac>
 800fd16:	4883      	ldr	r0, [pc, #524]	; (800ff24 <_dtoa_r+0x2e4>)
 800fd18:	6018      	str	r0, [r3, #0]
 800fd1a:	1e43      	subs	r3, r0, #1
 800fd1c:	9301      	str	r3, [sp, #4]
 800fd1e:	e7df      	b.n	800fce0 <_dtoa_r+0xa0>
 800fd20:	ec4b ab10 	vmov	d0, sl, fp
 800fd24:	aa10      	add	r2, sp, #64	; 0x40
 800fd26:	a911      	add	r1, sp, #68	; 0x44
 800fd28:	4620      	mov	r0, r4
 800fd2a:	f001 f9f1 	bl	8011110 <__d2b>
 800fd2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800fd32:	ee08 0a10 	vmov	s16, r0
 800fd36:	2d00      	cmp	r5, #0
 800fd38:	f000 8084 	beq.w	800fe44 <_dtoa_r+0x204>
 800fd3c:	ee19 3a90 	vmov	r3, s19
 800fd40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fd44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fd48:	4656      	mov	r6, sl
 800fd4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fd4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fd52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800fd56:	4b74      	ldr	r3, [pc, #464]	; (800ff28 <_dtoa_r+0x2e8>)
 800fd58:	2200      	movs	r2, #0
 800fd5a:	4630      	mov	r0, r6
 800fd5c:	4639      	mov	r1, r7
 800fd5e:	f7f0 fa93 	bl	8000288 <__aeabi_dsub>
 800fd62:	a365      	add	r3, pc, #404	; (adr r3, 800fef8 <_dtoa_r+0x2b8>)
 800fd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd68:	f7f0 fc46 	bl	80005f8 <__aeabi_dmul>
 800fd6c:	a364      	add	r3, pc, #400	; (adr r3, 800ff00 <_dtoa_r+0x2c0>)
 800fd6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd72:	f7f0 fa8b 	bl	800028c <__adddf3>
 800fd76:	4606      	mov	r6, r0
 800fd78:	4628      	mov	r0, r5
 800fd7a:	460f      	mov	r7, r1
 800fd7c:	f7f0 fbd2 	bl	8000524 <__aeabi_i2d>
 800fd80:	a361      	add	r3, pc, #388	; (adr r3, 800ff08 <_dtoa_r+0x2c8>)
 800fd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd86:	f7f0 fc37 	bl	80005f8 <__aeabi_dmul>
 800fd8a:	4602      	mov	r2, r0
 800fd8c:	460b      	mov	r3, r1
 800fd8e:	4630      	mov	r0, r6
 800fd90:	4639      	mov	r1, r7
 800fd92:	f7f0 fa7b 	bl	800028c <__adddf3>
 800fd96:	4606      	mov	r6, r0
 800fd98:	460f      	mov	r7, r1
 800fd9a:	f7f0 fedd 	bl	8000b58 <__aeabi_d2iz>
 800fd9e:	2200      	movs	r2, #0
 800fda0:	9000      	str	r0, [sp, #0]
 800fda2:	2300      	movs	r3, #0
 800fda4:	4630      	mov	r0, r6
 800fda6:	4639      	mov	r1, r7
 800fda8:	f7f0 fe98 	bl	8000adc <__aeabi_dcmplt>
 800fdac:	b150      	cbz	r0, 800fdc4 <_dtoa_r+0x184>
 800fdae:	9800      	ldr	r0, [sp, #0]
 800fdb0:	f7f0 fbb8 	bl	8000524 <__aeabi_i2d>
 800fdb4:	4632      	mov	r2, r6
 800fdb6:	463b      	mov	r3, r7
 800fdb8:	f7f0 fe86 	bl	8000ac8 <__aeabi_dcmpeq>
 800fdbc:	b910      	cbnz	r0, 800fdc4 <_dtoa_r+0x184>
 800fdbe:	9b00      	ldr	r3, [sp, #0]
 800fdc0:	3b01      	subs	r3, #1
 800fdc2:	9300      	str	r3, [sp, #0]
 800fdc4:	9b00      	ldr	r3, [sp, #0]
 800fdc6:	2b16      	cmp	r3, #22
 800fdc8:	d85a      	bhi.n	800fe80 <_dtoa_r+0x240>
 800fdca:	9a00      	ldr	r2, [sp, #0]
 800fdcc:	4b57      	ldr	r3, [pc, #348]	; (800ff2c <_dtoa_r+0x2ec>)
 800fdce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fdd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd6:	ec51 0b19 	vmov	r0, r1, d9
 800fdda:	f7f0 fe7f 	bl	8000adc <__aeabi_dcmplt>
 800fdde:	2800      	cmp	r0, #0
 800fde0:	d050      	beq.n	800fe84 <_dtoa_r+0x244>
 800fde2:	9b00      	ldr	r3, [sp, #0]
 800fde4:	3b01      	subs	r3, #1
 800fde6:	9300      	str	r3, [sp, #0]
 800fde8:	2300      	movs	r3, #0
 800fdea:	930b      	str	r3, [sp, #44]	; 0x2c
 800fdec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fdee:	1b5d      	subs	r5, r3, r5
 800fdf0:	1e6b      	subs	r3, r5, #1
 800fdf2:	9305      	str	r3, [sp, #20]
 800fdf4:	bf45      	ittet	mi
 800fdf6:	f1c5 0301 	rsbmi	r3, r5, #1
 800fdfa:	9304      	strmi	r3, [sp, #16]
 800fdfc:	2300      	movpl	r3, #0
 800fdfe:	2300      	movmi	r3, #0
 800fe00:	bf4c      	ite	mi
 800fe02:	9305      	strmi	r3, [sp, #20]
 800fe04:	9304      	strpl	r3, [sp, #16]
 800fe06:	9b00      	ldr	r3, [sp, #0]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	db3d      	blt.n	800fe88 <_dtoa_r+0x248>
 800fe0c:	9b05      	ldr	r3, [sp, #20]
 800fe0e:	9a00      	ldr	r2, [sp, #0]
 800fe10:	920a      	str	r2, [sp, #40]	; 0x28
 800fe12:	4413      	add	r3, r2
 800fe14:	9305      	str	r3, [sp, #20]
 800fe16:	2300      	movs	r3, #0
 800fe18:	9307      	str	r3, [sp, #28]
 800fe1a:	9b06      	ldr	r3, [sp, #24]
 800fe1c:	2b09      	cmp	r3, #9
 800fe1e:	f200 8089 	bhi.w	800ff34 <_dtoa_r+0x2f4>
 800fe22:	2b05      	cmp	r3, #5
 800fe24:	bfc4      	itt	gt
 800fe26:	3b04      	subgt	r3, #4
 800fe28:	9306      	strgt	r3, [sp, #24]
 800fe2a:	9b06      	ldr	r3, [sp, #24]
 800fe2c:	f1a3 0302 	sub.w	r3, r3, #2
 800fe30:	bfcc      	ite	gt
 800fe32:	2500      	movgt	r5, #0
 800fe34:	2501      	movle	r5, #1
 800fe36:	2b03      	cmp	r3, #3
 800fe38:	f200 8087 	bhi.w	800ff4a <_dtoa_r+0x30a>
 800fe3c:	e8df f003 	tbb	[pc, r3]
 800fe40:	59383a2d 	.word	0x59383a2d
 800fe44:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800fe48:	441d      	add	r5, r3
 800fe4a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800fe4e:	2b20      	cmp	r3, #32
 800fe50:	bfc1      	itttt	gt
 800fe52:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fe56:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800fe5a:	fa0b f303 	lslgt.w	r3, fp, r3
 800fe5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fe62:	bfda      	itte	le
 800fe64:	f1c3 0320 	rsble	r3, r3, #32
 800fe68:	fa06 f003 	lslle.w	r0, r6, r3
 800fe6c:	4318      	orrgt	r0, r3
 800fe6e:	f7f0 fb49 	bl	8000504 <__aeabi_ui2d>
 800fe72:	2301      	movs	r3, #1
 800fe74:	4606      	mov	r6, r0
 800fe76:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800fe7a:	3d01      	subs	r5, #1
 800fe7c:	930e      	str	r3, [sp, #56]	; 0x38
 800fe7e:	e76a      	b.n	800fd56 <_dtoa_r+0x116>
 800fe80:	2301      	movs	r3, #1
 800fe82:	e7b2      	b.n	800fdea <_dtoa_r+0x1aa>
 800fe84:	900b      	str	r0, [sp, #44]	; 0x2c
 800fe86:	e7b1      	b.n	800fdec <_dtoa_r+0x1ac>
 800fe88:	9b04      	ldr	r3, [sp, #16]
 800fe8a:	9a00      	ldr	r2, [sp, #0]
 800fe8c:	1a9b      	subs	r3, r3, r2
 800fe8e:	9304      	str	r3, [sp, #16]
 800fe90:	4253      	negs	r3, r2
 800fe92:	9307      	str	r3, [sp, #28]
 800fe94:	2300      	movs	r3, #0
 800fe96:	930a      	str	r3, [sp, #40]	; 0x28
 800fe98:	e7bf      	b.n	800fe1a <_dtoa_r+0x1da>
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	9308      	str	r3, [sp, #32]
 800fe9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	dc55      	bgt.n	800ff50 <_dtoa_r+0x310>
 800fea4:	2301      	movs	r3, #1
 800fea6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800feaa:	461a      	mov	r2, r3
 800feac:	9209      	str	r2, [sp, #36]	; 0x24
 800feae:	e00c      	b.n	800feca <_dtoa_r+0x28a>
 800feb0:	2301      	movs	r3, #1
 800feb2:	e7f3      	b.n	800fe9c <_dtoa_r+0x25c>
 800feb4:	2300      	movs	r3, #0
 800feb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800feb8:	9308      	str	r3, [sp, #32]
 800feba:	9b00      	ldr	r3, [sp, #0]
 800febc:	4413      	add	r3, r2
 800febe:	9302      	str	r3, [sp, #8]
 800fec0:	3301      	adds	r3, #1
 800fec2:	2b01      	cmp	r3, #1
 800fec4:	9303      	str	r3, [sp, #12]
 800fec6:	bfb8      	it	lt
 800fec8:	2301      	movlt	r3, #1
 800feca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fecc:	2200      	movs	r2, #0
 800fece:	6042      	str	r2, [r0, #4]
 800fed0:	2204      	movs	r2, #4
 800fed2:	f102 0614 	add.w	r6, r2, #20
 800fed6:	429e      	cmp	r6, r3
 800fed8:	6841      	ldr	r1, [r0, #4]
 800feda:	d93d      	bls.n	800ff58 <_dtoa_r+0x318>
 800fedc:	4620      	mov	r0, r4
 800fede:	f000 fdef 	bl	8010ac0 <_Balloc>
 800fee2:	9001      	str	r0, [sp, #4]
 800fee4:	2800      	cmp	r0, #0
 800fee6:	d13b      	bne.n	800ff60 <_dtoa_r+0x320>
 800fee8:	4b11      	ldr	r3, [pc, #68]	; (800ff30 <_dtoa_r+0x2f0>)
 800feea:	4602      	mov	r2, r0
 800feec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fef0:	e6c0      	b.n	800fc74 <_dtoa_r+0x34>
 800fef2:	2301      	movs	r3, #1
 800fef4:	e7df      	b.n	800feb6 <_dtoa_r+0x276>
 800fef6:	bf00      	nop
 800fef8:	636f4361 	.word	0x636f4361
 800fefc:	3fd287a7 	.word	0x3fd287a7
 800ff00:	8b60c8b3 	.word	0x8b60c8b3
 800ff04:	3fc68a28 	.word	0x3fc68a28
 800ff08:	509f79fb 	.word	0x509f79fb
 800ff0c:	3fd34413 	.word	0x3fd34413
 800ff10:	08013e61 	.word	0x08013e61
 800ff14:	08013e78 	.word	0x08013e78
 800ff18:	7ff00000 	.word	0x7ff00000
 800ff1c:	08013e5d 	.word	0x08013e5d
 800ff20:	08013e54 	.word	0x08013e54
 800ff24:	08013e31 	.word	0x08013e31
 800ff28:	3ff80000 	.word	0x3ff80000
 800ff2c:	08013f68 	.word	0x08013f68
 800ff30:	08013ed3 	.word	0x08013ed3
 800ff34:	2501      	movs	r5, #1
 800ff36:	2300      	movs	r3, #0
 800ff38:	9306      	str	r3, [sp, #24]
 800ff3a:	9508      	str	r5, [sp, #32]
 800ff3c:	f04f 33ff 	mov.w	r3, #4294967295
 800ff40:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ff44:	2200      	movs	r2, #0
 800ff46:	2312      	movs	r3, #18
 800ff48:	e7b0      	b.n	800feac <_dtoa_r+0x26c>
 800ff4a:	2301      	movs	r3, #1
 800ff4c:	9308      	str	r3, [sp, #32]
 800ff4e:	e7f5      	b.n	800ff3c <_dtoa_r+0x2fc>
 800ff50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff52:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ff56:	e7b8      	b.n	800feca <_dtoa_r+0x28a>
 800ff58:	3101      	adds	r1, #1
 800ff5a:	6041      	str	r1, [r0, #4]
 800ff5c:	0052      	lsls	r2, r2, #1
 800ff5e:	e7b8      	b.n	800fed2 <_dtoa_r+0x292>
 800ff60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ff62:	9a01      	ldr	r2, [sp, #4]
 800ff64:	601a      	str	r2, [r3, #0]
 800ff66:	9b03      	ldr	r3, [sp, #12]
 800ff68:	2b0e      	cmp	r3, #14
 800ff6a:	f200 809d 	bhi.w	80100a8 <_dtoa_r+0x468>
 800ff6e:	2d00      	cmp	r5, #0
 800ff70:	f000 809a 	beq.w	80100a8 <_dtoa_r+0x468>
 800ff74:	9b00      	ldr	r3, [sp, #0]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	dd32      	ble.n	800ffe0 <_dtoa_r+0x3a0>
 800ff7a:	4ab7      	ldr	r2, [pc, #732]	; (8010258 <_dtoa_r+0x618>)
 800ff7c:	f003 030f 	and.w	r3, r3, #15
 800ff80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ff84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ff88:	9b00      	ldr	r3, [sp, #0]
 800ff8a:	05d8      	lsls	r0, r3, #23
 800ff8c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ff90:	d516      	bpl.n	800ffc0 <_dtoa_r+0x380>
 800ff92:	4bb2      	ldr	r3, [pc, #712]	; (801025c <_dtoa_r+0x61c>)
 800ff94:	ec51 0b19 	vmov	r0, r1, d9
 800ff98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ff9c:	f7f0 fc56 	bl	800084c <__aeabi_ddiv>
 800ffa0:	f007 070f 	and.w	r7, r7, #15
 800ffa4:	4682      	mov	sl, r0
 800ffa6:	468b      	mov	fp, r1
 800ffa8:	2503      	movs	r5, #3
 800ffaa:	4eac      	ldr	r6, [pc, #688]	; (801025c <_dtoa_r+0x61c>)
 800ffac:	b957      	cbnz	r7, 800ffc4 <_dtoa_r+0x384>
 800ffae:	4642      	mov	r2, r8
 800ffb0:	464b      	mov	r3, r9
 800ffb2:	4650      	mov	r0, sl
 800ffb4:	4659      	mov	r1, fp
 800ffb6:	f7f0 fc49 	bl	800084c <__aeabi_ddiv>
 800ffba:	4682      	mov	sl, r0
 800ffbc:	468b      	mov	fp, r1
 800ffbe:	e028      	b.n	8010012 <_dtoa_r+0x3d2>
 800ffc0:	2502      	movs	r5, #2
 800ffc2:	e7f2      	b.n	800ffaa <_dtoa_r+0x36a>
 800ffc4:	07f9      	lsls	r1, r7, #31
 800ffc6:	d508      	bpl.n	800ffda <_dtoa_r+0x39a>
 800ffc8:	4640      	mov	r0, r8
 800ffca:	4649      	mov	r1, r9
 800ffcc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ffd0:	f7f0 fb12 	bl	80005f8 <__aeabi_dmul>
 800ffd4:	3501      	adds	r5, #1
 800ffd6:	4680      	mov	r8, r0
 800ffd8:	4689      	mov	r9, r1
 800ffda:	107f      	asrs	r7, r7, #1
 800ffdc:	3608      	adds	r6, #8
 800ffde:	e7e5      	b.n	800ffac <_dtoa_r+0x36c>
 800ffe0:	f000 809b 	beq.w	801011a <_dtoa_r+0x4da>
 800ffe4:	9b00      	ldr	r3, [sp, #0]
 800ffe6:	4f9d      	ldr	r7, [pc, #628]	; (801025c <_dtoa_r+0x61c>)
 800ffe8:	425e      	negs	r6, r3
 800ffea:	4b9b      	ldr	r3, [pc, #620]	; (8010258 <_dtoa_r+0x618>)
 800ffec:	f006 020f 	and.w	r2, r6, #15
 800fff0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff8:	ec51 0b19 	vmov	r0, r1, d9
 800fffc:	f7f0 fafc 	bl	80005f8 <__aeabi_dmul>
 8010000:	1136      	asrs	r6, r6, #4
 8010002:	4682      	mov	sl, r0
 8010004:	468b      	mov	fp, r1
 8010006:	2300      	movs	r3, #0
 8010008:	2502      	movs	r5, #2
 801000a:	2e00      	cmp	r6, #0
 801000c:	d17a      	bne.n	8010104 <_dtoa_r+0x4c4>
 801000e:	2b00      	cmp	r3, #0
 8010010:	d1d3      	bne.n	800ffba <_dtoa_r+0x37a>
 8010012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010014:	2b00      	cmp	r3, #0
 8010016:	f000 8082 	beq.w	801011e <_dtoa_r+0x4de>
 801001a:	4b91      	ldr	r3, [pc, #580]	; (8010260 <_dtoa_r+0x620>)
 801001c:	2200      	movs	r2, #0
 801001e:	4650      	mov	r0, sl
 8010020:	4659      	mov	r1, fp
 8010022:	f7f0 fd5b 	bl	8000adc <__aeabi_dcmplt>
 8010026:	2800      	cmp	r0, #0
 8010028:	d079      	beq.n	801011e <_dtoa_r+0x4de>
 801002a:	9b03      	ldr	r3, [sp, #12]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d076      	beq.n	801011e <_dtoa_r+0x4de>
 8010030:	9b02      	ldr	r3, [sp, #8]
 8010032:	2b00      	cmp	r3, #0
 8010034:	dd36      	ble.n	80100a4 <_dtoa_r+0x464>
 8010036:	9b00      	ldr	r3, [sp, #0]
 8010038:	4650      	mov	r0, sl
 801003a:	4659      	mov	r1, fp
 801003c:	1e5f      	subs	r7, r3, #1
 801003e:	2200      	movs	r2, #0
 8010040:	4b88      	ldr	r3, [pc, #544]	; (8010264 <_dtoa_r+0x624>)
 8010042:	f7f0 fad9 	bl	80005f8 <__aeabi_dmul>
 8010046:	9e02      	ldr	r6, [sp, #8]
 8010048:	4682      	mov	sl, r0
 801004a:	468b      	mov	fp, r1
 801004c:	3501      	adds	r5, #1
 801004e:	4628      	mov	r0, r5
 8010050:	f7f0 fa68 	bl	8000524 <__aeabi_i2d>
 8010054:	4652      	mov	r2, sl
 8010056:	465b      	mov	r3, fp
 8010058:	f7f0 face 	bl	80005f8 <__aeabi_dmul>
 801005c:	4b82      	ldr	r3, [pc, #520]	; (8010268 <_dtoa_r+0x628>)
 801005e:	2200      	movs	r2, #0
 8010060:	f7f0 f914 	bl	800028c <__adddf3>
 8010064:	46d0      	mov	r8, sl
 8010066:	46d9      	mov	r9, fp
 8010068:	4682      	mov	sl, r0
 801006a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801006e:	2e00      	cmp	r6, #0
 8010070:	d158      	bne.n	8010124 <_dtoa_r+0x4e4>
 8010072:	4b7e      	ldr	r3, [pc, #504]	; (801026c <_dtoa_r+0x62c>)
 8010074:	2200      	movs	r2, #0
 8010076:	4640      	mov	r0, r8
 8010078:	4649      	mov	r1, r9
 801007a:	f7f0 f905 	bl	8000288 <__aeabi_dsub>
 801007e:	4652      	mov	r2, sl
 8010080:	465b      	mov	r3, fp
 8010082:	4680      	mov	r8, r0
 8010084:	4689      	mov	r9, r1
 8010086:	f7f0 fd47 	bl	8000b18 <__aeabi_dcmpgt>
 801008a:	2800      	cmp	r0, #0
 801008c:	f040 8295 	bne.w	80105ba <_dtoa_r+0x97a>
 8010090:	4652      	mov	r2, sl
 8010092:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010096:	4640      	mov	r0, r8
 8010098:	4649      	mov	r1, r9
 801009a:	f7f0 fd1f 	bl	8000adc <__aeabi_dcmplt>
 801009e:	2800      	cmp	r0, #0
 80100a0:	f040 8289 	bne.w	80105b6 <_dtoa_r+0x976>
 80100a4:	ec5b ab19 	vmov	sl, fp, d9
 80100a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	f2c0 8148 	blt.w	8010340 <_dtoa_r+0x700>
 80100b0:	9a00      	ldr	r2, [sp, #0]
 80100b2:	2a0e      	cmp	r2, #14
 80100b4:	f300 8144 	bgt.w	8010340 <_dtoa_r+0x700>
 80100b8:	4b67      	ldr	r3, [pc, #412]	; (8010258 <_dtoa_r+0x618>)
 80100ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80100be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80100c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	f280 80d5 	bge.w	8010274 <_dtoa_r+0x634>
 80100ca:	9b03      	ldr	r3, [sp, #12]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	f300 80d1 	bgt.w	8010274 <_dtoa_r+0x634>
 80100d2:	f040 826f 	bne.w	80105b4 <_dtoa_r+0x974>
 80100d6:	4b65      	ldr	r3, [pc, #404]	; (801026c <_dtoa_r+0x62c>)
 80100d8:	2200      	movs	r2, #0
 80100da:	4640      	mov	r0, r8
 80100dc:	4649      	mov	r1, r9
 80100de:	f7f0 fa8b 	bl	80005f8 <__aeabi_dmul>
 80100e2:	4652      	mov	r2, sl
 80100e4:	465b      	mov	r3, fp
 80100e6:	f7f0 fd0d 	bl	8000b04 <__aeabi_dcmpge>
 80100ea:	9e03      	ldr	r6, [sp, #12]
 80100ec:	4637      	mov	r7, r6
 80100ee:	2800      	cmp	r0, #0
 80100f0:	f040 8245 	bne.w	801057e <_dtoa_r+0x93e>
 80100f4:	9d01      	ldr	r5, [sp, #4]
 80100f6:	2331      	movs	r3, #49	; 0x31
 80100f8:	f805 3b01 	strb.w	r3, [r5], #1
 80100fc:	9b00      	ldr	r3, [sp, #0]
 80100fe:	3301      	adds	r3, #1
 8010100:	9300      	str	r3, [sp, #0]
 8010102:	e240      	b.n	8010586 <_dtoa_r+0x946>
 8010104:	07f2      	lsls	r2, r6, #31
 8010106:	d505      	bpl.n	8010114 <_dtoa_r+0x4d4>
 8010108:	e9d7 2300 	ldrd	r2, r3, [r7]
 801010c:	f7f0 fa74 	bl	80005f8 <__aeabi_dmul>
 8010110:	3501      	adds	r5, #1
 8010112:	2301      	movs	r3, #1
 8010114:	1076      	asrs	r6, r6, #1
 8010116:	3708      	adds	r7, #8
 8010118:	e777      	b.n	801000a <_dtoa_r+0x3ca>
 801011a:	2502      	movs	r5, #2
 801011c:	e779      	b.n	8010012 <_dtoa_r+0x3d2>
 801011e:	9f00      	ldr	r7, [sp, #0]
 8010120:	9e03      	ldr	r6, [sp, #12]
 8010122:	e794      	b.n	801004e <_dtoa_r+0x40e>
 8010124:	9901      	ldr	r1, [sp, #4]
 8010126:	4b4c      	ldr	r3, [pc, #304]	; (8010258 <_dtoa_r+0x618>)
 8010128:	4431      	add	r1, r6
 801012a:	910d      	str	r1, [sp, #52]	; 0x34
 801012c:	9908      	ldr	r1, [sp, #32]
 801012e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010132:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010136:	2900      	cmp	r1, #0
 8010138:	d043      	beq.n	80101c2 <_dtoa_r+0x582>
 801013a:	494d      	ldr	r1, [pc, #308]	; (8010270 <_dtoa_r+0x630>)
 801013c:	2000      	movs	r0, #0
 801013e:	f7f0 fb85 	bl	800084c <__aeabi_ddiv>
 8010142:	4652      	mov	r2, sl
 8010144:	465b      	mov	r3, fp
 8010146:	f7f0 f89f 	bl	8000288 <__aeabi_dsub>
 801014a:	9d01      	ldr	r5, [sp, #4]
 801014c:	4682      	mov	sl, r0
 801014e:	468b      	mov	fp, r1
 8010150:	4649      	mov	r1, r9
 8010152:	4640      	mov	r0, r8
 8010154:	f7f0 fd00 	bl	8000b58 <__aeabi_d2iz>
 8010158:	4606      	mov	r6, r0
 801015a:	f7f0 f9e3 	bl	8000524 <__aeabi_i2d>
 801015e:	4602      	mov	r2, r0
 8010160:	460b      	mov	r3, r1
 8010162:	4640      	mov	r0, r8
 8010164:	4649      	mov	r1, r9
 8010166:	f7f0 f88f 	bl	8000288 <__aeabi_dsub>
 801016a:	3630      	adds	r6, #48	; 0x30
 801016c:	f805 6b01 	strb.w	r6, [r5], #1
 8010170:	4652      	mov	r2, sl
 8010172:	465b      	mov	r3, fp
 8010174:	4680      	mov	r8, r0
 8010176:	4689      	mov	r9, r1
 8010178:	f7f0 fcb0 	bl	8000adc <__aeabi_dcmplt>
 801017c:	2800      	cmp	r0, #0
 801017e:	d163      	bne.n	8010248 <_dtoa_r+0x608>
 8010180:	4642      	mov	r2, r8
 8010182:	464b      	mov	r3, r9
 8010184:	4936      	ldr	r1, [pc, #216]	; (8010260 <_dtoa_r+0x620>)
 8010186:	2000      	movs	r0, #0
 8010188:	f7f0 f87e 	bl	8000288 <__aeabi_dsub>
 801018c:	4652      	mov	r2, sl
 801018e:	465b      	mov	r3, fp
 8010190:	f7f0 fca4 	bl	8000adc <__aeabi_dcmplt>
 8010194:	2800      	cmp	r0, #0
 8010196:	f040 80b5 	bne.w	8010304 <_dtoa_r+0x6c4>
 801019a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801019c:	429d      	cmp	r5, r3
 801019e:	d081      	beq.n	80100a4 <_dtoa_r+0x464>
 80101a0:	4b30      	ldr	r3, [pc, #192]	; (8010264 <_dtoa_r+0x624>)
 80101a2:	2200      	movs	r2, #0
 80101a4:	4650      	mov	r0, sl
 80101a6:	4659      	mov	r1, fp
 80101a8:	f7f0 fa26 	bl	80005f8 <__aeabi_dmul>
 80101ac:	4b2d      	ldr	r3, [pc, #180]	; (8010264 <_dtoa_r+0x624>)
 80101ae:	4682      	mov	sl, r0
 80101b0:	468b      	mov	fp, r1
 80101b2:	4640      	mov	r0, r8
 80101b4:	4649      	mov	r1, r9
 80101b6:	2200      	movs	r2, #0
 80101b8:	f7f0 fa1e 	bl	80005f8 <__aeabi_dmul>
 80101bc:	4680      	mov	r8, r0
 80101be:	4689      	mov	r9, r1
 80101c0:	e7c6      	b.n	8010150 <_dtoa_r+0x510>
 80101c2:	4650      	mov	r0, sl
 80101c4:	4659      	mov	r1, fp
 80101c6:	f7f0 fa17 	bl	80005f8 <__aeabi_dmul>
 80101ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101cc:	9d01      	ldr	r5, [sp, #4]
 80101ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80101d0:	4682      	mov	sl, r0
 80101d2:	468b      	mov	fp, r1
 80101d4:	4649      	mov	r1, r9
 80101d6:	4640      	mov	r0, r8
 80101d8:	f7f0 fcbe 	bl	8000b58 <__aeabi_d2iz>
 80101dc:	4606      	mov	r6, r0
 80101de:	f7f0 f9a1 	bl	8000524 <__aeabi_i2d>
 80101e2:	3630      	adds	r6, #48	; 0x30
 80101e4:	4602      	mov	r2, r0
 80101e6:	460b      	mov	r3, r1
 80101e8:	4640      	mov	r0, r8
 80101ea:	4649      	mov	r1, r9
 80101ec:	f7f0 f84c 	bl	8000288 <__aeabi_dsub>
 80101f0:	f805 6b01 	strb.w	r6, [r5], #1
 80101f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101f6:	429d      	cmp	r5, r3
 80101f8:	4680      	mov	r8, r0
 80101fa:	4689      	mov	r9, r1
 80101fc:	f04f 0200 	mov.w	r2, #0
 8010200:	d124      	bne.n	801024c <_dtoa_r+0x60c>
 8010202:	4b1b      	ldr	r3, [pc, #108]	; (8010270 <_dtoa_r+0x630>)
 8010204:	4650      	mov	r0, sl
 8010206:	4659      	mov	r1, fp
 8010208:	f7f0 f840 	bl	800028c <__adddf3>
 801020c:	4602      	mov	r2, r0
 801020e:	460b      	mov	r3, r1
 8010210:	4640      	mov	r0, r8
 8010212:	4649      	mov	r1, r9
 8010214:	f7f0 fc80 	bl	8000b18 <__aeabi_dcmpgt>
 8010218:	2800      	cmp	r0, #0
 801021a:	d173      	bne.n	8010304 <_dtoa_r+0x6c4>
 801021c:	4652      	mov	r2, sl
 801021e:	465b      	mov	r3, fp
 8010220:	4913      	ldr	r1, [pc, #76]	; (8010270 <_dtoa_r+0x630>)
 8010222:	2000      	movs	r0, #0
 8010224:	f7f0 f830 	bl	8000288 <__aeabi_dsub>
 8010228:	4602      	mov	r2, r0
 801022a:	460b      	mov	r3, r1
 801022c:	4640      	mov	r0, r8
 801022e:	4649      	mov	r1, r9
 8010230:	f7f0 fc54 	bl	8000adc <__aeabi_dcmplt>
 8010234:	2800      	cmp	r0, #0
 8010236:	f43f af35 	beq.w	80100a4 <_dtoa_r+0x464>
 801023a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801023c:	1e6b      	subs	r3, r5, #1
 801023e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010240:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010244:	2b30      	cmp	r3, #48	; 0x30
 8010246:	d0f8      	beq.n	801023a <_dtoa_r+0x5fa>
 8010248:	9700      	str	r7, [sp, #0]
 801024a:	e049      	b.n	80102e0 <_dtoa_r+0x6a0>
 801024c:	4b05      	ldr	r3, [pc, #20]	; (8010264 <_dtoa_r+0x624>)
 801024e:	f7f0 f9d3 	bl	80005f8 <__aeabi_dmul>
 8010252:	4680      	mov	r8, r0
 8010254:	4689      	mov	r9, r1
 8010256:	e7bd      	b.n	80101d4 <_dtoa_r+0x594>
 8010258:	08013f68 	.word	0x08013f68
 801025c:	08013f40 	.word	0x08013f40
 8010260:	3ff00000 	.word	0x3ff00000
 8010264:	40240000 	.word	0x40240000
 8010268:	401c0000 	.word	0x401c0000
 801026c:	40140000 	.word	0x40140000
 8010270:	3fe00000 	.word	0x3fe00000
 8010274:	9d01      	ldr	r5, [sp, #4]
 8010276:	4656      	mov	r6, sl
 8010278:	465f      	mov	r7, fp
 801027a:	4642      	mov	r2, r8
 801027c:	464b      	mov	r3, r9
 801027e:	4630      	mov	r0, r6
 8010280:	4639      	mov	r1, r7
 8010282:	f7f0 fae3 	bl	800084c <__aeabi_ddiv>
 8010286:	f7f0 fc67 	bl	8000b58 <__aeabi_d2iz>
 801028a:	4682      	mov	sl, r0
 801028c:	f7f0 f94a 	bl	8000524 <__aeabi_i2d>
 8010290:	4642      	mov	r2, r8
 8010292:	464b      	mov	r3, r9
 8010294:	f7f0 f9b0 	bl	80005f8 <__aeabi_dmul>
 8010298:	4602      	mov	r2, r0
 801029a:	460b      	mov	r3, r1
 801029c:	4630      	mov	r0, r6
 801029e:	4639      	mov	r1, r7
 80102a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80102a4:	f7ef fff0 	bl	8000288 <__aeabi_dsub>
 80102a8:	f805 6b01 	strb.w	r6, [r5], #1
 80102ac:	9e01      	ldr	r6, [sp, #4]
 80102ae:	9f03      	ldr	r7, [sp, #12]
 80102b0:	1bae      	subs	r6, r5, r6
 80102b2:	42b7      	cmp	r7, r6
 80102b4:	4602      	mov	r2, r0
 80102b6:	460b      	mov	r3, r1
 80102b8:	d135      	bne.n	8010326 <_dtoa_r+0x6e6>
 80102ba:	f7ef ffe7 	bl	800028c <__adddf3>
 80102be:	4642      	mov	r2, r8
 80102c0:	464b      	mov	r3, r9
 80102c2:	4606      	mov	r6, r0
 80102c4:	460f      	mov	r7, r1
 80102c6:	f7f0 fc27 	bl	8000b18 <__aeabi_dcmpgt>
 80102ca:	b9d0      	cbnz	r0, 8010302 <_dtoa_r+0x6c2>
 80102cc:	4642      	mov	r2, r8
 80102ce:	464b      	mov	r3, r9
 80102d0:	4630      	mov	r0, r6
 80102d2:	4639      	mov	r1, r7
 80102d4:	f7f0 fbf8 	bl	8000ac8 <__aeabi_dcmpeq>
 80102d8:	b110      	cbz	r0, 80102e0 <_dtoa_r+0x6a0>
 80102da:	f01a 0f01 	tst.w	sl, #1
 80102de:	d110      	bne.n	8010302 <_dtoa_r+0x6c2>
 80102e0:	4620      	mov	r0, r4
 80102e2:	ee18 1a10 	vmov	r1, s16
 80102e6:	f000 fc2b 	bl	8010b40 <_Bfree>
 80102ea:	2300      	movs	r3, #0
 80102ec:	9800      	ldr	r0, [sp, #0]
 80102ee:	702b      	strb	r3, [r5, #0]
 80102f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80102f2:	3001      	adds	r0, #1
 80102f4:	6018      	str	r0, [r3, #0]
 80102f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	f43f acf1 	beq.w	800fce0 <_dtoa_r+0xa0>
 80102fe:	601d      	str	r5, [r3, #0]
 8010300:	e4ee      	b.n	800fce0 <_dtoa_r+0xa0>
 8010302:	9f00      	ldr	r7, [sp, #0]
 8010304:	462b      	mov	r3, r5
 8010306:	461d      	mov	r5, r3
 8010308:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801030c:	2a39      	cmp	r2, #57	; 0x39
 801030e:	d106      	bne.n	801031e <_dtoa_r+0x6de>
 8010310:	9a01      	ldr	r2, [sp, #4]
 8010312:	429a      	cmp	r2, r3
 8010314:	d1f7      	bne.n	8010306 <_dtoa_r+0x6c6>
 8010316:	9901      	ldr	r1, [sp, #4]
 8010318:	2230      	movs	r2, #48	; 0x30
 801031a:	3701      	adds	r7, #1
 801031c:	700a      	strb	r2, [r1, #0]
 801031e:	781a      	ldrb	r2, [r3, #0]
 8010320:	3201      	adds	r2, #1
 8010322:	701a      	strb	r2, [r3, #0]
 8010324:	e790      	b.n	8010248 <_dtoa_r+0x608>
 8010326:	4ba6      	ldr	r3, [pc, #664]	; (80105c0 <_dtoa_r+0x980>)
 8010328:	2200      	movs	r2, #0
 801032a:	f7f0 f965 	bl	80005f8 <__aeabi_dmul>
 801032e:	2200      	movs	r2, #0
 8010330:	2300      	movs	r3, #0
 8010332:	4606      	mov	r6, r0
 8010334:	460f      	mov	r7, r1
 8010336:	f7f0 fbc7 	bl	8000ac8 <__aeabi_dcmpeq>
 801033a:	2800      	cmp	r0, #0
 801033c:	d09d      	beq.n	801027a <_dtoa_r+0x63a>
 801033e:	e7cf      	b.n	80102e0 <_dtoa_r+0x6a0>
 8010340:	9a08      	ldr	r2, [sp, #32]
 8010342:	2a00      	cmp	r2, #0
 8010344:	f000 80d7 	beq.w	80104f6 <_dtoa_r+0x8b6>
 8010348:	9a06      	ldr	r2, [sp, #24]
 801034a:	2a01      	cmp	r2, #1
 801034c:	f300 80ba 	bgt.w	80104c4 <_dtoa_r+0x884>
 8010350:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010352:	2a00      	cmp	r2, #0
 8010354:	f000 80b2 	beq.w	80104bc <_dtoa_r+0x87c>
 8010358:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801035c:	9e07      	ldr	r6, [sp, #28]
 801035e:	9d04      	ldr	r5, [sp, #16]
 8010360:	9a04      	ldr	r2, [sp, #16]
 8010362:	441a      	add	r2, r3
 8010364:	9204      	str	r2, [sp, #16]
 8010366:	9a05      	ldr	r2, [sp, #20]
 8010368:	2101      	movs	r1, #1
 801036a:	441a      	add	r2, r3
 801036c:	4620      	mov	r0, r4
 801036e:	9205      	str	r2, [sp, #20]
 8010370:	f000 fc9e 	bl	8010cb0 <__i2b>
 8010374:	4607      	mov	r7, r0
 8010376:	2d00      	cmp	r5, #0
 8010378:	dd0c      	ble.n	8010394 <_dtoa_r+0x754>
 801037a:	9b05      	ldr	r3, [sp, #20]
 801037c:	2b00      	cmp	r3, #0
 801037e:	dd09      	ble.n	8010394 <_dtoa_r+0x754>
 8010380:	42ab      	cmp	r3, r5
 8010382:	9a04      	ldr	r2, [sp, #16]
 8010384:	bfa8      	it	ge
 8010386:	462b      	movge	r3, r5
 8010388:	1ad2      	subs	r2, r2, r3
 801038a:	9204      	str	r2, [sp, #16]
 801038c:	9a05      	ldr	r2, [sp, #20]
 801038e:	1aed      	subs	r5, r5, r3
 8010390:	1ad3      	subs	r3, r2, r3
 8010392:	9305      	str	r3, [sp, #20]
 8010394:	9b07      	ldr	r3, [sp, #28]
 8010396:	b31b      	cbz	r3, 80103e0 <_dtoa_r+0x7a0>
 8010398:	9b08      	ldr	r3, [sp, #32]
 801039a:	2b00      	cmp	r3, #0
 801039c:	f000 80af 	beq.w	80104fe <_dtoa_r+0x8be>
 80103a0:	2e00      	cmp	r6, #0
 80103a2:	dd13      	ble.n	80103cc <_dtoa_r+0x78c>
 80103a4:	4639      	mov	r1, r7
 80103a6:	4632      	mov	r2, r6
 80103a8:	4620      	mov	r0, r4
 80103aa:	f000 fd41 	bl	8010e30 <__pow5mult>
 80103ae:	ee18 2a10 	vmov	r2, s16
 80103b2:	4601      	mov	r1, r0
 80103b4:	4607      	mov	r7, r0
 80103b6:	4620      	mov	r0, r4
 80103b8:	f000 fc90 	bl	8010cdc <__multiply>
 80103bc:	ee18 1a10 	vmov	r1, s16
 80103c0:	4680      	mov	r8, r0
 80103c2:	4620      	mov	r0, r4
 80103c4:	f000 fbbc 	bl	8010b40 <_Bfree>
 80103c8:	ee08 8a10 	vmov	s16, r8
 80103cc:	9b07      	ldr	r3, [sp, #28]
 80103ce:	1b9a      	subs	r2, r3, r6
 80103d0:	d006      	beq.n	80103e0 <_dtoa_r+0x7a0>
 80103d2:	ee18 1a10 	vmov	r1, s16
 80103d6:	4620      	mov	r0, r4
 80103d8:	f000 fd2a 	bl	8010e30 <__pow5mult>
 80103dc:	ee08 0a10 	vmov	s16, r0
 80103e0:	2101      	movs	r1, #1
 80103e2:	4620      	mov	r0, r4
 80103e4:	f000 fc64 	bl	8010cb0 <__i2b>
 80103e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	4606      	mov	r6, r0
 80103ee:	f340 8088 	ble.w	8010502 <_dtoa_r+0x8c2>
 80103f2:	461a      	mov	r2, r3
 80103f4:	4601      	mov	r1, r0
 80103f6:	4620      	mov	r0, r4
 80103f8:	f000 fd1a 	bl	8010e30 <__pow5mult>
 80103fc:	9b06      	ldr	r3, [sp, #24]
 80103fe:	2b01      	cmp	r3, #1
 8010400:	4606      	mov	r6, r0
 8010402:	f340 8081 	ble.w	8010508 <_dtoa_r+0x8c8>
 8010406:	f04f 0800 	mov.w	r8, #0
 801040a:	6933      	ldr	r3, [r6, #16]
 801040c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010410:	6918      	ldr	r0, [r3, #16]
 8010412:	f000 fbfd 	bl	8010c10 <__hi0bits>
 8010416:	f1c0 0020 	rsb	r0, r0, #32
 801041a:	9b05      	ldr	r3, [sp, #20]
 801041c:	4418      	add	r0, r3
 801041e:	f010 001f 	ands.w	r0, r0, #31
 8010422:	f000 8092 	beq.w	801054a <_dtoa_r+0x90a>
 8010426:	f1c0 0320 	rsb	r3, r0, #32
 801042a:	2b04      	cmp	r3, #4
 801042c:	f340 808a 	ble.w	8010544 <_dtoa_r+0x904>
 8010430:	f1c0 001c 	rsb	r0, r0, #28
 8010434:	9b04      	ldr	r3, [sp, #16]
 8010436:	4403      	add	r3, r0
 8010438:	9304      	str	r3, [sp, #16]
 801043a:	9b05      	ldr	r3, [sp, #20]
 801043c:	4403      	add	r3, r0
 801043e:	4405      	add	r5, r0
 8010440:	9305      	str	r3, [sp, #20]
 8010442:	9b04      	ldr	r3, [sp, #16]
 8010444:	2b00      	cmp	r3, #0
 8010446:	dd07      	ble.n	8010458 <_dtoa_r+0x818>
 8010448:	ee18 1a10 	vmov	r1, s16
 801044c:	461a      	mov	r2, r3
 801044e:	4620      	mov	r0, r4
 8010450:	f000 fd48 	bl	8010ee4 <__lshift>
 8010454:	ee08 0a10 	vmov	s16, r0
 8010458:	9b05      	ldr	r3, [sp, #20]
 801045a:	2b00      	cmp	r3, #0
 801045c:	dd05      	ble.n	801046a <_dtoa_r+0x82a>
 801045e:	4631      	mov	r1, r6
 8010460:	461a      	mov	r2, r3
 8010462:	4620      	mov	r0, r4
 8010464:	f000 fd3e 	bl	8010ee4 <__lshift>
 8010468:	4606      	mov	r6, r0
 801046a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801046c:	2b00      	cmp	r3, #0
 801046e:	d06e      	beq.n	801054e <_dtoa_r+0x90e>
 8010470:	ee18 0a10 	vmov	r0, s16
 8010474:	4631      	mov	r1, r6
 8010476:	f000 fda5 	bl	8010fc4 <__mcmp>
 801047a:	2800      	cmp	r0, #0
 801047c:	da67      	bge.n	801054e <_dtoa_r+0x90e>
 801047e:	9b00      	ldr	r3, [sp, #0]
 8010480:	3b01      	subs	r3, #1
 8010482:	ee18 1a10 	vmov	r1, s16
 8010486:	9300      	str	r3, [sp, #0]
 8010488:	220a      	movs	r2, #10
 801048a:	2300      	movs	r3, #0
 801048c:	4620      	mov	r0, r4
 801048e:	f000 fb79 	bl	8010b84 <__multadd>
 8010492:	9b08      	ldr	r3, [sp, #32]
 8010494:	ee08 0a10 	vmov	s16, r0
 8010498:	2b00      	cmp	r3, #0
 801049a:	f000 81b1 	beq.w	8010800 <_dtoa_r+0xbc0>
 801049e:	2300      	movs	r3, #0
 80104a0:	4639      	mov	r1, r7
 80104a2:	220a      	movs	r2, #10
 80104a4:	4620      	mov	r0, r4
 80104a6:	f000 fb6d 	bl	8010b84 <__multadd>
 80104aa:	9b02      	ldr	r3, [sp, #8]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	4607      	mov	r7, r0
 80104b0:	f300 808e 	bgt.w	80105d0 <_dtoa_r+0x990>
 80104b4:	9b06      	ldr	r3, [sp, #24]
 80104b6:	2b02      	cmp	r3, #2
 80104b8:	dc51      	bgt.n	801055e <_dtoa_r+0x91e>
 80104ba:	e089      	b.n	80105d0 <_dtoa_r+0x990>
 80104bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80104be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80104c2:	e74b      	b.n	801035c <_dtoa_r+0x71c>
 80104c4:	9b03      	ldr	r3, [sp, #12]
 80104c6:	1e5e      	subs	r6, r3, #1
 80104c8:	9b07      	ldr	r3, [sp, #28]
 80104ca:	42b3      	cmp	r3, r6
 80104cc:	bfbf      	itttt	lt
 80104ce:	9b07      	ldrlt	r3, [sp, #28]
 80104d0:	9607      	strlt	r6, [sp, #28]
 80104d2:	1af2      	sublt	r2, r6, r3
 80104d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80104d6:	bfb6      	itet	lt
 80104d8:	189b      	addlt	r3, r3, r2
 80104da:	1b9e      	subge	r6, r3, r6
 80104dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80104de:	9b03      	ldr	r3, [sp, #12]
 80104e0:	bfb8      	it	lt
 80104e2:	2600      	movlt	r6, #0
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	bfb7      	itett	lt
 80104e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80104ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80104f0:	1a9d      	sublt	r5, r3, r2
 80104f2:	2300      	movlt	r3, #0
 80104f4:	e734      	b.n	8010360 <_dtoa_r+0x720>
 80104f6:	9e07      	ldr	r6, [sp, #28]
 80104f8:	9d04      	ldr	r5, [sp, #16]
 80104fa:	9f08      	ldr	r7, [sp, #32]
 80104fc:	e73b      	b.n	8010376 <_dtoa_r+0x736>
 80104fe:	9a07      	ldr	r2, [sp, #28]
 8010500:	e767      	b.n	80103d2 <_dtoa_r+0x792>
 8010502:	9b06      	ldr	r3, [sp, #24]
 8010504:	2b01      	cmp	r3, #1
 8010506:	dc18      	bgt.n	801053a <_dtoa_r+0x8fa>
 8010508:	f1ba 0f00 	cmp.w	sl, #0
 801050c:	d115      	bne.n	801053a <_dtoa_r+0x8fa>
 801050e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010512:	b993      	cbnz	r3, 801053a <_dtoa_r+0x8fa>
 8010514:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010518:	0d1b      	lsrs	r3, r3, #20
 801051a:	051b      	lsls	r3, r3, #20
 801051c:	b183      	cbz	r3, 8010540 <_dtoa_r+0x900>
 801051e:	9b04      	ldr	r3, [sp, #16]
 8010520:	3301      	adds	r3, #1
 8010522:	9304      	str	r3, [sp, #16]
 8010524:	9b05      	ldr	r3, [sp, #20]
 8010526:	3301      	adds	r3, #1
 8010528:	9305      	str	r3, [sp, #20]
 801052a:	f04f 0801 	mov.w	r8, #1
 801052e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010530:	2b00      	cmp	r3, #0
 8010532:	f47f af6a 	bne.w	801040a <_dtoa_r+0x7ca>
 8010536:	2001      	movs	r0, #1
 8010538:	e76f      	b.n	801041a <_dtoa_r+0x7da>
 801053a:	f04f 0800 	mov.w	r8, #0
 801053e:	e7f6      	b.n	801052e <_dtoa_r+0x8ee>
 8010540:	4698      	mov	r8, r3
 8010542:	e7f4      	b.n	801052e <_dtoa_r+0x8ee>
 8010544:	f43f af7d 	beq.w	8010442 <_dtoa_r+0x802>
 8010548:	4618      	mov	r0, r3
 801054a:	301c      	adds	r0, #28
 801054c:	e772      	b.n	8010434 <_dtoa_r+0x7f4>
 801054e:	9b03      	ldr	r3, [sp, #12]
 8010550:	2b00      	cmp	r3, #0
 8010552:	dc37      	bgt.n	80105c4 <_dtoa_r+0x984>
 8010554:	9b06      	ldr	r3, [sp, #24]
 8010556:	2b02      	cmp	r3, #2
 8010558:	dd34      	ble.n	80105c4 <_dtoa_r+0x984>
 801055a:	9b03      	ldr	r3, [sp, #12]
 801055c:	9302      	str	r3, [sp, #8]
 801055e:	9b02      	ldr	r3, [sp, #8]
 8010560:	b96b      	cbnz	r3, 801057e <_dtoa_r+0x93e>
 8010562:	4631      	mov	r1, r6
 8010564:	2205      	movs	r2, #5
 8010566:	4620      	mov	r0, r4
 8010568:	f000 fb0c 	bl	8010b84 <__multadd>
 801056c:	4601      	mov	r1, r0
 801056e:	4606      	mov	r6, r0
 8010570:	ee18 0a10 	vmov	r0, s16
 8010574:	f000 fd26 	bl	8010fc4 <__mcmp>
 8010578:	2800      	cmp	r0, #0
 801057a:	f73f adbb 	bgt.w	80100f4 <_dtoa_r+0x4b4>
 801057e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010580:	9d01      	ldr	r5, [sp, #4]
 8010582:	43db      	mvns	r3, r3
 8010584:	9300      	str	r3, [sp, #0]
 8010586:	f04f 0800 	mov.w	r8, #0
 801058a:	4631      	mov	r1, r6
 801058c:	4620      	mov	r0, r4
 801058e:	f000 fad7 	bl	8010b40 <_Bfree>
 8010592:	2f00      	cmp	r7, #0
 8010594:	f43f aea4 	beq.w	80102e0 <_dtoa_r+0x6a0>
 8010598:	f1b8 0f00 	cmp.w	r8, #0
 801059c:	d005      	beq.n	80105aa <_dtoa_r+0x96a>
 801059e:	45b8      	cmp	r8, r7
 80105a0:	d003      	beq.n	80105aa <_dtoa_r+0x96a>
 80105a2:	4641      	mov	r1, r8
 80105a4:	4620      	mov	r0, r4
 80105a6:	f000 facb 	bl	8010b40 <_Bfree>
 80105aa:	4639      	mov	r1, r7
 80105ac:	4620      	mov	r0, r4
 80105ae:	f000 fac7 	bl	8010b40 <_Bfree>
 80105b2:	e695      	b.n	80102e0 <_dtoa_r+0x6a0>
 80105b4:	2600      	movs	r6, #0
 80105b6:	4637      	mov	r7, r6
 80105b8:	e7e1      	b.n	801057e <_dtoa_r+0x93e>
 80105ba:	9700      	str	r7, [sp, #0]
 80105bc:	4637      	mov	r7, r6
 80105be:	e599      	b.n	80100f4 <_dtoa_r+0x4b4>
 80105c0:	40240000 	.word	0x40240000
 80105c4:	9b08      	ldr	r3, [sp, #32]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	f000 80ca 	beq.w	8010760 <_dtoa_r+0xb20>
 80105cc:	9b03      	ldr	r3, [sp, #12]
 80105ce:	9302      	str	r3, [sp, #8]
 80105d0:	2d00      	cmp	r5, #0
 80105d2:	dd05      	ble.n	80105e0 <_dtoa_r+0x9a0>
 80105d4:	4639      	mov	r1, r7
 80105d6:	462a      	mov	r2, r5
 80105d8:	4620      	mov	r0, r4
 80105da:	f000 fc83 	bl	8010ee4 <__lshift>
 80105de:	4607      	mov	r7, r0
 80105e0:	f1b8 0f00 	cmp.w	r8, #0
 80105e4:	d05b      	beq.n	801069e <_dtoa_r+0xa5e>
 80105e6:	6879      	ldr	r1, [r7, #4]
 80105e8:	4620      	mov	r0, r4
 80105ea:	f000 fa69 	bl	8010ac0 <_Balloc>
 80105ee:	4605      	mov	r5, r0
 80105f0:	b928      	cbnz	r0, 80105fe <_dtoa_r+0x9be>
 80105f2:	4b87      	ldr	r3, [pc, #540]	; (8010810 <_dtoa_r+0xbd0>)
 80105f4:	4602      	mov	r2, r0
 80105f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80105fa:	f7ff bb3b 	b.w	800fc74 <_dtoa_r+0x34>
 80105fe:	693a      	ldr	r2, [r7, #16]
 8010600:	3202      	adds	r2, #2
 8010602:	0092      	lsls	r2, r2, #2
 8010604:	f107 010c 	add.w	r1, r7, #12
 8010608:	300c      	adds	r0, #12
 801060a:	f7fe fb32 	bl	800ec72 <memcpy>
 801060e:	2201      	movs	r2, #1
 8010610:	4629      	mov	r1, r5
 8010612:	4620      	mov	r0, r4
 8010614:	f000 fc66 	bl	8010ee4 <__lshift>
 8010618:	9b01      	ldr	r3, [sp, #4]
 801061a:	f103 0901 	add.w	r9, r3, #1
 801061e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8010622:	4413      	add	r3, r2
 8010624:	9305      	str	r3, [sp, #20]
 8010626:	f00a 0301 	and.w	r3, sl, #1
 801062a:	46b8      	mov	r8, r7
 801062c:	9304      	str	r3, [sp, #16]
 801062e:	4607      	mov	r7, r0
 8010630:	4631      	mov	r1, r6
 8010632:	ee18 0a10 	vmov	r0, s16
 8010636:	f7ff fa75 	bl	800fb24 <quorem>
 801063a:	4641      	mov	r1, r8
 801063c:	9002      	str	r0, [sp, #8]
 801063e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010642:	ee18 0a10 	vmov	r0, s16
 8010646:	f000 fcbd 	bl	8010fc4 <__mcmp>
 801064a:	463a      	mov	r2, r7
 801064c:	9003      	str	r0, [sp, #12]
 801064e:	4631      	mov	r1, r6
 8010650:	4620      	mov	r0, r4
 8010652:	f000 fcd3 	bl	8010ffc <__mdiff>
 8010656:	68c2      	ldr	r2, [r0, #12]
 8010658:	f109 3bff 	add.w	fp, r9, #4294967295
 801065c:	4605      	mov	r5, r0
 801065e:	bb02      	cbnz	r2, 80106a2 <_dtoa_r+0xa62>
 8010660:	4601      	mov	r1, r0
 8010662:	ee18 0a10 	vmov	r0, s16
 8010666:	f000 fcad 	bl	8010fc4 <__mcmp>
 801066a:	4602      	mov	r2, r0
 801066c:	4629      	mov	r1, r5
 801066e:	4620      	mov	r0, r4
 8010670:	9207      	str	r2, [sp, #28]
 8010672:	f000 fa65 	bl	8010b40 <_Bfree>
 8010676:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801067a:	ea43 0102 	orr.w	r1, r3, r2
 801067e:	9b04      	ldr	r3, [sp, #16]
 8010680:	430b      	orrs	r3, r1
 8010682:	464d      	mov	r5, r9
 8010684:	d10f      	bne.n	80106a6 <_dtoa_r+0xa66>
 8010686:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801068a:	d02a      	beq.n	80106e2 <_dtoa_r+0xaa2>
 801068c:	9b03      	ldr	r3, [sp, #12]
 801068e:	2b00      	cmp	r3, #0
 8010690:	dd02      	ble.n	8010698 <_dtoa_r+0xa58>
 8010692:	9b02      	ldr	r3, [sp, #8]
 8010694:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8010698:	f88b a000 	strb.w	sl, [fp]
 801069c:	e775      	b.n	801058a <_dtoa_r+0x94a>
 801069e:	4638      	mov	r0, r7
 80106a0:	e7ba      	b.n	8010618 <_dtoa_r+0x9d8>
 80106a2:	2201      	movs	r2, #1
 80106a4:	e7e2      	b.n	801066c <_dtoa_r+0xa2c>
 80106a6:	9b03      	ldr	r3, [sp, #12]
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	db04      	blt.n	80106b6 <_dtoa_r+0xa76>
 80106ac:	9906      	ldr	r1, [sp, #24]
 80106ae:	430b      	orrs	r3, r1
 80106b0:	9904      	ldr	r1, [sp, #16]
 80106b2:	430b      	orrs	r3, r1
 80106b4:	d122      	bne.n	80106fc <_dtoa_r+0xabc>
 80106b6:	2a00      	cmp	r2, #0
 80106b8:	ddee      	ble.n	8010698 <_dtoa_r+0xa58>
 80106ba:	ee18 1a10 	vmov	r1, s16
 80106be:	2201      	movs	r2, #1
 80106c0:	4620      	mov	r0, r4
 80106c2:	f000 fc0f 	bl	8010ee4 <__lshift>
 80106c6:	4631      	mov	r1, r6
 80106c8:	ee08 0a10 	vmov	s16, r0
 80106cc:	f000 fc7a 	bl	8010fc4 <__mcmp>
 80106d0:	2800      	cmp	r0, #0
 80106d2:	dc03      	bgt.n	80106dc <_dtoa_r+0xa9c>
 80106d4:	d1e0      	bne.n	8010698 <_dtoa_r+0xa58>
 80106d6:	f01a 0f01 	tst.w	sl, #1
 80106da:	d0dd      	beq.n	8010698 <_dtoa_r+0xa58>
 80106dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80106e0:	d1d7      	bne.n	8010692 <_dtoa_r+0xa52>
 80106e2:	2339      	movs	r3, #57	; 0x39
 80106e4:	f88b 3000 	strb.w	r3, [fp]
 80106e8:	462b      	mov	r3, r5
 80106ea:	461d      	mov	r5, r3
 80106ec:	3b01      	subs	r3, #1
 80106ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80106f2:	2a39      	cmp	r2, #57	; 0x39
 80106f4:	d071      	beq.n	80107da <_dtoa_r+0xb9a>
 80106f6:	3201      	adds	r2, #1
 80106f8:	701a      	strb	r2, [r3, #0]
 80106fa:	e746      	b.n	801058a <_dtoa_r+0x94a>
 80106fc:	2a00      	cmp	r2, #0
 80106fe:	dd07      	ble.n	8010710 <_dtoa_r+0xad0>
 8010700:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010704:	d0ed      	beq.n	80106e2 <_dtoa_r+0xaa2>
 8010706:	f10a 0301 	add.w	r3, sl, #1
 801070a:	f88b 3000 	strb.w	r3, [fp]
 801070e:	e73c      	b.n	801058a <_dtoa_r+0x94a>
 8010710:	9b05      	ldr	r3, [sp, #20]
 8010712:	f809 ac01 	strb.w	sl, [r9, #-1]
 8010716:	4599      	cmp	r9, r3
 8010718:	d047      	beq.n	80107aa <_dtoa_r+0xb6a>
 801071a:	ee18 1a10 	vmov	r1, s16
 801071e:	2300      	movs	r3, #0
 8010720:	220a      	movs	r2, #10
 8010722:	4620      	mov	r0, r4
 8010724:	f000 fa2e 	bl	8010b84 <__multadd>
 8010728:	45b8      	cmp	r8, r7
 801072a:	ee08 0a10 	vmov	s16, r0
 801072e:	f04f 0300 	mov.w	r3, #0
 8010732:	f04f 020a 	mov.w	r2, #10
 8010736:	4641      	mov	r1, r8
 8010738:	4620      	mov	r0, r4
 801073a:	d106      	bne.n	801074a <_dtoa_r+0xb0a>
 801073c:	f000 fa22 	bl	8010b84 <__multadd>
 8010740:	4680      	mov	r8, r0
 8010742:	4607      	mov	r7, r0
 8010744:	f109 0901 	add.w	r9, r9, #1
 8010748:	e772      	b.n	8010630 <_dtoa_r+0x9f0>
 801074a:	f000 fa1b 	bl	8010b84 <__multadd>
 801074e:	4639      	mov	r1, r7
 8010750:	4680      	mov	r8, r0
 8010752:	2300      	movs	r3, #0
 8010754:	220a      	movs	r2, #10
 8010756:	4620      	mov	r0, r4
 8010758:	f000 fa14 	bl	8010b84 <__multadd>
 801075c:	4607      	mov	r7, r0
 801075e:	e7f1      	b.n	8010744 <_dtoa_r+0xb04>
 8010760:	9b03      	ldr	r3, [sp, #12]
 8010762:	9302      	str	r3, [sp, #8]
 8010764:	9d01      	ldr	r5, [sp, #4]
 8010766:	ee18 0a10 	vmov	r0, s16
 801076a:	4631      	mov	r1, r6
 801076c:	f7ff f9da 	bl	800fb24 <quorem>
 8010770:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010774:	9b01      	ldr	r3, [sp, #4]
 8010776:	f805 ab01 	strb.w	sl, [r5], #1
 801077a:	1aea      	subs	r2, r5, r3
 801077c:	9b02      	ldr	r3, [sp, #8]
 801077e:	4293      	cmp	r3, r2
 8010780:	dd09      	ble.n	8010796 <_dtoa_r+0xb56>
 8010782:	ee18 1a10 	vmov	r1, s16
 8010786:	2300      	movs	r3, #0
 8010788:	220a      	movs	r2, #10
 801078a:	4620      	mov	r0, r4
 801078c:	f000 f9fa 	bl	8010b84 <__multadd>
 8010790:	ee08 0a10 	vmov	s16, r0
 8010794:	e7e7      	b.n	8010766 <_dtoa_r+0xb26>
 8010796:	9b02      	ldr	r3, [sp, #8]
 8010798:	2b00      	cmp	r3, #0
 801079a:	bfc8      	it	gt
 801079c:	461d      	movgt	r5, r3
 801079e:	9b01      	ldr	r3, [sp, #4]
 80107a0:	bfd8      	it	le
 80107a2:	2501      	movle	r5, #1
 80107a4:	441d      	add	r5, r3
 80107a6:	f04f 0800 	mov.w	r8, #0
 80107aa:	ee18 1a10 	vmov	r1, s16
 80107ae:	2201      	movs	r2, #1
 80107b0:	4620      	mov	r0, r4
 80107b2:	f000 fb97 	bl	8010ee4 <__lshift>
 80107b6:	4631      	mov	r1, r6
 80107b8:	ee08 0a10 	vmov	s16, r0
 80107bc:	f000 fc02 	bl	8010fc4 <__mcmp>
 80107c0:	2800      	cmp	r0, #0
 80107c2:	dc91      	bgt.n	80106e8 <_dtoa_r+0xaa8>
 80107c4:	d102      	bne.n	80107cc <_dtoa_r+0xb8c>
 80107c6:	f01a 0f01 	tst.w	sl, #1
 80107ca:	d18d      	bne.n	80106e8 <_dtoa_r+0xaa8>
 80107cc:	462b      	mov	r3, r5
 80107ce:	461d      	mov	r5, r3
 80107d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80107d4:	2a30      	cmp	r2, #48	; 0x30
 80107d6:	d0fa      	beq.n	80107ce <_dtoa_r+0xb8e>
 80107d8:	e6d7      	b.n	801058a <_dtoa_r+0x94a>
 80107da:	9a01      	ldr	r2, [sp, #4]
 80107dc:	429a      	cmp	r2, r3
 80107de:	d184      	bne.n	80106ea <_dtoa_r+0xaaa>
 80107e0:	9b00      	ldr	r3, [sp, #0]
 80107e2:	3301      	adds	r3, #1
 80107e4:	9300      	str	r3, [sp, #0]
 80107e6:	2331      	movs	r3, #49	; 0x31
 80107e8:	7013      	strb	r3, [r2, #0]
 80107ea:	e6ce      	b.n	801058a <_dtoa_r+0x94a>
 80107ec:	4b09      	ldr	r3, [pc, #36]	; (8010814 <_dtoa_r+0xbd4>)
 80107ee:	f7ff ba95 	b.w	800fd1c <_dtoa_r+0xdc>
 80107f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	f47f aa6e 	bne.w	800fcd6 <_dtoa_r+0x96>
 80107fa:	4b07      	ldr	r3, [pc, #28]	; (8010818 <_dtoa_r+0xbd8>)
 80107fc:	f7ff ba8e 	b.w	800fd1c <_dtoa_r+0xdc>
 8010800:	9b02      	ldr	r3, [sp, #8]
 8010802:	2b00      	cmp	r3, #0
 8010804:	dcae      	bgt.n	8010764 <_dtoa_r+0xb24>
 8010806:	9b06      	ldr	r3, [sp, #24]
 8010808:	2b02      	cmp	r3, #2
 801080a:	f73f aea8 	bgt.w	801055e <_dtoa_r+0x91e>
 801080e:	e7a9      	b.n	8010764 <_dtoa_r+0xb24>
 8010810:	08013ed3 	.word	0x08013ed3
 8010814:	08013e30 	.word	0x08013e30
 8010818:	08013e54 	.word	0x08013e54

0801081c <__sflush_r>:
 801081c:	898a      	ldrh	r2, [r1, #12]
 801081e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010822:	4605      	mov	r5, r0
 8010824:	0710      	lsls	r0, r2, #28
 8010826:	460c      	mov	r4, r1
 8010828:	d458      	bmi.n	80108dc <__sflush_r+0xc0>
 801082a:	684b      	ldr	r3, [r1, #4]
 801082c:	2b00      	cmp	r3, #0
 801082e:	dc05      	bgt.n	801083c <__sflush_r+0x20>
 8010830:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010832:	2b00      	cmp	r3, #0
 8010834:	dc02      	bgt.n	801083c <__sflush_r+0x20>
 8010836:	2000      	movs	r0, #0
 8010838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801083c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801083e:	2e00      	cmp	r6, #0
 8010840:	d0f9      	beq.n	8010836 <__sflush_r+0x1a>
 8010842:	2300      	movs	r3, #0
 8010844:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010848:	682f      	ldr	r7, [r5, #0]
 801084a:	602b      	str	r3, [r5, #0]
 801084c:	d032      	beq.n	80108b4 <__sflush_r+0x98>
 801084e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010850:	89a3      	ldrh	r3, [r4, #12]
 8010852:	075a      	lsls	r2, r3, #29
 8010854:	d505      	bpl.n	8010862 <__sflush_r+0x46>
 8010856:	6863      	ldr	r3, [r4, #4]
 8010858:	1ac0      	subs	r0, r0, r3
 801085a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801085c:	b10b      	cbz	r3, 8010862 <__sflush_r+0x46>
 801085e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010860:	1ac0      	subs	r0, r0, r3
 8010862:	2300      	movs	r3, #0
 8010864:	4602      	mov	r2, r0
 8010866:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010868:	6a21      	ldr	r1, [r4, #32]
 801086a:	4628      	mov	r0, r5
 801086c:	47b0      	blx	r6
 801086e:	1c43      	adds	r3, r0, #1
 8010870:	89a3      	ldrh	r3, [r4, #12]
 8010872:	d106      	bne.n	8010882 <__sflush_r+0x66>
 8010874:	6829      	ldr	r1, [r5, #0]
 8010876:	291d      	cmp	r1, #29
 8010878:	d82c      	bhi.n	80108d4 <__sflush_r+0xb8>
 801087a:	4a2a      	ldr	r2, [pc, #168]	; (8010924 <__sflush_r+0x108>)
 801087c:	40ca      	lsrs	r2, r1
 801087e:	07d6      	lsls	r6, r2, #31
 8010880:	d528      	bpl.n	80108d4 <__sflush_r+0xb8>
 8010882:	2200      	movs	r2, #0
 8010884:	6062      	str	r2, [r4, #4]
 8010886:	04d9      	lsls	r1, r3, #19
 8010888:	6922      	ldr	r2, [r4, #16]
 801088a:	6022      	str	r2, [r4, #0]
 801088c:	d504      	bpl.n	8010898 <__sflush_r+0x7c>
 801088e:	1c42      	adds	r2, r0, #1
 8010890:	d101      	bne.n	8010896 <__sflush_r+0x7a>
 8010892:	682b      	ldr	r3, [r5, #0]
 8010894:	b903      	cbnz	r3, 8010898 <__sflush_r+0x7c>
 8010896:	6560      	str	r0, [r4, #84]	; 0x54
 8010898:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801089a:	602f      	str	r7, [r5, #0]
 801089c:	2900      	cmp	r1, #0
 801089e:	d0ca      	beq.n	8010836 <__sflush_r+0x1a>
 80108a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80108a4:	4299      	cmp	r1, r3
 80108a6:	d002      	beq.n	80108ae <__sflush_r+0x92>
 80108a8:	4628      	mov	r0, r5
 80108aa:	f000 fca3 	bl	80111f4 <_free_r>
 80108ae:	2000      	movs	r0, #0
 80108b0:	6360      	str	r0, [r4, #52]	; 0x34
 80108b2:	e7c1      	b.n	8010838 <__sflush_r+0x1c>
 80108b4:	6a21      	ldr	r1, [r4, #32]
 80108b6:	2301      	movs	r3, #1
 80108b8:	4628      	mov	r0, r5
 80108ba:	47b0      	blx	r6
 80108bc:	1c41      	adds	r1, r0, #1
 80108be:	d1c7      	bne.n	8010850 <__sflush_r+0x34>
 80108c0:	682b      	ldr	r3, [r5, #0]
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d0c4      	beq.n	8010850 <__sflush_r+0x34>
 80108c6:	2b1d      	cmp	r3, #29
 80108c8:	d001      	beq.n	80108ce <__sflush_r+0xb2>
 80108ca:	2b16      	cmp	r3, #22
 80108cc:	d101      	bne.n	80108d2 <__sflush_r+0xb6>
 80108ce:	602f      	str	r7, [r5, #0]
 80108d0:	e7b1      	b.n	8010836 <__sflush_r+0x1a>
 80108d2:	89a3      	ldrh	r3, [r4, #12]
 80108d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80108d8:	81a3      	strh	r3, [r4, #12]
 80108da:	e7ad      	b.n	8010838 <__sflush_r+0x1c>
 80108dc:	690f      	ldr	r7, [r1, #16]
 80108de:	2f00      	cmp	r7, #0
 80108e0:	d0a9      	beq.n	8010836 <__sflush_r+0x1a>
 80108e2:	0793      	lsls	r3, r2, #30
 80108e4:	680e      	ldr	r6, [r1, #0]
 80108e6:	bf08      	it	eq
 80108e8:	694b      	ldreq	r3, [r1, #20]
 80108ea:	600f      	str	r7, [r1, #0]
 80108ec:	bf18      	it	ne
 80108ee:	2300      	movne	r3, #0
 80108f0:	eba6 0807 	sub.w	r8, r6, r7
 80108f4:	608b      	str	r3, [r1, #8]
 80108f6:	f1b8 0f00 	cmp.w	r8, #0
 80108fa:	dd9c      	ble.n	8010836 <__sflush_r+0x1a>
 80108fc:	6a21      	ldr	r1, [r4, #32]
 80108fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010900:	4643      	mov	r3, r8
 8010902:	463a      	mov	r2, r7
 8010904:	4628      	mov	r0, r5
 8010906:	47b0      	blx	r6
 8010908:	2800      	cmp	r0, #0
 801090a:	dc06      	bgt.n	801091a <__sflush_r+0xfe>
 801090c:	89a3      	ldrh	r3, [r4, #12]
 801090e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010912:	81a3      	strh	r3, [r4, #12]
 8010914:	f04f 30ff 	mov.w	r0, #4294967295
 8010918:	e78e      	b.n	8010838 <__sflush_r+0x1c>
 801091a:	4407      	add	r7, r0
 801091c:	eba8 0800 	sub.w	r8, r8, r0
 8010920:	e7e9      	b.n	80108f6 <__sflush_r+0xda>
 8010922:	bf00      	nop
 8010924:	20400001 	.word	0x20400001

08010928 <_fflush_r>:
 8010928:	b538      	push	{r3, r4, r5, lr}
 801092a:	690b      	ldr	r3, [r1, #16]
 801092c:	4605      	mov	r5, r0
 801092e:	460c      	mov	r4, r1
 8010930:	b913      	cbnz	r3, 8010938 <_fflush_r+0x10>
 8010932:	2500      	movs	r5, #0
 8010934:	4628      	mov	r0, r5
 8010936:	bd38      	pop	{r3, r4, r5, pc}
 8010938:	b118      	cbz	r0, 8010942 <_fflush_r+0x1a>
 801093a:	6983      	ldr	r3, [r0, #24]
 801093c:	b90b      	cbnz	r3, 8010942 <_fflush_r+0x1a>
 801093e:	f7fe f8d3 	bl	800eae8 <__sinit>
 8010942:	4b14      	ldr	r3, [pc, #80]	; (8010994 <_fflush_r+0x6c>)
 8010944:	429c      	cmp	r4, r3
 8010946:	d11b      	bne.n	8010980 <_fflush_r+0x58>
 8010948:	686c      	ldr	r4, [r5, #4]
 801094a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d0ef      	beq.n	8010932 <_fflush_r+0xa>
 8010952:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010954:	07d0      	lsls	r0, r2, #31
 8010956:	d404      	bmi.n	8010962 <_fflush_r+0x3a>
 8010958:	0599      	lsls	r1, r3, #22
 801095a:	d402      	bmi.n	8010962 <_fflush_r+0x3a>
 801095c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801095e:	f7fe f986 	bl	800ec6e <__retarget_lock_acquire_recursive>
 8010962:	4628      	mov	r0, r5
 8010964:	4621      	mov	r1, r4
 8010966:	f7ff ff59 	bl	801081c <__sflush_r>
 801096a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801096c:	07da      	lsls	r2, r3, #31
 801096e:	4605      	mov	r5, r0
 8010970:	d4e0      	bmi.n	8010934 <_fflush_r+0xc>
 8010972:	89a3      	ldrh	r3, [r4, #12]
 8010974:	059b      	lsls	r3, r3, #22
 8010976:	d4dd      	bmi.n	8010934 <_fflush_r+0xc>
 8010978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801097a:	f7fe f979 	bl	800ec70 <__retarget_lock_release_recursive>
 801097e:	e7d9      	b.n	8010934 <_fflush_r+0xc>
 8010980:	4b05      	ldr	r3, [pc, #20]	; (8010998 <_fflush_r+0x70>)
 8010982:	429c      	cmp	r4, r3
 8010984:	d101      	bne.n	801098a <_fflush_r+0x62>
 8010986:	68ac      	ldr	r4, [r5, #8]
 8010988:	e7df      	b.n	801094a <_fflush_r+0x22>
 801098a:	4b04      	ldr	r3, [pc, #16]	; (801099c <_fflush_r+0x74>)
 801098c:	429c      	cmp	r4, r3
 801098e:	bf08      	it	eq
 8010990:	68ec      	ldreq	r4, [r5, #12]
 8010992:	e7da      	b.n	801094a <_fflush_r+0x22>
 8010994:	08013ddc 	.word	0x08013ddc
 8010998:	08013dfc 	.word	0x08013dfc
 801099c:	08013dbc 	.word	0x08013dbc

080109a0 <_localeconv_r>:
 80109a0:	4800      	ldr	r0, [pc, #0]	; (80109a4 <_localeconv_r+0x4>)
 80109a2:	4770      	bx	lr
 80109a4:	200001f4 	.word	0x200001f4

080109a8 <_lseek_r>:
 80109a8:	b538      	push	{r3, r4, r5, lr}
 80109aa:	4d07      	ldr	r5, [pc, #28]	; (80109c8 <_lseek_r+0x20>)
 80109ac:	4604      	mov	r4, r0
 80109ae:	4608      	mov	r0, r1
 80109b0:	4611      	mov	r1, r2
 80109b2:	2200      	movs	r2, #0
 80109b4:	602a      	str	r2, [r5, #0]
 80109b6:	461a      	mov	r2, r3
 80109b8:	f7f3 ff9a 	bl	80048f0 <_lseek>
 80109bc:	1c43      	adds	r3, r0, #1
 80109be:	d102      	bne.n	80109c6 <_lseek_r+0x1e>
 80109c0:	682b      	ldr	r3, [r5, #0]
 80109c2:	b103      	cbz	r3, 80109c6 <_lseek_r+0x1e>
 80109c4:	6023      	str	r3, [r4, #0]
 80109c6:	bd38      	pop	{r3, r4, r5, pc}
 80109c8:	20005b18 	.word	0x20005b18

080109cc <__swhatbuf_r>:
 80109cc:	b570      	push	{r4, r5, r6, lr}
 80109ce:	460e      	mov	r6, r1
 80109d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109d4:	2900      	cmp	r1, #0
 80109d6:	b096      	sub	sp, #88	; 0x58
 80109d8:	4614      	mov	r4, r2
 80109da:	461d      	mov	r5, r3
 80109dc:	da08      	bge.n	80109f0 <__swhatbuf_r+0x24>
 80109de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80109e2:	2200      	movs	r2, #0
 80109e4:	602a      	str	r2, [r5, #0]
 80109e6:	061a      	lsls	r2, r3, #24
 80109e8:	d410      	bmi.n	8010a0c <__swhatbuf_r+0x40>
 80109ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109ee:	e00e      	b.n	8010a0e <__swhatbuf_r+0x42>
 80109f0:	466a      	mov	r2, sp
 80109f2:	f000 fe2f 	bl	8011654 <_fstat_r>
 80109f6:	2800      	cmp	r0, #0
 80109f8:	dbf1      	blt.n	80109de <__swhatbuf_r+0x12>
 80109fa:	9a01      	ldr	r2, [sp, #4]
 80109fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010a00:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010a04:	425a      	negs	r2, r3
 8010a06:	415a      	adcs	r2, r3
 8010a08:	602a      	str	r2, [r5, #0]
 8010a0a:	e7ee      	b.n	80109ea <__swhatbuf_r+0x1e>
 8010a0c:	2340      	movs	r3, #64	; 0x40
 8010a0e:	2000      	movs	r0, #0
 8010a10:	6023      	str	r3, [r4, #0]
 8010a12:	b016      	add	sp, #88	; 0x58
 8010a14:	bd70      	pop	{r4, r5, r6, pc}
	...

08010a18 <__smakebuf_r>:
 8010a18:	898b      	ldrh	r3, [r1, #12]
 8010a1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010a1c:	079d      	lsls	r5, r3, #30
 8010a1e:	4606      	mov	r6, r0
 8010a20:	460c      	mov	r4, r1
 8010a22:	d507      	bpl.n	8010a34 <__smakebuf_r+0x1c>
 8010a24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010a28:	6023      	str	r3, [r4, #0]
 8010a2a:	6123      	str	r3, [r4, #16]
 8010a2c:	2301      	movs	r3, #1
 8010a2e:	6163      	str	r3, [r4, #20]
 8010a30:	b002      	add	sp, #8
 8010a32:	bd70      	pop	{r4, r5, r6, pc}
 8010a34:	ab01      	add	r3, sp, #4
 8010a36:	466a      	mov	r2, sp
 8010a38:	f7ff ffc8 	bl	80109cc <__swhatbuf_r>
 8010a3c:	9900      	ldr	r1, [sp, #0]
 8010a3e:	4605      	mov	r5, r0
 8010a40:	4630      	mov	r0, r6
 8010a42:	f7fe f94d 	bl	800ece0 <_malloc_r>
 8010a46:	b948      	cbnz	r0, 8010a5c <__smakebuf_r+0x44>
 8010a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a4c:	059a      	lsls	r2, r3, #22
 8010a4e:	d4ef      	bmi.n	8010a30 <__smakebuf_r+0x18>
 8010a50:	f023 0303 	bic.w	r3, r3, #3
 8010a54:	f043 0302 	orr.w	r3, r3, #2
 8010a58:	81a3      	strh	r3, [r4, #12]
 8010a5a:	e7e3      	b.n	8010a24 <__smakebuf_r+0xc>
 8010a5c:	4b0d      	ldr	r3, [pc, #52]	; (8010a94 <__smakebuf_r+0x7c>)
 8010a5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010a60:	89a3      	ldrh	r3, [r4, #12]
 8010a62:	6020      	str	r0, [r4, #0]
 8010a64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a68:	81a3      	strh	r3, [r4, #12]
 8010a6a:	9b00      	ldr	r3, [sp, #0]
 8010a6c:	6163      	str	r3, [r4, #20]
 8010a6e:	9b01      	ldr	r3, [sp, #4]
 8010a70:	6120      	str	r0, [r4, #16]
 8010a72:	b15b      	cbz	r3, 8010a8c <__smakebuf_r+0x74>
 8010a74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a78:	4630      	mov	r0, r6
 8010a7a:	f000 fdfd 	bl	8011678 <_isatty_r>
 8010a7e:	b128      	cbz	r0, 8010a8c <__smakebuf_r+0x74>
 8010a80:	89a3      	ldrh	r3, [r4, #12]
 8010a82:	f023 0303 	bic.w	r3, r3, #3
 8010a86:	f043 0301 	orr.w	r3, r3, #1
 8010a8a:	81a3      	strh	r3, [r4, #12]
 8010a8c:	89a0      	ldrh	r0, [r4, #12]
 8010a8e:	4305      	orrs	r5, r0
 8010a90:	81a5      	strh	r5, [r4, #12]
 8010a92:	e7cd      	b.n	8010a30 <__smakebuf_r+0x18>
 8010a94:	0800ea81 	.word	0x0800ea81

08010a98 <malloc>:
 8010a98:	4b02      	ldr	r3, [pc, #8]	; (8010aa4 <malloc+0xc>)
 8010a9a:	4601      	mov	r1, r0
 8010a9c:	6818      	ldr	r0, [r3, #0]
 8010a9e:	f7fe b91f 	b.w	800ece0 <_malloc_r>
 8010aa2:	bf00      	nop
 8010aa4:	200000a0 	.word	0x200000a0

08010aa8 <__malloc_lock>:
 8010aa8:	4801      	ldr	r0, [pc, #4]	; (8010ab0 <__malloc_lock+0x8>)
 8010aaa:	f7fe b8e0 	b.w	800ec6e <__retarget_lock_acquire_recursive>
 8010aae:	bf00      	nop
 8010ab0:	20005b0c 	.word	0x20005b0c

08010ab4 <__malloc_unlock>:
 8010ab4:	4801      	ldr	r0, [pc, #4]	; (8010abc <__malloc_unlock+0x8>)
 8010ab6:	f7fe b8db 	b.w	800ec70 <__retarget_lock_release_recursive>
 8010aba:	bf00      	nop
 8010abc:	20005b0c 	.word	0x20005b0c

08010ac0 <_Balloc>:
 8010ac0:	b570      	push	{r4, r5, r6, lr}
 8010ac2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010ac4:	4604      	mov	r4, r0
 8010ac6:	460d      	mov	r5, r1
 8010ac8:	b976      	cbnz	r6, 8010ae8 <_Balloc+0x28>
 8010aca:	2010      	movs	r0, #16
 8010acc:	f7ff ffe4 	bl	8010a98 <malloc>
 8010ad0:	4602      	mov	r2, r0
 8010ad2:	6260      	str	r0, [r4, #36]	; 0x24
 8010ad4:	b920      	cbnz	r0, 8010ae0 <_Balloc+0x20>
 8010ad6:	4b18      	ldr	r3, [pc, #96]	; (8010b38 <_Balloc+0x78>)
 8010ad8:	4818      	ldr	r0, [pc, #96]	; (8010b3c <_Balloc+0x7c>)
 8010ada:	2166      	movs	r1, #102	; 0x66
 8010adc:	f000 fd8a 	bl	80115f4 <__assert_func>
 8010ae0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ae4:	6006      	str	r6, [r0, #0]
 8010ae6:	60c6      	str	r6, [r0, #12]
 8010ae8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010aea:	68f3      	ldr	r3, [r6, #12]
 8010aec:	b183      	cbz	r3, 8010b10 <_Balloc+0x50>
 8010aee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010af0:	68db      	ldr	r3, [r3, #12]
 8010af2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010af6:	b9b8      	cbnz	r0, 8010b28 <_Balloc+0x68>
 8010af8:	2101      	movs	r1, #1
 8010afa:	fa01 f605 	lsl.w	r6, r1, r5
 8010afe:	1d72      	adds	r2, r6, #5
 8010b00:	0092      	lsls	r2, r2, #2
 8010b02:	4620      	mov	r0, r4
 8010b04:	f000 fb60 	bl	80111c8 <_calloc_r>
 8010b08:	b160      	cbz	r0, 8010b24 <_Balloc+0x64>
 8010b0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010b0e:	e00e      	b.n	8010b2e <_Balloc+0x6e>
 8010b10:	2221      	movs	r2, #33	; 0x21
 8010b12:	2104      	movs	r1, #4
 8010b14:	4620      	mov	r0, r4
 8010b16:	f000 fb57 	bl	80111c8 <_calloc_r>
 8010b1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b1c:	60f0      	str	r0, [r6, #12]
 8010b1e:	68db      	ldr	r3, [r3, #12]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d1e4      	bne.n	8010aee <_Balloc+0x2e>
 8010b24:	2000      	movs	r0, #0
 8010b26:	bd70      	pop	{r4, r5, r6, pc}
 8010b28:	6802      	ldr	r2, [r0, #0]
 8010b2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010b2e:	2300      	movs	r3, #0
 8010b30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010b34:	e7f7      	b.n	8010b26 <_Balloc+0x66>
 8010b36:	bf00      	nop
 8010b38:	08013e61 	.word	0x08013e61
 8010b3c:	08013ee4 	.word	0x08013ee4

08010b40 <_Bfree>:
 8010b40:	b570      	push	{r4, r5, r6, lr}
 8010b42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010b44:	4605      	mov	r5, r0
 8010b46:	460c      	mov	r4, r1
 8010b48:	b976      	cbnz	r6, 8010b68 <_Bfree+0x28>
 8010b4a:	2010      	movs	r0, #16
 8010b4c:	f7ff ffa4 	bl	8010a98 <malloc>
 8010b50:	4602      	mov	r2, r0
 8010b52:	6268      	str	r0, [r5, #36]	; 0x24
 8010b54:	b920      	cbnz	r0, 8010b60 <_Bfree+0x20>
 8010b56:	4b09      	ldr	r3, [pc, #36]	; (8010b7c <_Bfree+0x3c>)
 8010b58:	4809      	ldr	r0, [pc, #36]	; (8010b80 <_Bfree+0x40>)
 8010b5a:	218a      	movs	r1, #138	; 0x8a
 8010b5c:	f000 fd4a 	bl	80115f4 <__assert_func>
 8010b60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010b64:	6006      	str	r6, [r0, #0]
 8010b66:	60c6      	str	r6, [r0, #12]
 8010b68:	b13c      	cbz	r4, 8010b7a <_Bfree+0x3a>
 8010b6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010b6c:	6862      	ldr	r2, [r4, #4]
 8010b6e:	68db      	ldr	r3, [r3, #12]
 8010b70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010b74:	6021      	str	r1, [r4, #0]
 8010b76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010b7a:	bd70      	pop	{r4, r5, r6, pc}
 8010b7c:	08013e61 	.word	0x08013e61
 8010b80:	08013ee4 	.word	0x08013ee4

08010b84 <__multadd>:
 8010b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b88:	690d      	ldr	r5, [r1, #16]
 8010b8a:	4607      	mov	r7, r0
 8010b8c:	460c      	mov	r4, r1
 8010b8e:	461e      	mov	r6, r3
 8010b90:	f101 0c14 	add.w	ip, r1, #20
 8010b94:	2000      	movs	r0, #0
 8010b96:	f8dc 3000 	ldr.w	r3, [ip]
 8010b9a:	b299      	uxth	r1, r3
 8010b9c:	fb02 6101 	mla	r1, r2, r1, r6
 8010ba0:	0c1e      	lsrs	r6, r3, #16
 8010ba2:	0c0b      	lsrs	r3, r1, #16
 8010ba4:	fb02 3306 	mla	r3, r2, r6, r3
 8010ba8:	b289      	uxth	r1, r1
 8010baa:	3001      	adds	r0, #1
 8010bac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010bb0:	4285      	cmp	r5, r0
 8010bb2:	f84c 1b04 	str.w	r1, [ip], #4
 8010bb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010bba:	dcec      	bgt.n	8010b96 <__multadd+0x12>
 8010bbc:	b30e      	cbz	r6, 8010c02 <__multadd+0x7e>
 8010bbe:	68a3      	ldr	r3, [r4, #8]
 8010bc0:	42ab      	cmp	r3, r5
 8010bc2:	dc19      	bgt.n	8010bf8 <__multadd+0x74>
 8010bc4:	6861      	ldr	r1, [r4, #4]
 8010bc6:	4638      	mov	r0, r7
 8010bc8:	3101      	adds	r1, #1
 8010bca:	f7ff ff79 	bl	8010ac0 <_Balloc>
 8010bce:	4680      	mov	r8, r0
 8010bd0:	b928      	cbnz	r0, 8010bde <__multadd+0x5a>
 8010bd2:	4602      	mov	r2, r0
 8010bd4:	4b0c      	ldr	r3, [pc, #48]	; (8010c08 <__multadd+0x84>)
 8010bd6:	480d      	ldr	r0, [pc, #52]	; (8010c0c <__multadd+0x88>)
 8010bd8:	21b5      	movs	r1, #181	; 0xb5
 8010bda:	f000 fd0b 	bl	80115f4 <__assert_func>
 8010bde:	6922      	ldr	r2, [r4, #16]
 8010be0:	3202      	adds	r2, #2
 8010be2:	f104 010c 	add.w	r1, r4, #12
 8010be6:	0092      	lsls	r2, r2, #2
 8010be8:	300c      	adds	r0, #12
 8010bea:	f7fe f842 	bl	800ec72 <memcpy>
 8010bee:	4621      	mov	r1, r4
 8010bf0:	4638      	mov	r0, r7
 8010bf2:	f7ff ffa5 	bl	8010b40 <_Bfree>
 8010bf6:	4644      	mov	r4, r8
 8010bf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010bfc:	3501      	adds	r5, #1
 8010bfe:	615e      	str	r6, [r3, #20]
 8010c00:	6125      	str	r5, [r4, #16]
 8010c02:	4620      	mov	r0, r4
 8010c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c08:	08013ed3 	.word	0x08013ed3
 8010c0c:	08013ee4 	.word	0x08013ee4

08010c10 <__hi0bits>:
 8010c10:	0c03      	lsrs	r3, r0, #16
 8010c12:	041b      	lsls	r3, r3, #16
 8010c14:	b9d3      	cbnz	r3, 8010c4c <__hi0bits+0x3c>
 8010c16:	0400      	lsls	r0, r0, #16
 8010c18:	2310      	movs	r3, #16
 8010c1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010c1e:	bf04      	itt	eq
 8010c20:	0200      	lsleq	r0, r0, #8
 8010c22:	3308      	addeq	r3, #8
 8010c24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010c28:	bf04      	itt	eq
 8010c2a:	0100      	lsleq	r0, r0, #4
 8010c2c:	3304      	addeq	r3, #4
 8010c2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010c32:	bf04      	itt	eq
 8010c34:	0080      	lsleq	r0, r0, #2
 8010c36:	3302      	addeq	r3, #2
 8010c38:	2800      	cmp	r0, #0
 8010c3a:	db05      	blt.n	8010c48 <__hi0bits+0x38>
 8010c3c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010c40:	f103 0301 	add.w	r3, r3, #1
 8010c44:	bf08      	it	eq
 8010c46:	2320      	moveq	r3, #32
 8010c48:	4618      	mov	r0, r3
 8010c4a:	4770      	bx	lr
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	e7e4      	b.n	8010c1a <__hi0bits+0xa>

08010c50 <__lo0bits>:
 8010c50:	6803      	ldr	r3, [r0, #0]
 8010c52:	f013 0207 	ands.w	r2, r3, #7
 8010c56:	4601      	mov	r1, r0
 8010c58:	d00b      	beq.n	8010c72 <__lo0bits+0x22>
 8010c5a:	07da      	lsls	r2, r3, #31
 8010c5c:	d423      	bmi.n	8010ca6 <__lo0bits+0x56>
 8010c5e:	0798      	lsls	r0, r3, #30
 8010c60:	bf49      	itett	mi
 8010c62:	085b      	lsrmi	r3, r3, #1
 8010c64:	089b      	lsrpl	r3, r3, #2
 8010c66:	2001      	movmi	r0, #1
 8010c68:	600b      	strmi	r3, [r1, #0]
 8010c6a:	bf5c      	itt	pl
 8010c6c:	600b      	strpl	r3, [r1, #0]
 8010c6e:	2002      	movpl	r0, #2
 8010c70:	4770      	bx	lr
 8010c72:	b298      	uxth	r0, r3
 8010c74:	b9a8      	cbnz	r0, 8010ca2 <__lo0bits+0x52>
 8010c76:	0c1b      	lsrs	r3, r3, #16
 8010c78:	2010      	movs	r0, #16
 8010c7a:	b2da      	uxtb	r2, r3
 8010c7c:	b90a      	cbnz	r2, 8010c82 <__lo0bits+0x32>
 8010c7e:	3008      	adds	r0, #8
 8010c80:	0a1b      	lsrs	r3, r3, #8
 8010c82:	071a      	lsls	r2, r3, #28
 8010c84:	bf04      	itt	eq
 8010c86:	091b      	lsreq	r3, r3, #4
 8010c88:	3004      	addeq	r0, #4
 8010c8a:	079a      	lsls	r2, r3, #30
 8010c8c:	bf04      	itt	eq
 8010c8e:	089b      	lsreq	r3, r3, #2
 8010c90:	3002      	addeq	r0, #2
 8010c92:	07da      	lsls	r2, r3, #31
 8010c94:	d403      	bmi.n	8010c9e <__lo0bits+0x4e>
 8010c96:	085b      	lsrs	r3, r3, #1
 8010c98:	f100 0001 	add.w	r0, r0, #1
 8010c9c:	d005      	beq.n	8010caa <__lo0bits+0x5a>
 8010c9e:	600b      	str	r3, [r1, #0]
 8010ca0:	4770      	bx	lr
 8010ca2:	4610      	mov	r0, r2
 8010ca4:	e7e9      	b.n	8010c7a <__lo0bits+0x2a>
 8010ca6:	2000      	movs	r0, #0
 8010ca8:	4770      	bx	lr
 8010caa:	2020      	movs	r0, #32
 8010cac:	4770      	bx	lr
	...

08010cb0 <__i2b>:
 8010cb0:	b510      	push	{r4, lr}
 8010cb2:	460c      	mov	r4, r1
 8010cb4:	2101      	movs	r1, #1
 8010cb6:	f7ff ff03 	bl	8010ac0 <_Balloc>
 8010cba:	4602      	mov	r2, r0
 8010cbc:	b928      	cbnz	r0, 8010cca <__i2b+0x1a>
 8010cbe:	4b05      	ldr	r3, [pc, #20]	; (8010cd4 <__i2b+0x24>)
 8010cc0:	4805      	ldr	r0, [pc, #20]	; (8010cd8 <__i2b+0x28>)
 8010cc2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010cc6:	f000 fc95 	bl	80115f4 <__assert_func>
 8010cca:	2301      	movs	r3, #1
 8010ccc:	6144      	str	r4, [r0, #20]
 8010cce:	6103      	str	r3, [r0, #16]
 8010cd0:	bd10      	pop	{r4, pc}
 8010cd2:	bf00      	nop
 8010cd4:	08013ed3 	.word	0x08013ed3
 8010cd8:	08013ee4 	.word	0x08013ee4

08010cdc <__multiply>:
 8010cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ce0:	4691      	mov	r9, r2
 8010ce2:	690a      	ldr	r2, [r1, #16]
 8010ce4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010ce8:	429a      	cmp	r2, r3
 8010cea:	bfb8      	it	lt
 8010cec:	460b      	movlt	r3, r1
 8010cee:	460c      	mov	r4, r1
 8010cf0:	bfbc      	itt	lt
 8010cf2:	464c      	movlt	r4, r9
 8010cf4:	4699      	movlt	r9, r3
 8010cf6:	6927      	ldr	r7, [r4, #16]
 8010cf8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010cfc:	68a3      	ldr	r3, [r4, #8]
 8010cfe:	6861      	ldr	r1, [r4, #4]
 8010d00:	eb07 060a 	add.w	r6, r7, sl
 8010d04:	42b3      	cmp	r3, r6
 8010d06:	b085      	sub	sp, #20
 8010d08:	bfb8      	it	lt
 8010d0a:	3101      	addlt	r1, #1
 8010d0c:	f7ff fed8 	bl	8010ac0 <_Balloc>
 8010d10:	b930      	cbnz	r0, 8010d20 <__multiply+0x44>
 8010d12:	4602      	mov	r2, r0
 8010d14:	4b44      	ldr	r3, [pc, #272]	; (8010e28 <__multiply+0x14c>)
 8010d16:	4845      	ldr	r0, [pc, #276]	; (8010e2c <__multiply+0x150>)
 8010d18:	f240 115d 	movw	r1, #349	; 0x15d
 8010d1c:	f000 fc6a 	bl	80115f4 <__assert_func>
 8010d20:	f100 0514 	add.w	r5, r0, #20
 8010d24:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010d28:	462b      	mov	r3, r5
 8010d2a:	2200      	movs	r2, #0
 8010d2c:	4543      	cmp	r3, r8
 8010d2e:	d321      	bcc.n	8010d74 <__multiply+0x98>
 8010d30:	f104 0314 	add.w	r3, r4, #20
 8010d34:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010d38:	f109 0314 	add.w	r3, r9, #20
 8010d3c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010d40:	9202      	str	r2, [sp, #8]
 8010d42:	1b3a      	subs	r2, r7, r4
 8010d44:	3a15      	subs	r2, #21
 8010d46:	f022 0203 	bic.w	r2, r2, #3
 8010d4a:	3204      	adds	r2, #4
 8010d4c:	f104 0115 	add.w	r1, r4, #21
 8010d50:	428f      	cmp	r7, r1
 8010d52:	bf38      	it	cc
 8010d54:	2204      	movcc	r2, #4
 8010d56:	9201      	str	r2, [sp, #4]
 8010d58:	9a02      	ldr	r2, [sp, #8]
 8010d5a:	9303      	str	r3, [sp, #12]
 8010d5c:	429a      	cmp	r2, r3
 8010d5e:	d80c      	bhi.n	8010d7a <__multiply+0x9e>
 8010d60:	2e00      	cmp	r6, #0
 8010d62:	dd03      	ble.n	8010d6c <__multiply+0x90>
 8010d64:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d05a      	beq.n	8010e22 <__multiply+0x146>
 8010d6c:	6106      	str	r6, [r0, #16]
 8010d6e:	b005      	add	sp, #20
 8010d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d74:	f843 2b04 	str.w	r2, [r3], #4
 8010d78:	e7d8      	b.n	8010d2c <__multiply+0x50>
 8010d7a:	f8b3 a000 	ldrh.w	sl, [r3]
 8010d7e:	f1ba 0f00 	cmp.w	sl, #0
 8010d82:	d024      	beq.n	8010dce <__multiply+0xf2>
 8010d84:	f104 0e14 	add.w	lr, r4, #20
 8010d88:	46a9      	mov	r9, r5
 8010d8a:	f04f 0c00 	mov.w	ip, #0
 8010d8e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010d92:	f8d9 1000 	ldr.w	r1, [r9]
 8010d96:	fa1f fb82 	uxth.w	fp, r2
 8010d9a:	b289      	uxth	r1, r1
 8010d9c:	fb0a 110b 	mla	r1, sl, fp, r1
 8010da0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010da4:	f8d9 2000 	ldr.w	r2, [r9]
 8010da8:	4461      	add	r1, ip
 8010daa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010dae:	fb0a c20b 	mla	r2, sl, fp, ip
 8010db2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010db6:	b289      	uxth	r1, r1
 8010db8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010dbc:	4577      	cmp	r7, lr
 8010dbe:	f849 1b04 	str.w	r1, [r9], #4
 8010dc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010dc6:	d8e2      	bhi.n	8010d8e <__multiply+0xb2>
 8010dc8:	9a01      	ldr	r2, [sp, #4]
 8010dca:	f845 c002 	str.w	ip, [r5, r2]
 8010dce:	9a03      	ldr	r2, [sp, #12]
 8010dd0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010dd4:	3304      	adds	r3, #4
 8010dd6:	f1b9 0f00 	cmp.w	r9, #0
 8010dda:	d020      	beq.n	8010e1e <__multiply+0x142>
 8010ddc:	6829      	ldr	r1, [r5, #0]
 8010dde:	f104 0c14 	add.w	ip, r4, #20
 8010de2:	46ae      	mov	lr, r5
 8010de4:	f04f 0a00 	mov.w	sl, #0
 8010de8:	f8bc b000 	ldrh.w	fp, [ip]
 8010dec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010df0:	fb09 220b 	mla	r2, r9, fp, r2
 8010df4:	4492      	add	sl, r2
 8010df6:	b289      	uxth	r1, r1
 8010df8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010dfc:	f84e 1b04 	str.w	r1, [lr], #4
 8010e00:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010e04:	f8be 1000 	ldrh.w	r1, [lr]
 8010e08:	0c12      	lsrs	r2, r2, #16
 8010e0a:	fb09 1102 	mla	r1, r9, r2, r1
 8010e0e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010e12:	4567      	cmp	r7, ip
 8010e14:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010e18:	d8e6      	bhi.n	8010de8 <__multiply+0x10c>
 8010e1a:	9a01      	ldr	r2, [sp, #4]
 8010e1c:	50a9      	str	r1, [r5, r2]
 8010e1e:	3504      	adds	r5, #4
 8010e20:	e79a      	b.n	8010d58 <__multiply+0x7c>
 8010e22:	3e01      	subs	r6, #1
 8010e24:	e79c      	b.n	8010d60 <__multiply+0x84>
 8010e26:	bf00      	nop
 8010e28:	08013ed3 	.word	0x08013ed3
 8010e2c:	08013ee4 	.word	0x08013ee4

08010e30 <__pow5mult>:
 8010e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e34:	4615      	mov	r5, r2
 8010e36:	f012 0203 	ands.w	r2, r2, #3
 8010e3a:	4606      	mov	r6, r0
 8010e3c:	460f      	mov	r7, r1
 8010e3e:	d007      	beq.n	8010e50 <__pow5mult+0x20>
 8010e40:	4c25      	ldr	r4, [pc, #148]	; (8010ed8 <__pow5mult+0xa8>)
 8010e42:	3a01      	subs	r2, #1
 8010e44:	2300      	movs	r3, #0
 8010e46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010e4a:	f7ff fe9b 	bl	8010b84 <__multadd>
 8010e4e:	4607      	mov	r7, r0
 8010e50:	10ad      	asrs	r5, r5, #2
 8010e52:	d03d      	beq.n	8010ed0 <__pow5mult+0xa0>
 8010e54:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010e56:	b97c      	cbnz	r4, 8010e78 <__pow5mult+0x48>
 8010e58:	2010      	movs	r0, #16
 8010e5a:	f7ff fe1d 	bl	8010a98 <malloc>
 8010e5e:	4602      	mov	r2, r0
 8010e60:	6270      	str	r0, [r6, #36]	; 0x24
 8010e62:	b928      	cbnz	r0, 8010e70 <__pow5mult+0x40>
 8010e64:	4b1d      	ldr	r3, [pc, #116]	; (8010edc <__pow5mult+0xac>)
 8010e66:	481e      	ldr	r0, [pc, #120]	; (8010ee0 <__pow5mult+0xb0>)
 8010e68:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010e6c:	f000 fbc2 	bl	80115f4 <__assert_func>
 8010e70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010e74:	6004      	str	r4, [r0, #0]
 8010e76:	60c4      	str	r4, [r0, #12]
 8010e78:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010e7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010e80:	b94c      	cbnz	r4, 8010e96 <__pow5mult+0x66>
 8010e82:	f240 2171 	movw	r1, #625	; 0x271
 8010e86:	4630      	mov	r0, r6
 8010e88:	f7ff ff12 	bl	8010cb0 <__i2b>
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010e92:	4604      	mov	r4, r0
 8010e94:	6003      	str	r3, [r0, #0]
 8010e96:	f04f 0900 	mov.w	r9, #0
 8010e9a:	07eb      	lsls	r3, r5, #31
 8010e9c:	d50a      	bpl.n	8010eb4 <__pow5mult+0x84>
 8010e9e:	4639      	mov	r1, r7
 8010ea0:	4622      	mov	r2, r4
 8010ea2:	4630      	mov	r0, r6
 8010ea4:	f7ff ff1a 	bl	8010cdc <__multiply>
 8010ea8:	4639      	mov	r1, r7
 8010eaa:	4680      	mov	r8, r0
 8010eac:	4630      	mov	r0, r6
 8010eae:	f7ff fe47 	bl	8010b40 <_Bfree>
 8010eb2:	4647      	mov	r7, r8
 8010eb4:	106d      	asrs	r5, r5, #1
 8010eb6:	d00b      	beq.n	8010ed0 <__pow5mult+0xa0>
 8010eb8:	6820      	ldr	r0, [r4, #0]
 8010eba:	b938      	cbnz	r0, 8010ecc <__pow5mult+0x9c>
 8010ebc:	4622      	mov	r2, r4
 8010ebe:	4621      	mov	r1, r4
 8010ec0:	4630      	mov	r0, r6
 8010ec2:	f7ff ff0b 	bl	8010cdc <__multiply>
 8010ec6:	6020      	str	r0, [r4, #0]
 8010ec8:	f8c0 9000 	str.w	r9, [r0]
 8010ecc:	4604      	mov	r4, r0
 8010ece:	e7e4      	b.n	8010e9a <__pow5mult+0x6a>
 8010ed0:	4638      	mov	r0, r7
 8010ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010ed6:	bf00      	nop
 8010ed8:	08014030 	.word	0x08014030
 8010edc:	08013e61 	.word	0x08013e61
 8010ee0:	08013ee4 	.word	0x08013ee4

08010ee4 <__lshift>:
 8010ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ee8:	460c      	mov	r4, r1
 8010eea:	6849      	ldr	r1, [r1, #4]
 8010eec:	6923      	ldr	r3, [r4, #16]
 8010eee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010ef2:	68a3      	ldr	r3, [r4, #8]
 8010ef4:	4607      	mov	r7, r0
 8010ef6:	4691      	mov	r9, r2
 8010ef8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010efc:	f108 0601 	add.w	r6, r8, #1
 8010f00:	42b3      	cmp	r3, r6
 8010f02:	db0b      	blt.n	8010f1c <__lshift+0x38>
 8010f04:	4638      	mov	r0, r7
 8010f06:	f7ff fddb 	bl	8010ac0 <_Balloc>
 8010f0a:	4605      	mov	r5, r0
 8010f0c:	b948      	cbnz	r0, 8010f22 <__lshift+0x3e>
 8010f0e:	4602      	mov	r2, r0
 8010f10:	4b2a      	ldr	r3, [pc, #168]	; (8010fbc <__lshift+0xd8>)
 8010f12:	482b      	ldr	r0, [pc, #172]	; (8010fc0 <__lshift+0xdc>)
 8010f14:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010f18:	f000 fb6c 	bl	80115f4 <__assert_func>
 8010f1c:	3101      	adds	r1, #1
 8010f1e:	005b      	lsls	r3, r3, #1
 8010f20:	e7ee      	b.n	8010f00 <__lshift+0x1c>
 8010f22:	2300      	movs	r3, #0
 8010f24:	f100 0114 	add.w	r1, r0, #20
 8010f28:	f100 0210 	add.w	r2, r0, #16
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	4553      	cmp	r3, sl
 8010f30:	db37      	blt.n	8010fa2 <__lshift+0xbe>
 8010f32:	6920      	ldr	r0, [r4, #16]
 8010f34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010f38:	f104 0314 	add.w	r3, r4, #20
 8010f3c:	f019 091f 	ands.w	r9, r9, #31
 8010f40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010f44:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010f48:	d02f      	beq.n	8010faa <__lshift+0xc6>
 8010f4a:	f1c9 0e20 	rsb	lr, r9, #32
 8010f4e:	468a      	mov	sl, r1
 8010f50:	f04f 0c00 	mov.w	ip, #0
 8010f54:	681a      	ldr	r2, [r3, #0]
 8010f56:	fa02 f209 	lsl.w	r2, r2, r9
 8010f5a:	ea42 020c 	orr.w	r2, r2, ip
 8010f5e:	f84a 2b04 	str.w	r2, [sl], #4
 8010f62:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f66:	4298      	cmp	r0, r3
 8010f68:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010f6c:	d8f2      	bhi.n	8010f54 <__lshift+0x70>
 8010f6e:	1b03      	subs	r3, r0, r4
 8010f70:	3b15      	subs	r3, #21
 8010f72:	f023 0303 	bic.w	r3, r3, #3
 8010f76:	3304      	adds	r3, #4
 8010f78:	f104 0215 	add.w	r2, r4, #21
 8010f7c:	4290      	cmp	r0, r2
 8010f7e:	bf38      	it	cc
 8010f80:	2304      	movcc	r3, #4
 8010f82:	f841 c003 	str.w	ip, [r1, r3]
 8010f86:	f1bc 0f00 	cmp.w	ip, #0
 8010f8a:	d001      	beq.n	8010f90 <__lshift+0xac>
 8010f8c:	f108 0602 	add.w	r6, r8, #2
 8010f90:	3e01      	subs	r6, #1
 8010f92:	4638      	mov	r0, r7
 8010f94:	612e      	str	r6, [r5, #16]
 8010f96:	4621      	mov	r1, r4
 8010f98:	f7ff fdd2 	bl	8010b40 <_Bfree>
 8010f9c:	4628      	mov	r0, r5
 8010f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fa2:	f842 0f04 	str.w	r0, [r2, #4]!
 8010fa6:	3301      	adds	r3, #1
 8010fa8:	e7c1      	b.n	8010f2e <__lshift+0x4a>
 8010faa:	3904      	subs	r1, #4
 8010fac:	f853 2b04 	ldr.w	r2, [r3], #4
 8010fb0:	f841 2f04 	str.w	r2, [r1, #4]!
 8010fb4:	4298      	cmp	r0, r3
 8010fb6:	d8f9      	bhi.n	8010fac <__lshift+0xc8>
 8010fb8:	e7ea      	b.n	8010f90 <__lshift+0xac>
 8010fba:	bf00      	nop
 8010fbc:	08013ed3 	.word	0x08013ed3
 8010fc0:	08013ee4 	.word	0x08013ee4

08010fc4 <__mcmp>:
 8010fc4:	b530      	push	{r4, r5, lr}
 8010fc6:	6902      	ldr	r2, [r0, #16]
 8010fc8:	690c      	ldr	r4, [r1, #16]
 8010fca:	1b12      	subs	r2, r2, r4
 8010fcc:	d10e      	bne.n	8010fec <__mcmp+0x28>
 8010fce:	f100 0314 	add.w	r3, r0, #20
 8010fd2:	3114      	adds	r1, #20
 8010fd4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010fd8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010fdc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010fe0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010fe4:	42a5      	cmp	r5, r4
 8010fe6:	d003      	beq.n	8010ff0 <__mcmp+0x2c>
 8010fe8:	d305      	bcc.n	8010ff6 <__mcmp+0x32>
 8010fea:	2201      	movs	r2, #1
 8010fec:	4610      	mov	r0, r2
 8010fee:	bd30      	pop	{r4, r5, pc}
 8010ff0:	4283      	cmp	r3, r0
 8010ff2:	d3f3      	bcc.n	8010fdc <__mcmp+0x18>
 8010ff4:	e7fa      	b.n	8010fec <__mcmp+0x28>
 8010ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8010ffa:	e7f7      	b.n	8010fec <__mcmp+0x28>

08010ffc <__mdiff>:
 8010ffc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011000:	460c      	mov	r4, r1
 8011002:	4606      	mov	r6, r0
 8011004:	4611      	mov	r1, r2
 8011006:	4620      	mov	r0, r4
 8011008:	4690      	mov	r8, r2
 801100a:	f7ff ffdb 	bl	8010fc4 <__mcmp>
 801100e:	1e05      	subs	r5, r0, #0
 8011010:	d110      	bne.n	8011034 <__mdiff+0x38>
 8011012:	4629      	mov	r1, r5
 8011014:	4630      	mov	r0, r6
 8011016:	f7ff fd53 	bl	8010ac0 <_Balloc>
 801101a:	b930      	cbnz	r0, 801102a <__mdiff+0x2e>
 801101c:	4b3a      	ldr	r3, [pc, #232]	; (8011108 <__mdiff+0x10c>)
 801101e:	4602      	mov	r2, r0
 8011020:	f240 2132 	movw	r1, #562	; 0x232
 8011024:	4839      	ldr	r0, [pc, #228]	; (801110c <__mdiff+0x110>)
 8011026:	f000 fae5 	bl	80115f4 <__assert_func>
 801102a:	2301      	movs	r3, #1
 801102c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011030:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011034:	bfa4      	itt	ge
 8011036:	4643      	movge	r3, r8
 8011038:	46a0      	movge	r8, r4
 801103a:	4630      	mov	r0, r6
 801103c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011040:	bfa6      	itte	ge
 8011042:	461c      	movge	r4, r3
 8011044:	2500      	movge	r5, #0
 8011046:	2501      	movlt	r5, #1
 8011048:	f7ff fd3a 	bl	8010ac0 <_Balloc>
 801104c:	b920      	cbnz	r0, 8011058 <__mdiff+0x5c>
 801104e:	4b2e      	ldr	r3, [pc, #184]	; (8011108 <__mdiff+0x10c>)
 8011050:	4602      	mov	r2, r0
 8011052:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011056:	e7e5      	b.n	8011024 <__mdiff+0x28>
 8011058:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801105c:	6926      	ldr	r6, [r4, #16]
 801105e:	60c5      	str	r5, [r0, #12]
 8011060:	f104 0914 	add.w	r9, r4, #20
 8011064:	f108 0514 	add.w	r5, r8, #20
 8011068:	f100 0e14 	add.w	lr, r0, #20
 801106c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011070:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011074:	f108 0210 	add.w	r2, r8, #16
 8011078:	46f2      	mov	sl, lr
 801107a:	2100      	movs	r1, #0
 801107c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011080:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011084:	fa1f f883 	uxth.w	r8, r3
 8011088:	fa11 f18b 	uxtah	r1, r1, fp
 801108c:	0c1b      	lsrs	r3, r3, #16
 801108e:	eba1 0808 	sub.w	r8, r1, r8
 8011092:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011096:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801109a:	fa1f f888 	uxth.w	r8, r8
 801109e:	1419      	asrs	r1, r3, #16
 80110a0:	454e      	cmp	r6, r9
 80110a2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80110a6:	f84a 3b04 	str.w	r3, [sl], #4
 80110aa:	d8e7      	bhi.n	801107c <__mdiff+0x80>
 80110ac:	1b33      	subs	r3, r6, r4
 80110ae:	3b15      	subs	r3, #21
 80110b0:	f023 0303 	bic.w	r3, r3, #3
 80110b4:	3304      	adds	r3, #4
 80110b6:	3415      	adds	r4, #21
 80110b8:	42a6      	cmp	r6, r4
 80110ba:	bf38      	it	cc
 80110bc:	2304      	movcc	r3, #4
 80110be:	441d      	add	r5, r3
 80110c0:	4473      	add	r3, lr
 80110c2:	469e      	mov	lr, r3
 80110c4:	462e      	mov	r6, r5
 80110c6:	4566      	cmp	r6, ip
 80110c8:	d30e      	bcc.n	80110e8 <__mdiff+0xec>
 80110ca:	f10c 0203 	add.w	r2, ip, #3
 80110ce:	1b52      	subs	r2, r2, r5
 80110d0:	f022 0203 	bic.w	r2, r2, #3
 80110d4:	3d03      	subs	r5, #3
 80110d6:	45ac      	cmp	ip, r5
 80110d8:	bf38      	it	cc
 80110da:	2200      	movcc	r2, #0
 80110dc:	441a      	add	r2, r3
 80110de:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80110e2:	b17b      	cbz	r3, 8011104 <__mdiff+0x108>
 80110e4:	6107      	str	r7, [r0, #16]
 80110e6:	e7a3      	b.n	8011030 <__mdiff+0x34>
 80110e8:	f856 8b04 	ldr.w	r8, [r6], #4
 80110ec:	fa11 f288 	uxtah	r2, r1, r8
 80110f0:	1414      	asrs	r4, r2, #16
 80110f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80110f6:	b292      	uxth	r2, r2
 80110f8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80110fc:	f84e 2b04 	str.w	r2, [lr], #4
 8011100:	1421      	asrs	r1, r4, #16
 8011102:	e7e0      	b.n	80110c6 <__mdiff+0xca>
 8011104:	3f01      	subs	r7, #1
 8011106:	e7ea      	b.n	80110de <__mdiff+0xe2>
 8011108:	08013ed3 	.word	0x08013ed3
 801110c:	08013ee4 	.word	0x08013ee4

08011110 <__d2b>:
 8011110:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011114:	4689      	mov	r9, r1
 8011116:	2101      	movs	r1, #1
 8011118:	ec57 6b10 	vmov	r6, r7, d0
 801111c:	4690      	mov	r8, r2
 801111e:	f7ff fccf 	bl	8010ac0 <_Balloc>
 8011122:	4604      	mov	r4, r0
 8011124:	b930      	cbnz	r0, 8011134 <__d2b+0x24>
 8011126:	4602      	mov	r2, r0
 8011128:	4b25      	ldr	r3, [pc, #148]	; (80111c0 <__d2b+0xb0>)
 801112a:	4826      	ldr	r0, [pc, #152]	; (80111c4 <__d2b+0xb4>)
 801112c:	f240 310a 	movw	r1, #778	; 0x30a
 8011130:	f000 fa60 	bl	80115f4 <__assert_func>
 8011134:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011138:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801113c:	bb35      	cbnz	r5, 801118c <__d2b+0x7c>
 801113e:	2e00      	cmp	r6, #0
 8011140:	9301      	str	r3, [sp, #4]
 8011142:	d028      	beq.n	8011196 <__d2b+0x86>
 8011144:	4668      	mov	r0, sp
 8011146:	9600      	str	r6, [sp, #0]
 8011148:	f7ff fd82 	bl	8010c50 <__lo0bits>
 801114c:	9900      	ldr	r1, [sp, #0]
 801114e:	b300      	cbz	r0, 8011192 <__d2b+0x82>
 8011150:	9a01      	ldr	r2, [sp, #4]
 8011152:	f1c0 0320 	rsb	r3, r0, #32
 8011156:	fa02 f303 	lsl.w	r3, r2, r3
 801115a:	430b      	orrs	r3, r1
 801115c:	40c2      	lsrs	r2, r0
 801115e:	6163      	str	r3, [r4, #20]
 8011160:	9201      	str	r2, [sp, #4]
 8011162:	9b01      	ldr	r3, [sp, #4]
 8011164:	61a3      	str	r3, [r4, #24]
 8011166:	2b00      	cmp	r3, #0
 8011168:	bf14      	ite	ne
 801116a:	2202      	movne	r2, #2
 801116c:	2201      	moveq	r2, #1
 801116e:	6122      	str	r2, [r4, #16]
 8011170:	b1d5      	cbz	r5, 80111a8 <__d2b+0x98>
 8011172:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011176:	4405      	add	r5, r0
 8011178:	f8c9 5000 	str.w	r5, [r9]
 801117c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011180:	f8c8 0000 	str.w	r0, [r8]
 8011184:	4620      	mov	r0, r4
 8011186:	b003      	add	sp, #12
 8011188:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801118c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011190:	e7d5      	b.n	801113e <__d2b+0x2e>
 8011192:	6161      	str	r1, [r4, #20]
 8011194:	e7e5      	b.n	8011162 <__d2b+0x52>
 8011196:	a801      	add	r0, sp, #4
 8011198:	f7ff fd5a 	bl	8010c50 <__lo0bits>
 801119c:	9b01      	ldr	r3, [sp, #4]
 801119e:	6163      	str	r3, [r4, #20]
 80111a0:	2201      	movs	r2, #1
 80111a2:	6122      	str	r2, [r4, #16]
 80111a4:	3020      	adds	r0, #32
 80111a6:	e7e3      	b.n	8011170 <__d2b+0x60>
 80111a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80111ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80111b0:	f8c9 0000 	str.w	r0, [r9]
 80111b4:	6918      	ldr	r0, [r3, #16]
 80111b6:	f7ff fd2b 	bl	8010c10 <__hi0bits>
 80111ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80111be:	e7df      	b.n	8011180 <__d2b+0x70>
 80111c0:	08013ed3 	.word	0x08013ed3
 80111c4:	08013ee4 	.word	0x08013ee4

080111c8 <_calloc_r>:
 80111c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80111ca:	fba1 2402 	umull	r2, r4, r1, r2
 80111ce:	b94c      	cbnz	r4, 80111e4 <_calloc_r+0x1c>
 80111d0:	4611      	mov	r1, r2
 80111d2:	9201      	str	r2, [sp, #4]
 80111d4:	f7fd fd84 	bl	800ece0 <_malloc_r>
 80111d8:	9a01      	ldr	r2, [sp, #4]
 80111da:	4605      	mov	r5, r0
 80111dc:	b930      	cbnz	r0, 80111ec <_calloc_r+0x24>
 80111de:	4628      	mov	r0, r5
 80111e0:	b003      	add	sp, #12
 80111e2:	bd30      	pop	{r4, r5, pc}
 80111e4:	220c      	movs	r2, #12
 80111e6:	6002      	str	r2, [r0, #0]
 80111e8:	2500      	movs	r5, #0
 80111ea:	e7f8      	b.n	80111de <_calloc_r+0x16>
 80111ec:	4621      	mov	r1, r4
 80111ee:	f7fd fd4e 	bl	800ec8e <memset>
 80111f2:	e7f4      	b.n	80111de <_calloc_r+0x16>

080111f4 <_free_r>:
 80111f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80111f6:	2900      	cmp	r1, #0
 80111f8:	d044      	beq.n	8011284 <_free_r+0x90>
 80111fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80111fe:	9001      	str	r0, [sp, #4]
 8011200:	2b00      	cmp	r3, #0
 8011202:	f1a1 0404 	sub.w	r4, r1, #4
 8011206:	bfb8      	it	lt
 8011208:	18e4      	addlt	r4, r4, r3
 801120a:	f7ff fc4d 	bl	8010aa8 <__malloc_lock>
 801120e:	4a1e      	ldr	r2, [pc, #120]	; (8011288 <_free_r+0x94>)
 8011210:	9801      	ldr	r0, [sp, #4]
 8011212:	6813      	ldr	r3, [r2, #0]
 8011214:	b933      	cbnz	r3, 8011224 <_free_r+0x30>
 8011216:	6063      	str	r3, [r4, #4]
 8011218:	6014      	str	r4, [r2, #0]
 801121a:	b003      	add	sp, #12
 801121c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011220:	f7ff bc48 	b.w	8010ab4 <__malloc_unlock>
 8011224:	42a3      	cmp	r3, r4
 8011226:	d908      	bls.n	801123a <_free_r+0x46>
 8011228:	6825      	ldr	r5, [r4, #0]
 801122a:	1961      	adds	r1, r4, r5
 801122c:	428b      	cmp	r3, r1
 801122e:	bf01      	itttt	eq
 8011230:	6819      	ldreq	r1, [r3, #0]
 8011232:	685b      	ldreq	r3, [r3, #4]
 8011234:	1949      	addeq	r1, r1, r5
 8011236:	6021      	streq	r1, [r4, #0]
 8011238:	e7ed      	b.n	8011216 <_free_r+0x22>
 801123a:	461a      	mov	r2, r3
 801123c:	685b      	ldr	r3, [r3, #4]
 801123e:	b10b      	cbz	r3, 8011244 <_free_r+0x50>
 8011240:	42a3      	cmp	r3, r4
 8011242:	d9fa      	bls.n	801123a <_free_r+0x46>
 8011244:	6811      	ldr	r1, [r2, #0]
 8011246:	1855      	adds	r5, r2, r1
 8011248:	42a5      	cmp	r5, r4
 801124a:	d10b      	bne.n	8011264 <_free_r+0x70>
 801124c:	6824      	ldr	r4, [r4, #0]
 801124e:	4421      	add	r1, r4
 8011250:	1854      	adds	r4, r2, r1
 8011252:	42a3      	cmp	r3, r4
 8011254:	6011      	str	r1, [r2, #0]
 8011256:	d1e0      	bne.n	801121a <_free_r+0x26>
 8011258:	681c      	ldr	r4, [r3, #0]
 801125a:	685b      	ldr	r3, [r3, #4]
 801125c:	6053      	str	r3, [r2, #4]
 801125e:	4421      	add	r1, r4
 8011260:	6011      	str	r1, [r2, #0]
 8011262:	e7da      	b.n	801121a <_free_r+0x26>
 8011264:	d902      	bls.n	801126c <_free_r+0x78>
 8011266:	230c      	movs	r3, #12
 8011268:	6003      	str	r3, [r0, #0]
 801126a:	e7d6      	b.n	801121a <_free_r+0x26>
 801126c:	6825      	ldr	r5, [r4, #0]
 801126e:	1961      	adds	r1, r4, r5
 8011270:	428b      	cmp	r3, r1
 8011272:	bf04      	itt	eq
 8011274:	6819      	ldreq	r1, [r3, #0]
 8011276:	685b      	ldreq	r3, [r3, #4]
 8011278:	6063      	str	r3, [r4, #4]
 801127a:	bf04      	itt	eq
 801127c:	1949      	addeq	r1, r1, r5
 801127e:	6021      	streq	r1, [r4, #0]
 8011280:	6054      	str	r4, [r2, #4]
 8011282:	e7ca      	b.n	801121a <_free_r+0x26>
 8011284:	b003      	add	sp, #12
 8011286:	bd30      	pop	{r4, r5, pc}
 8011288:	20005b10 	.word	0x20005b10

0801128c <__sfputc_r>:
 801128c:	6893      	ldr	r3, [r2, #8]
 801128e:	3b01      	subs	r3, #1
 8011290:	2b00      	cmp	r3, #0
 8011292:	b410      	push	{r4}
 8011294:	6093      	str	r3, [r2, #8]
 8011296:	da08      	bge.n	80112aa <__sfputc_r+0x1e>
 8011298:	6994      	ldr	r4, [r2, #24]
 801129a:	42a3      	cmp	r3, r4
 801129c:	db01      	blt.n	80112a2 <__sfputc_r+0x16>
 801129e:	290a      	cmp	r1, #10
 80112a0:	d103      	bne.n	80112aa <__sfputc_r+0x1e>
 80112a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80112a6:	f7fe bb5b 	b.w	800f960 <__swbuf_r>
 80112aa:	6813      	ldr	r3, [r2, #0]
 80112ac:	1c58      	adds	r0, r3, #1
 80112ae:	6010      	str	r0, [r2, #0]
 80112b0:	7019      	strb	r1, [r3, #0]
 80112b2:	4608      	mov	r0, r1
 80112b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80112b8:	4770      	bx	lr

080112ba <__sfputs_r>:
 80112ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112bc:	4606      	mov	r6, r0
 80112be:	460f      	mov	r7, r1
 80112c0:	4614      	mov	r4, r2
 80112c2:	18d5      	adds	r5, r2, r3
 80112c4:	42ac      	cmp	r4, r5
 80112c6:	d101      	bne.n	80112cc <__sfputs_r+0x12>
 80112c8:	2000      	movs	r0, #0
 80112ca:	e007      	b.n	80112dc <__sfputs_r+0x22>
 80112cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112d0:	463a      	mov	r2, r7
 80112d2:	4630      	mov	r0, r6
 80112d4:	f7ff ffda 	bl	801128c <__sfputc_r>
 80112d8:	1c43      	adds	r3, r0, #1
 80112da:	d1f3      	bne.n	80112c4 <__sfputs_r+0xa>
 80112dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080112e0 <_vfiprintf_r>:
 80112e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112e4:	460d      	mov	r5, r1
 80112e6:	b09d      	sub	sp, #116	; 0x74
 80112e8:	4614      	mov	r4, r2
 80112ea:	4698      	mov	r8, r3
 80112ec:	4606      	mov	r6, r0
 80112ee:	b118      	cbz	r0, 80112f8 <_vfiprintf_r+0x18>
 80112f0:	6983      	ldr	r3, [r0, #24]
 80112f2:	b90b      	cbnz	r3, 80112f8 <_vfiprintf_r+0x18>
 80112f4:	f7fd fbf8 	bl	800eae8 <__sinit>
 80112f8:	4b89      	ldr	r3, [pc, #548]	; (8011520 <_vfiprintf_r+0x240>)
 80112fa:	429d      	cmp	r5, r3
 80112fc:	d11b      	bne.n	8011336 <_vfiprintf_r+0x56>
 80112fe:	6875      	ldr	r5, [r6, #4]
 8011300:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011302:	07d9      	lsls	r1, r3, #31
 8011304:	d405      	bmi.n	8011312 <_vfiprintf_r+0x32>
 8011306:	89ab      	ldrh	r3, [r5, #12]
 8011308:	059a      	lsls	r2, r3, #22
 801130a:	d402      	bmi.n	8011312 <_vfiprintf_r+0x32>
 801130c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801130e:	f7fd fcae 	bl	800ec6e <__retarget_lock_acquire_recursive>
 8011312:	89ab      	ldrh	r3, [r5, #12]
 8011314:	071b      	lsls	r3, r3, #28
 8011316:	d501      	bpl.n	801131c <_vfiprintf_r+0x3c>
 8011318:	692b      	ldr	r3, [r5, #16]
 801131a:	b9eb      	cbnz	r3, 8011358 <_vfiprintf_r+0x78>
 801131c:	4629      	mov	r1, r5
 801131e:	4630      	mov	r0, r6
 8011320:	f7fe fb82 	bl	800fa28 <__swsetup_r>
 8011324:	b1c0      	cbz	r0, 8011358 <_vfiprintf_r+0x78>
 8011326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011328:	07dc      	lsls	r4, r3, #31
 801132a:	d50e      	bpl.n	801134a <_vfiprintf_r+0x6a>
 801132c:	f04f 30ff 	mov.w	r0, #4294967295
 8011330:	b01d      	add	sp, #116	; 0x74
 8011332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011336:	4b7b      	ldr	r3, [pc, #492]	; (8011524 <_vfiprintf_r+0x244>)
 8011338:	429d      	cmp	r5, r3
 801133a:	d101      	bne.n	8011340 <_vfiprintf_r+0x60>
 801133c:	68b5      	ldr	r5, [r6, #8]
 801133e:	e7df      	b.n	8011300 <_vfiprintf_r+0x20>
 8011340:	4b79      	ldr	r3, [pc, #484]	; (8011528 <_vfiprintf_r+0x248>)
 8011342:	429d      	cmp	r5, r3
 8011344:	bf08      	it	eq
 8011346:	68f5      	ldreq	r5, [r6, #12]
 8011348:	e7da      	b.n	8011300 <_vfiprintf_r+0x20>
 801134a:	89ab      	ldrh	r3, [r5, #12]
 801134c:	0598      	lsls	r0, r3, #22
 801134e:	d4ed      	bmi.n	801132c <_vfiprintf_r+0x4c>
 8011350:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011352:	f7fd fc8d 	bl	800ec70 <__retarget_lock_release_recursive>
 8011356:	e7e9      	b.n	801132c <_vfiprintf_r+0x4c>
 8011358:	2300      	movs	r3, #0
 801135a:	9309      	str	r3, [sp, #36]	; 0x24
 801135c:	2320      	movs	r3, #32
 801135e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011362:	f8cd 800c 	str.w	r8, [sp, #12]
 8011366:	2330      	movs	r3, #48	; 0x30
 8011368:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801152c <_vfiprintf_r+0x24c>
 801136c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011370:	f04f 0901 	mov.w	r9, #1
 8011374:	4623      	mov	r3, r4
 8011376:	469a      	mov	sl, r3
 8011378:	f813 2b01 	ldrb.w	r2, [r3], #1
 801137c:	b10a      	cbz	r2, 8011382 <_vfiprintf_r+0xa2>
 801137e:	2a25      	cmp	r2, #37	; 0x25
 8011380:	d1f9      	bne.n	8011376 <_vfiprintf_r+0x96>
 8011382:	ebba 0b04 	subs.w	fp, sl, r4
 8011386:	d00b      	beq.n	80113a0 <_vfiprintf_r+0xc0>
 8011388:	465b      	mov	r3, fp
 801138a:	4622      	mov	r2, r4
 801138c:	4629      	mov	r1, r5
 801138e:	4630      	mov	r0, r6
 8011390:	f7ff ff93 	bl	80112ba <__sfputs_r>
 8011394:	3001      	adds	r0, #1
 8011396:	f000 80aa 	beq.w	80114ee <_vfiprintf_r+0x20e>
 801139a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801139c:	445a      	add	r2, fp
 801139e:	9209      	str	r2, [sp, #36]	; 0x24
 80113a0:	f89a 3000 	ldrb.w	r3, [sl]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	f000 80a2 	beq.w	80114ee <_vfiprintf_r+0x20e>
 80113aa:	2300      	movs	r3, #0
 80113ac:	f04f 32ff 	mov.w	r2, #4294967295
 80113b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80113b4:	f10a 0a01 	add.w	sl, sl, #1
 80113b8:	9304      	str	r3, [sp, #16]
 80113ba:	9307      	str	r3, [sp, #28]
 80113bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80113c0:	931a      	str	r3, [sp, #104]	; 0x68
 80113c2:	4654      	mov	r4, sl
 80113c4:	2205      	movs	r2, #5
 80113c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113ca:	4858      	ldr	r0, [pc, #352]	; (801152c <_vfiprintf_r+0x24c>)
 80113cc:	f7ee ff08 	bl	80001e0 <memchr>
 80113d0:	9a04      	ldr	r2, [sp, #16]
 80113d2:	b9d8      	cbnz	r0, 801140c <_vfiprintf_r+0x12c>
 80113d4:	06d1      	lsls	r1, r2, #27
 80113d6:	bf44      	itt	mi
 80113d8:	2320      	movmi	r3, #32
 80113da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80113de:	0713      	lsls	r3, r2, #28
 80113e0:	bf44      	itt	mi
 80113e2:	232b      	movmi	r3, #43	; 0x2b
 80113e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80113e8:	f89a 3000 	ldrb.w	r3, [sl]
 80113ec:	2b2a      	cmp	r3, #42	; 0x2a
 80113ee:	d015      	beq.n	801141c <_vfiprintf_r+0x13c>
 80113f0:	9a07      	ldr	r2, [sp, #28]
 80113f2:	4654      	mov	r4, sl
 80113f4:	2000      	movs	r0, #0
 80113f6:	f04f 0c0a 	mov.w	ip, #10
 80113fa:	4621      	mov	r1, r4
 80113fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011400:	3b30      	subs	r3, #48	; 0x30
 8011402:	2b09      	cmp	r3, #9
 8011404:	d94e      	bls.n	80114a4 <_vfiprintf_r+0x1c4>
 8011406:	b1b0      	cbz	r0, 8011436 <_vfiprintf_r+0x156>
 8011408:	9207      	str	r2, [sp, #28]
 801140a:	e014      	b.n	8011436 <_vfiprintf_r+0x156>
 801140c:	eba0 0308 	sub.w	r3, r0, r8
 8011410:	fa09 f303 	lsl.w	r3, r9, r3
 8011414:	4313      	orrs	r3, r2
 8011416:	9304      	str	r3, [sp, #16]
 8011418:	46a2      	mov	sl, r4
 801141a:	e7d2      	b.n	80113c2 <_vfiprintf_r+0xe2>
 801141c:	9b03      	ldr	r3, [sp, #12]
 801141e:	1d19      	adds	r1, r3, #4
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	9103      	str	r1, [sp, #12]
 8011424:	2b00      	cmp	r3, #0
 8011426:	bfbb      	ittet	lt
 8011428:	425b      	neglt	r3, r3
 801142a:	f042 0202 	orrlt.w	r2, r2, #2
 801142e:	9307      	strge	r3, [sp, #28]
 8011430:	9307      	strlt	r3, [sp, #28]
 8011432:	bfb8      	it	lt
 8011434:	9204      	strlt	r2, [sp, #16]
 8011436:	7823      	ldrb	r3, [r4, #0]
 8011438:	2b2e      	cmp	r3, #46	; 0x2e
 801143a:	d10c      	bne.n	8011456 <_vfiprintf_r+0x176>
 801143c:	7863      	ldrb	r3, [r4, #1]
 801143e:	2b2a      	cmp	r3, #42	; 0x2a
 8011440:	d135      	bne.n	80114ae <_vfiprintf_r+0x1ce>
 8011442:	9b03      	ldr	r3, [sp, #12]
 8011444:	1d1a      	adds	r2, r3, #4
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	9203      	str	r2, [sp, #12]
 801144a:	2b00      	cmp	r3, #0
 801144c:	bfb8      	it	lt
 801144e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011452:	3402      	adds	r4, #2
 8011454:	9305      	str	r3, [sp, #20]
 8011456:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801153c <_vfiprintf_r+0x25c>
 801145a:	7821      	ldrb	r1, [r4, #0]
 801145c:	2203      	movs	r2, #3
 801145e:	4650      	mov	r0, sl
 8011460:	f7ee febe 	bl	80001e0 <memchr>
 8011464:	b140      	cbz	r0, 8011478 <_vfiprintf_r+0x198>
 8011466:	2340      	movs	r3, #64	; 0x40
 8011468:	eba0 000a 	sub.w	r0, r0, sl
 801146c:	fa03 f000 	lsl.w	r0, r3, r0
 8011470:	9b04      	ldr	r3, [sp, #16]
 8011472:	4303      	orrs	r3, r0
 8011474:	3401      	adds	r4, #1
 8011476:	9304      	str	r3, [sp, #16]
 8011478:	f814 1b01 	ldrb.w	r1, [r4], #1
 801147c:	482c      	ldr	r0, [pc, #176]	; (8011530 <_vfiprintf_r+0x250>)
 801147e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011482:	2206      	movs	r2, #6
 8011484:	f7ee feac 	bl	80001e0 <memchr>
 8011488:	2800      	cmp	r0, #0
 801148a:	d03f      	beq.n	801150c <_vfiprintf_r+0x22c>
 801148c:	4b29      	ldr	r3, [pc, #164]	; (8011534 <_vfiprintf_r+0x254>)
 801148e:	bb1b      	cbnz	r3, 80114d8 <_vfiprintf_r+0x1f8>
 8011490:	9b03      	ldr	r3, [sp, #12]
 8011492:	3307      	adds	r3, #7
 8011494:	f023 0307 	bic.w	r3, r3, #7
 8011498:	3308      	adds	r3, #8
 801149a:	9303      	str	r3, [sp, #12]
 801149c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801149e:	443b      	add	r3, r7
 80114a0:	9309      	str	r3, [sp, #36]	; 0x24
 80114a2:	e767      	b.n	8011374 <_vfiprintf_r+0x94>
 80114a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80114a8:	460c      	mov	r4, r1
 80114aa:	2001      	movs	r0, #1
 80114ac:	e7a5      	b.n	80113fa <_vfiprintf_r+0x11a>
 80114ae:	2300      	movs	r3, #0
 80114b0:	3401      	adds	r4, #1
 80114b2:	9305      	str	r3, [sp, #20]
 80114b4:	4619      	mov	r1, r3
 80114b6:	f04f 0c0a 	mov.w	ip, #10
 80114ba:	4620      	mov	r0, r4
 80114bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80114c0:	3a30      	subs	r2, #48	; 0x30
 80114c2:	2a09      	cmp	r2, #9
 80114c4:	d903      	bls.n	80114ce <_vfiprintf_r+0x1ee>
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d0c5      	beq.n	8011456 <_vfiprintf_r+0x176>
 80114ca:	9105      	str	r1, [sp, #20]
 80114cc:	e7c3      	b.n	8011456 <_vfiprintf_r+0x176>
 80114ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80114d2:	4604      	mov	r4, r0
 80114d4:	2301      	movs	r3, #1
 80114d6:	e7f0      	b.n	80114ba <_vfiprintf_r+0x1da>
 80114d8:	ab03      	add	r3, sp, #12
 80114da:	9300      	str	r3, [sp, #0]
 80114dc:	462a      	mov	r2, r5
 80114de:	4b16      	ldr	r3, [pc, #88]	; (8011538 <_vfiprintf_r+0x258>)
 80114e0:	a904      	add	r1, sp, #16
 80114e2:	4630      	mov	r0, r6
 80114e4:	f7fd fd10 	bl	800ef08 <_printf_float>
 80114e8:	4607      	mov	r7, r0
 80114ea:	1c78      	adds	r0, r7, #1
 80114ec:	d1d6      	bne.n	801149c <_vfiprintf_r+0x1bc>
 80114ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80114f0:	07d9      	lsls	r1, r3, #31
 80114f2:	d405      	bmi.n	8011500 <_vfiprintf_r+0x220>
 80114f4:	89ab      	ldrh	r3, [r5, #12]
 80114f6:	059a      	lsls	r2, r3, #22
 80114f8:	d402      	bmi.n	8011500 <_vfiprintf_r+0x220>
 80114fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80114fc:	f7fd fbb8 	bl	800ec70 <__retarget_lock_release_recursive>
 8011500:	89ab      	ldrh	r3, [r5, #12]
 8011502:	065b      	lsls	r3, r3, #25
 8011504:	f53f af12 	bmi.w	801132c <_vfiprintf_r+0x4c>
 8011508:	9809      	ldr	r0, [sp, #36]	; 0x24
 801150a:	e711      	b.n	8011330 <_vfiprintf_r+0x50>
 801150c:	ab03      	add	r3, sp, #12
 801150e:	9300      	str	r3, [sp, #0]
 8011510:	462a      	mov	r2, r5
 8011512:	4b09      	ldr	r3, [pc, #36]	; (8011538 <_vfiprintf_r+0x258>)
 8011514:	a904      	add	r1, sp, #16
 8011516:	4630      	mov	r0, r6
 8011518:	f7fd ff9a 	bl	800f450 <_printf_i>
 801151c:	e7e4      	b.n	80114e8 <_vfiprintf_r+0x208>
 801151e:	bf00      	nop
 8011520:	08013ddc 	.word	0x08013ddc
 8011524:	08013dfc 	.word	0x08013dfc
 8011528:	08013dbc 	.word	0x08013dbc
 801152c:	0801403c 	.word	0x0801403c
 8011530:	08014046 	.word	0x08014046
 8011534:	0800ef09 	.word	0x0800ef09
 8011538:	080112bb 	.word	0x080112bb
 801153c:	08014042 	.word	0x08014042

08011540 <_putc_r>:
 8011540:	b570      	push	{r4, r5, r6, lr}
 8011542:	460d      	mov	r5, r1
 8011544:	4614      	mov	r4, r2
 8011546:	4606      	mov	r6, r0
 8011548:	b118      	cbz	r0, 8011552 <_putc_r+0x12>
 801154a:	6983      	ldr	r3, [r0, #24]
 801154c:	b90b      	cbnz	r3, 8011552 <_putc_r+0x12>
 801154e:	f7fd facb 	bl	800eae8 <__sinit>
 8011552:	4b1c      	ldr	r3, [pc, #112]	; (80115c4 <_putc_r+0x84>)
 8011554:	429c      	cmp	r4, r3
 8011556:	d124      	bne.n	80115a2 <_putc_r+0x62>
 8011558:	6874      	ldr	r4, [r6, #4]
 801155a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801155c:	07d8      	lsls	r0, r3, #31
 801155e:	d405      	bmi.n	801156c <_putc_r+0x2c>
 8011560:	89a3      	ldrh	r3, [r4, #12]
 8011562:	0599      	lsls	r1, r3, #22
 8011564:	d402      	bmi.n	801156c <_putc_r+0x2c>
 8011566:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011568:	f7fd fb81 	bl	800ec6e <__retarget_lock_acquire_recursive>
 801156c:	68a3      	ldr	r3, [r4, #8]
 801156e:	3b01      	subs	r3, #1
 8011570:	2b00      	cmp	r3, #0
 8011572:	60a3      	str	r3, [r4, #8]
 8011574:	da05      	bge.n	8011582 <_putc_r+0x42>
 8011576:	69a2      	ldr	r2, [r4, #24]
 8011578:	4293      	cmp	r3, r2
 801157a:	db1c      	blt.n	80115b6 <_putc_r+0x76>
 801157c:	b2eb      	uxtb	r3, r5
 801157e:	2b0a      	cmp	r3, #10
 8011580:	d019      	beq.n	80115b6 <_putc_r+0x76>
 8011582:	6823      	ldr	r3, [r4, #0]
 8011584:	1c5a      	adds	r2, r3, #1
 8011586:	6022      	str	r2, [r4, #0]
 8011588:	701d      	strb	r5, [r3, #0]
 801158a:	b2ed      	uxtb	r5, r5
 801158c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801158e:	07da      	lsls	r2, r3, #31
 8011590:	d405      	bmi.n	801159e <_putc_r+0x5e>
 8011592:	89a3      	ldrh	r3, [r4, #12]
 8011594:	059b      	lsls	r3, r3, #22
 8011596:	d402      	bmi.n	801159e <_putc_r+0x5e>
 8011598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801159a:	f7fd fb69 	bl	800ec70 <__retarget_lock_release_recursive>
 801159e:	4628      	mov	r0, r5
 80115a0:	bd70      	pop	{r4, r5, r6, pc}
 80115a2:	4b09      	ldr	r3, [pc, #36]	; (80115c8 <_putc_r+0x88>)
 80115a4:	429c      	cmp	r4, r3
 80115a6:	d101      	bne.n	80115ac <_putc_r+0x6c>
 80115a8:	68b4      	ldr	r4, [r6, #8]
 80115aa:	e7d6      	b.n	801155a <_putc_r+0x1a>
 80115ac:	4b07      	ldr	r3, [pc, #28]	; (80115cc <_putc_r+0x8c>)
 80115ae:	429c      	cmp	r4, r3
 80115b0:	bf08      	it	eq
 80115b2:	68f4      	ldreq	r4, [r6, #12]
 80115b4:	e7d1      	b.n	801155a <_putc_r+0x1a>
 80115b6:	4629      	mov	r1, r5
 80115b8:	4622      	mov	r2, r4
 80115ba:	4630      	mov	r0, r6
 80115bc:	f7fe f9d0 	bl	800f960 <__swbuf_r>
 80115c0:	4605      	mov	r5, r0
 80115c2:	e7e3      	b.n	801158c <_putc_r+0x4c>
 80115c4:	08013ddc 	.word	0x08013ddc
 80115c8:	08013dfc 	.word	0x08013dfc
 80115cc:	08013dbc 	.word	0x08013dbc

080115d0 <_read_r>:
 80115d0:	b538      	push	{r3, r4, r5, lr}
 80115d2:	4d07      	ldr	r5, [pc, #28]	; (80115f0 <_read_r+0x20>)
 80115d4:	4604      	mov	r4, r0
 80115d6:	4608      	mov	r0, r1
 80115d8:	4611      	mov	r1, r2
 80115da:	2200      	movs	r2, #0
 80115dc:	602a      	str	r2, [r5, #0]
 80115de:	461a      	mov	r2, r3
 80115e0:	f7f3 f942 	bl	8004868 <_read>
 80115e4:	1c43      	adds	r3, r0, #1
 80115e6:	d102      	bne.n	80115ee <_read_r+0x1e>
 80115e8:	682b      	ldr	r3, [r5, #0]
 80115ea:	b103      	cbz	r3, 80115ee <_read_r+0x1e>
 80115ec:	6023      	str	r3, [r4, #0]
 80115ee:	bd38      	pop	{r3, r4, r5, pc}
 80115f0:	20005b18 	.word	0x20005b18

080115f4 <__assert_func>:
 80115f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80115f6:	4614      	mov	r4, r2
 80115f8:	461a      	mov	r2, r3
 80115fa:	4b09      	ldr	r3, [pc, #36]	; (8011620 <__assert_func+0x2c>)
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	4605      	mov	r5, r0
 8011600:	68d8      	ldr	r0, [r3, #12]
 8011602:	b14c      	cbz	r4, 8011618 <__assert_func+0x24>
 8011604:	4b07      	ldr	r3, [pc, #28]	; (8011624 <__assert_func+0x30>)
 8011606:	9100      	str	r1, [sp, #0]
 8011608:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801160c:	4906      	ldr	r1, [pc, #24]	; (8011628 <__assert_func+0x34>)
 801160e:	462b      	mov	r3, r5
 8011610:	f000 f80e 	bl	8011630 <fiprintf>
 8011614:	f000 f85f 	bl	80116d6 <abort>
 8011618:	4b04      	ldr	r3, [pc, #16]	; (801162c <__assert_func+0x38>)
 801161a:	461c      	mov	r4, r3
 801161c:	e7f3      	b.n	8011606 <__assert_func+0x12>
 801161e:	bf00      	nop
 8011620:	200000a0 	.word	0x200000a0
 8011624:	0801404d 	.word	0x0801404d
 8011628:	0801405a 	.word	0x0801405a
 801162c:	08014088 	.word	0x08014088

08011630 <fiprintf>:
 8011630:	b40e      	push	{r1, r2, r3}
 8011632:	b503      	push	{r0, r1, lr}
 8011634:	4601      	mov	r1, r0
 8011636:	ab03      	add	r3, sp, #12
 8011638:	4805      	ldr	r0, [pc, #20]	; (8011650 <fiprintf+0x20>)
 801163a:	f853 2b04 	ldr.w	r2, [r3], #4
 801163e:	6800      	ldr	r0, [r0, #0]
 8011640:	9301      	str	r3, [sp, #4]
 8011642:	f7ff fe4d 	bl	80112e0 <_vfiprintf_r>
 8011646:	b002      	add	sp, #8
 8011648:	f85d eb04 	ldr.w	lr, [sp], #4
 801164c:	b003      	add	sp, #12
 801164e:	4770      	bx	lr
 8011650:	200000a0 	.word	0x200000a0

08011654 <_fstat_r>:
 8011654:	b538      	push	{r3, r4, r5, lr}
 8011656:	4d07      	ldr	r5, [pc, #28]	; (8011674 <_fstat_r+0x20>)
 8011658:	2300      	movs	r3, #0
 801165a:	4604      	mov	r4, r0
 801165c:	4608      	mov	r0, r1
 801165e:	4611      	mov	r1, r2
 8011660:	602b      	str	r3, [r5, #0]
 8011662:	f7f3 f92a 	bl	80048ba <_fstat>
 8011666:	1c43      	adds	r3, r0, #1
 8011668:	d102      	bne.n	8011670 <_fstat_r+0x1c>
 801166a:	682b      	ldr	r3, [r5, #0]
 801166c:	b103      	cbz	r3, 8011670 <_fstat_r+0x1c>
 801166e:	6023      	str	r3, [r4, #0]
 8011670:	bd38      	pop	{r3, r4, r5, pc}
 8011672:	bf00      	nop
 8011674:	20005b18 	.word	0x20005b18

08011678 <_isatty_r>:
 8011678:	b538      	push	{r3, r4, r5, lr}
 801167a:	4d06      	ldr	r5, [pc, #24]	; (8011694 <_isatty_r+0x1c>)
 801167c:	2300      	movs	r3, #0
 801167e:	4604      	mov	r4, r0
 8011680:	4608      	mov	r0, r1
 8011682:	602b      	str	r3, [r5, #0]
 8011684:	f7f3 f929 	bl	80048da <_isatty>
 8011688:	1c43      	adds	r3, r0, #1
 801168a:	d102      	bne.n	8011692 <_isatty_r+0x1a>
 801168c:	682b      	ldr	r3, [r5, #0]
 801168e:	b103      	cbz	r3, 8011692 <_isatty_r+0x1a>
 8011690:	6023      	str	r3, [r4, #0]
 8011692:	bd38      	pop	{r3, r4, r5, pc}
 8011694:	20005b18 	.word	0x20005b18

08011698 <__ascii_mbtowc>:
 8011698:	b082      	sub	sp, #8
 801169a:	b901      	cbnz	r1, 801169e <__ascii_mbtowc+0x6>
 801169c:	a901      	add	r1, sp, #4
 801169e:	b142      	cbz	r2, 80116b2 <__ascii_mbtowc+0x1a>
 80116a0:	b14b      	cbz	r3, 80116b6 <__ascii_mbtowc+0x1e>
 80116a2:	7813      	ldrb	r3, [r2, #0]
 80116a4:	600b      	str	r3, [r1, #0]
 80116a6:	7812      	ldrb	r2, [r2, #0]
 80116a8:	1e10      	subs	r0, r2, #0
 80116aa:	bf18      	it	ne
 80116ac:	2001      	movne	r0, #1
 80116ae:	b002      	add	sp, #8
 80116b0:	4770      	bx	lr
 80116b2:	4610      	mov	r0, r2
 80116b4:	e7fb      	b.n	80116ae <__ascii_mbtowc+0x16>
 80116b6:	f06f 0001 	mvn.w	r0, #1
 80116ba:	e7f8      	b.n	80116ae <__ascii_mbtowc+0x16>

080116bc <__ascii_wctomb>:
 80116bc:	b149      	cbz	r1, 80116d2 <__ascii_wctomb+0x16>
 80116be:	2aff      	cmp	r2, #255	; 0xff
 80116c0:	bf85      	ittet	hi
 80116c2:	238a      	movhi	r3, #138	; 0x8a
 80116c4:	6003      	strhi	r3, [r0, #0]
 80116c6:	700a      	strbls	r2, [r1, #0]
 80116c8:	f04f 30ff 	movhi.w	r0, #4294967295
 80116cc:	bf98      	it	ls
 80116ce:	2001      	movls	r0, #1
 80116d0:	4770      	bx	lr
 80116d2:	4608      	mov	r0, r1
 80116d4:	4770      	bx	lr

080116d6 <abort>:
 80116d6:	b508      	push	{r3, lr}
 80116d8:	2006      	movs	r0, #6
 80116da:	f000 f82b 	bl	8011734 <raise>
 80116de:	2001      	movs	r0, #1
 80116e0:	f7f3 f8b8 	bl	8004854 <_exit>

080116e4 <_raise_r>:
 80116e4:	291f      	cmp	r1, #31
 80116e6:	b538      	push	{r3, r4, r5, lr}
 80116e8:	4604      	mov	r4, r0
 80116ea:	460d      	mov	r5, r1
 80116ec:	d904      	bls.n	80116f8 <_raise_r+0x14>
 80116ee:	2316      	movs	r3, #22
 80116f0:	6003      	str	r3, [r0, #0]
 80116f2:	f04f 30ff 	mov.w	r0, #4294967295
 80116f6:	bd38      	pop	{r3, r4, r5, pc}
 80116f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80116fa:	b112      	cbz	r2, 8011702 <_raise_r+0x1e>
 80116fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011700:	b94b      	cbnz	r3, 8011716 <_raise_r+0x32>
 8011702:	4620      	mov	r0, r4
 8011704:	f000 f830 	bl	8011768 <_getpid_r>
 8011708:	462a      	mov	r2, r5
 801170a:	4601      	mov	r1, r0
 801170c:	4620      	mov	r0, r4
 801170e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011712:	f000 b817 	b.w	8011744 <_kill_r>
 8011716:	2b01      	cmp	r3, #1
 8011718:	d00a      	beq.n	8011730 <_raise_r+0x4c>
 801171a:	1c59      	adds	r1, r3, #1
 801171c:	d103      	bne.n	8011726 <_raise_r+0x42>
 801171e:	2316      	movs	r3, #22
 8011720:	6003      	str	r3, [r0, #0]
 8011722:	2001      	movs	r0, #1
 8011724:	e7e7      	b.n	80116f6 <_raise_r+0x12>
 8011726:	2400      	movs	r4, #0
 8011728:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801172c:	4628      	mov	r0, r5
 801172e:	4798      	blx	r3
 8011730:	2000      	movs	r0, #0
 8011732:	e7e0      	b.n	80116f6 <_raise_r+0x12>

08011734 <raise>:
 8011734:	4b02      	ldr	r3, [pc, #8]	; (8011740 <raise+0xc>)
 8011736:	4601      	mov	r1, r0
 8011738:	6818      	ldr	r0, [r3, #0]
 801173a:	f7ff bfd3 	b.w	80116e4 <_raise_r>
 801173e:	bf00      	nop
 8011740:	200000a0 	.word	0x200000a0

08011744 <_kill_r>:
 8011744:	b538      	push	{r3, r4, r5, lr}
 8011746:	4d07      	ldr	r5, [pc, #28]	; (8011764 <_kill_r+0x20>)
 8011748:	2300      	movs	r3, #0
 801174a:	4604      	mov	r4, r0
 801174c:	4608      	mov	r0, r1
 801174e:	4611      	mov	r1, r2
 8011750:	602b      	str	r3, [r5, #0]
 8011752:	f7f3 f86f 	bl	8004834 <_kill>
 8011756:	1c43      	adds	r3, r0, #1
 8011758:	d102      	bne.n	8011760 <_kill_r+0x1c>
 801175a:	682b      	ldr	r3, [r5, #0]
 801175c:	b103      	cbz	r3, 8011760 <_kill_r+0x1c>
 801175e:	6023      	str	r3, [r4, #0]
 8011760:	bd38      	pop	{r3, r4, r5, pc}
 8011762:	bf00      	nop
 8011764:	20005b18 	.word	0x20005b18

08011768 <_getpid_r>:
 8011768:	f7f3 b85c 	b.w	8004824 <_getpid>
 801176c:	0000      	movs	r0, r0
	...

08011770 <cos>:
 8011770:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011772:	ec53 2b10 	vmov	r2, r3, d0
 8011776:	4826      	ldr	r0, [pc, #152]	; (8011810 <cos+0xa0>)
 8011778:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801177c:	4281      	cmp	r1, r0
 801177e:	dc06      	bgt.n	801178e <cos+0x1e>
 8011780:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8011808 <cos+0x98>
 8011784:	b005      	add	sp, #20
 8011786:	f85d eb04 	ldr.w	lr, [sp], #4
 801178a:	f000 bea9 	b.w	80124e0 <__kernel_cos>
 801178e:	4821      	ldr	r0, [pc, #132]	; (8011814 <cos+0xa4>)
 8011790:	4281      	cmp	r1, r0
 8011792:	dd09      	ble.n	80117a8 <cos+0x38>
 8011794:	ee10 0a10 	vmov	r0, s0
 8011798:	4619      	mov	r1, r3
 801179a:	f7ee fd75 	bl	8000288 <__aeabi_dsub>
 801179e:	ec41 0b10 	vmov	d0, r0, r1
 80117a2:	b005      	add	sp, #20
 80117a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80117a8:	4668      	mov	r0, sp
 80117aa:	f000 fbd9 	bl	8011f60 <__ieee754_rem_pio2>
 80117ae:	f000 0003 	and.w	r0, r0, #3
 80117b2:	2801      	cmp	r0, #1
 80117b4:	d00b      	beq.n	80117ce <cos+0x5e>
 80117b6:	2802      	cmp	r0, #2
 80117b8:	d016      	beq.n	80117e8 <cos+0x78>
 80117ba:	b9e0      	cbnz	r0, 80117f6 <cos+0x86>
 80117bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80117c0:	ed9d 0b00 	vldr	d0, [sp]
 80117c4:	f000 fe8c 	bl	80124e0 <__kernel_cos>
 80117c8:	ec51 0b10 	vmov	r0, r1, d0
 80117cc:	e7e7      	b.n	801179e <cos+0x2e>
 80117ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80117d2:	ed9d 0b00 	vldr	d0, [sp]
 80117d6:	f001 fa9b 	bl	8012d10 <__kernel_sin>
 80117da:	ec53 2b10 	vmov	r2, r3, d0
 80117de:	ee10 0a10 	vmov	r0, s0
 80117e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80117e6:	e7da      	b.n	801179e <cos+0x2e>
 80117e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80117ec:	ed9d 0b00 	vldr	d0, [sp]
 80117f0:	f000 fe76 	bl	80124e0 <__kernel_cos>
 80117f4:	e7f1      	b.n	80117da <cos+0x6a>
 80117f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80117fa:	ed9d 0b00 	vldr	d0, [sp]
 80117fe:	2001      	movs	r0, #1
 8011800:	f001 fa86 	bl	8012d10 <__kernel_sin>
 8011804:	e7e0      	b.n	80117c8 <cos+0x58>
 8011806:	bf00      	nop
	...
 8011810:	3fe921fb 	.word	0x3fe921fb
 8011814:	7fefffff 	.word	0x7fefffff

08011818 <sin>:
 8011818:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801181a:	ec53 2b10 	vmov	r2, r3, d0
 801181e:	4828      	ldr	r0, [pc, #160]	; (80118c0 <sin+0xa8>)
 8011820:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8011824:	4281      	cmp	r1, r0
 8011826:	dc07      	bgt.n	8011838 <sin+0x20>
 8011828:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80118b8 <sin+0xa0>
 801182c:	2000      	movs	r0, #0
 801182e:	b005      	add	sp, #20
 8011830:	f85d eb04 	ldr.w	lr, [sp], #4
 8011834:	f001 ba6c 	b.w	8012d10 <__kernel_sin>
 8011838:	4822      	ldr	r0, [pc, #136]	; (80118c4 <sin+0xac>)
 801183a:	4281      	cmp	r1, r0
 801183c:	dd09      	ble.n	8011852 <sin+0x3a>
 801183e:	ee10 0a10 	vmov	r0, s0
 8011842:	4619      	mov	r1, r3
 8011844:	f7ee fd20 	bl	8000288 <__aeabi_dsub>
 8011848:	ec41 0b10 	vmov	d0, r0, r1
 801184c:	b005      	add	sp, #20
 801184e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011852:	4668      	mov	r0, sp
 8011854:	f000 fb84 	bl	8011f60 <__ieee754_rem_pio2>
 8011858:	f000 0003 	and.w	r0, r0, #3
 801185c:	2801      	cmp	r0, #1
 801185e:	d00c      	beq.n	801187a <sin+0x62>
 8011860:	2802      	cmp	r0, #2
 8011862:	d011      	beq.n	8011888 <sin+0x70>
 8011864:	b9f0      	cbnz	r0, 80118a4 <sin+0x8c>
 8011866:	ed9d 1b02 	vldr	d1, [sp, #8]
 801186a:	ed9d 0b00 	vldr	d0, [sp]
 801186e:	2001      	movs	r0, #1
 8011870:	f001 fa4e 	bl	8012d10 <__kernel_sin>
 8011874:	ec51 0b10 	vmov	r0, r1, d0
 8011878:	e7e6      	b.n	8011848 <sin+0x30>
 801187a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801187e:	ed9d 0b00 	vldr	d0, [sp]
 8011882:	f000 fe2d 	bl	80124e0 <__kernel_cos>
 8011886:	e7f5      	b.n	8011874 <sin+0x5c>
 8011888:	ed9d 1b02 	vldr	d1, [sp, #8]
 801188c:	ed9d 0b00 	vldr	d0, [sp]
 8011890:	2001      	movs	r0, #1
 8011892:	f001 fa3d 	bl	8012d10 <__kernel_sin>
 8011896:	ec53 2b10 	vmov	r2, r3, d0
 801189a:	ee10 0a10 	vmov	r0, s0
 801189e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80118a2:	e7d1      	b.n	8011848 <sin+0x30>
 80118a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80118a8:	ed9d 0b00 	vldr	d0, [sp]
 80118ac:	f000 fe18 	bl	80124e0 <__kernel_cos>
 80118b0:	e7f1      	b.n	8011896 <sin+0x7e>
 80118b2:	bf00      	nop
 80118b4:	f3af 8000 	nop.w
	...
 80118c0:	3fe921fb 	.word	0x3fe921fb
 80118c4:	7fefffff 	.word	0x7fefffff

080118c8 <tan>:
 80118c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118ca:	ec53 2b10 	vmov	r2, r3, d0
 80118ce:	4816      	ldr	r0, [pc, #88]	; (8011928 <tan+0x60>)
 80118d0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80118d4:	4281      	cmp	r1, r0
 80118d6:	dc07      	bgt.n	80118e8 <tan+0x20>
 80118d8:	ed9f 1b11 	vldr	d1, [pc, #68]	; 8011920 <tan+0x58>
 80118dc:	2001      	movs	r0, #1
 80118de:	b005      	add	sp, #20
 80118e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80118e4:	f001 bad4 	b.w	8012e90 <__kernel_tan>
 80118e8:	4810      	ldr	r0, [pc, #64]	; (801192c <tan+0x64>)
 80118ea:	4281      	cmp	r1, r0
 80118ec:	dd09      	ble.n	8011902 <tan+0x3a>
 80118ee:	ee10 0a10 	vmov	r0, s0
 80118f2:	4619      	mov	r1, r3
 80118f4:	f7ee fcc8 	bl	8000288 <__aeabi_dsub>
 80118f8:	ec41 0b10 	vmov	d0, r0, r1
 80118fc:	b005      	add	sp, #20
 80118fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8011902:	4668      	mov	r0, sp
 8011904:	f000 fb2c 	bl	8011f60 <__ieee754_rem_pio2>
 8011908:	0040      	lsls	r0, r0, #1
 801190a:	f000 0002 	and.w	r0, r0, #2
 801190e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011912:	ed9d 0b00 	vldr	d0, [sp]
 8011916:	f1c0 0001 	rsb	r0, r0, #1
 801191a:	f001 fab9 	bl	8012e90 <__kernel_tan>
 801191e:	e7ed      	b.n	80118fc <tan+0x34>
	...
 8011928:	3fe921fb 	.word	0x3fe921fb
 801192c:	7fefffff 	.word	0x7fefffff

08011930 <asin>:
 8011930:	b538      	push	{r3, r4, r5, lr}
 8011932:	ed2d 8b02 	vpush	{d8}
 8011936:	ec55 4b10 	vmov	r4, r5, d0
 801193a:	f000 f831 	bl	80119a0 <__ieee754_asin>
 801193e:	4622      	mov	r2, r4
 8011940:	462b      	mov	r3, r5
 8011942:	4620      	mov	r0, r4
 8011944:	4629      	mov	r1, r5
 8011946:	eeb0 8a40 	vmov.f32	s16, s0
 801194a:	eef0 8a60 	vmov.f32	s17, s1
 801194e:	f7ef f8ed 	bl	8000b2c <__aeabi_dcmpun>
 8011952:	b9a8      	cbnz	r0, 8011980 <asin+0x50>
 8011954:	ec45 4b10 	vmov	d0, r4, r5
 8011958:	f001 fe46 	bl	80135e8 <fabs>
 801195c:	4b0c      	ldr	r3, [pc, #48]	; (8011990 <asin+0x60>)
 801195e:	ec51 0b10 	vmov	r0, r1, d0
 8011962:	2200      	movs	r2, #0
 8011964:	f7ef f8d8 	bl	8000b18 <__aeabi_dcmpgt>
 8011968:	b150      	cbz	r0, 8011980 <asin+0x50>
 801196a:	f7fd f85f 	bl	800ea2c <__errno>
 801196e:	ecbd 8b02 	vpop	{d8}
 8011972:	2321      	movs	r3, #33	; 0x21
 8011974:	6003      	str	r3, [r0, #0]
 8011976:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801197a:	4806      	ldr	r0, [pc, #24]	; (8011994 <asin+0x64>)
 801197c:	f001 bec0 	b.w	8013700 <nan>
 8011980:	eeb0 0a48 	vmov.f32	s0, s16
 8011984:	eef0 0a68 	vmov.f32	s1, s17
 8011988:	ecbd 8b02 	vpop	{d8}
 801198c:	bd38      	pop	{r3, r4, r5, pc}
 801198e:	bf00      	nop
 8011990:	3ff00000 	.word	0x3ff00000
 8011994:	08014088 	.word	0x08014088

08011998 <atan2>:
 8011998:	f000 ba16 	b.w	8011dc8 <__ieee754_atan2>
 801199c:	0000      	movs	r0, r0
	...

080119a0 <__ieee754_asin>:
 80119a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119a4:	ed2d 8b04 	vpush	{d8-d9}
 80119a8:	ec55 4b10 	vmov	r4, r5, d0
 80119ac:	4bcc      	ldr	r3, [pc, #816]	; (8011ce0 <__ieee754_asin+0x340>)
 80119ae:	b083      	sub	sp, #12
 80119b0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80119b4:	4598      	cmp	r8, r3
 80119b6:	9501      	str	r5, [sp, #4]
 80119b8:	dd35      	ble.n	8011a26 <__ieee754_asin+0x86>
 80119ba:	ee10 3a10 	vmov	r3, s0
 80119be:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 80119c2:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 80119c6:	ea58 0303 	orrs.w	r3, r8, r3
 80119ca:	d117      	bne.n	80119fc <__ieee754_asin+0x5c>
 80119cc:	a3aa      	add	r3, pc, #680	; (adr r3, 8011c78 <__ieee754_asin+0x2d8>)
 80119ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119d2:	ee10 0a10 	vmov	r0, s0
 80119d6:	4629      	mov	r1, r5
 80119d8:	f7ee fe0e 	bl	80005f8 <__aeabi_dmul>
 80119dc:	a3a8      	add	r3, pc, #672	; (adr r3, 8011c80 <__ieee754_asin+0x2e0>)
 80119de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e2:	4606      	mov	r6, r0
 80119e4:	460f      	mov	r7, r1
 80119e6:	4620      	mov	r0, r4
 80119e8:	4629      	mov	r1, r5
 80119ea:	f7ee fe05 	bl	80005f8 <__aeabi_dmul>
 80119ee:	4602      	mov	r2, r0
 80119f0:	460b      	mov	r3, r1
 80119f2:	4630      	mov	r0, r6
 80119f4:	4639      	mov	r1, r7
 80119f6:	f7ee fc49 	bl	800028c <__adddf3>
 80119fa:	e00b      	b.n	8011a14 <__ieee754_asin+0x74>
 80119fc:	ee10 2a10 	vmov	r2, s0
 8011a00:	462b      	mov	r3, r5
 8011a02:	ee10 0a10 	vmov	r0, s0
 8011a06:	4629      	mov	r1, r5
 8011a08:	f7ee fc3e 	bl	8000288 <__aeabi_dsub>
 8011a0c:	4602      	mov	r2, r0
 8011a0e:	460b      	mov	r3, r1
 8011a10:	f7ee ff1c 	bl	800084c <__aeabi_ddiv>
 8011a14:	4604      	mov	r4, r0
 8011a16:	460d      	mov	r5, r1
 8011a18:	ec45 4b10 	vmov	d0, r4, r5
 8011a1c:	b003      	add	sp, #12
 8011a1e:	ecbd 8b04 	vpop	{d8-d9}
 8011a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a26:	4baf      	ldr	r3, [pc, #700]	; (8011ce4 <__ieee754_asin+0x344>)
 8011a28:	4598      	cmp	r8, r3
 8011a2a:	dc11      	bgt.n	8011a50 <__ieee754_asin+0xb0>
 8011a2c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8011a30:	f280 80ae 	bge.w	8011b90 <__ieee754_asin+0x1f0>
 8011a34:	a394      	add	r3, pc, #592	; (adr r3, 8011c88 <__ieee754_asin+0x2e8>)
 8011a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a3a:	ee10 0a10 	vmov	r0, s0
 8011a3e:	4629      	mov	r1, r5
 8011a40:	f7ee fc24 	bl	800028c <__adddf3>
 8011a44:	4ba8      	ldr	r3, [pc, #672]	; (8011ce8 <__ieee754_asin+0x348>)
 8011a46:	2200      	movs	r2, #0
 8011a48:	f7ef f866 	bl	8000b18 <__aeabi_dcmpgt>
 8011a4c:	2800      	cmp	r0, #0
 8011a4e:	d1e3      	bne.n	8011a18 <__ieee754_asin+0x78>
 8011a50:	ec45 4b10 	vmov	d0, r4, r5
 8011a54:	f001 fdc8 	bl	80135e8 <fabs>
 8011a58:	49a3      	ldr	r1, [pc, #652]	; (8011ce8 <__ieee754_asin+0x348>)
 8011a5a:	ec53 2b10 	vmov	r2, r3, d0
 8011a5e:	2000      	movs	r0, #0
 8011a60:	f7ee fc12 	bl	8000288 <__aeabi_dsub>
 8011a64:	4ba1      	ldr	r3, [pc, #644]	; (8011cec <__ieee754_asin+0x34c>)
 8011a66:	2200      	movs	r2, #0
 8011a68:	f7ee fdc6 	bl	80005f8 <__aeabi_dmul>
 8011a6c:	a388      	add	r3, pc, #544	; (adr r3, 8011c90 <__ieee754_asin+0x2f0>)
 8011a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a72:	4604      	mov	r4, r0
 8011a74:	460d      	mov	r5, r1
 8011a76:	f7ee fdbf 	bl	80005f8 <__aeabi_dmul>
 8011a7a:	a387      	add	r3, pc, #540	; (adr r3, 8011c98 <__ieee754_asin+0x2f8>)
 8011a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a80:	f7ee fc04 	bl	800028c <__adddf3>
 8011a84:	4622      	mov	r2, r4
 8011a86:	462b      	mov	r3, r5
 8011a88:	f7ee fdb6 	bl	80005f8 <__aeabi_dmul>
 8011a8c:	a384      	add	r3, pc, #528	; (adr r3, 8011ca0 <__ieee754_asin+0x300>)
 8011a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a92:	f7ee fbf9 	bl	8000288 <__aeabi_dsub>
 8011a96:	4622      	mov	r2, r4
 8011a98:	462b      	mov	r3, r5
 8011a9a:	f7ee fdad 	bl	80005f8 <__aeabi_dmul>
 8011a9e:	a382      	add	r3, pc, #520	; (adr r3, 8011ca8 <__ieee754_asin+0x308>)
 8011aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aa4:	f7ee fbf2 	bl	800028c <__adddf3>
 8011aa8:	4622      	mov	r2, r4
 8011aaa:	462b      	mov	r3, r5
 8011aac:	f7ee fda4 	bl	80005f8 <__aeabi_dmul>
 8011ab0:	a37f      	add	r3, pc, #508	; (adr r3, 8011cb0 <__ieee754_asin+0x310>)
 8011ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ab6:	f7ee fbe7 	bl	8000288 <__aeabi_dsub>
 8011aba:	4622      	mov	r2, r4
 8011abc:	462b      	mov	r3, r5
 8011abe:	f7ee fd9b 	bl	80005f8 <__aeabi_dmul>
 8011ac2:	a37d      	add	r3, pc, #500	; (adr r3, 8011cb8 <__ieee754_asin+0x318>)
 8011ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ac8:	f7ee fbe0 	bl	800028c <__adddf3>
 8011acc:	4622      	mov	r2, r4
 8011ace:	462b      	mov	r3, r5
 8011ad0:	f7ee fd92 	bl	80005f8 <__aeabi_dmul>
 8011ad4:	a37a      	add	r3, pc, #488	; (adr r3, 8011cc0 <__ieee754_asin+0x320>)
 8011ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ada:	ec41 0b18 	vmov	d8, r0, r1
 8011ade:	4620      	mov	r0, r4
 8011ae0:	4629      	mov	r1, r5
 8011ae2:	f7ee fd89 	bl	80005f8 <__aeabi_dmul>
 8011ae6:	a378      	add	r3, pc, #480	; (adr r3, 8011cc8 <__ieee754_asin+0x328>)
 8011ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aec:	f7ee fbcc 	bl	8000288 <__aeabi_dsub>
 8011af0:	4622      	mov	r2, r4
 8011af2:	462b      	mov	r3, r5
 8011af4:	f7ee fd80 	bl	80005f8 <__aeabi_dmul>
 8011af8:	a375      	add	r3, pc, #468	; (adr r3, 8011cd0 <__ieee754_asin+0x330>)
 8011afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011afe:	f7ee fbc5 	bl	800028c <__adddf3>
 8011b02:	4622      	mov	r2, r4
 8011b04:	462b      	mov	r3, r5
 8011b06:	f7ee fd77 	bl	80005f8 <__aeabi_dmul>
 8011b0a:	a373      	add	r3, pc, #460	; (adr r3, 8011cd8 <__ieee754_asin+0x338>)
 8011b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b10:	f7ee fbba 	bl	8000288 <__aeabi_dsub>
 8011b14:	4622      	mov	r2, r4
 8011b16:	462b      	mov	r3, r5
 8011b18:	f7ee fd6e 	bl	80005f8 <__aeabi_dmul>
 8011b1c:	4b72      	ldr	r3, [pc, #456]	; (8011ce8 <__ieee754_asin+0x348>)
 8011b1e:	2200      	movs	r2, #0
 8011b20:	f7ee fbb4 	bl	800028c <__adddf3>
 8011b24:	ec45 4b10 	vmov	d0, r4, r5
 8011b28:	4606      	mov	r6, r0
 8011b2a:	460f      	mov	r7, r1
 8011b2c:	f000 fc24 	bl	8012378 <__ieee754_sqrt>
 8011b30:	4b6f      	ldr	r3, [pc, #444]	; (8011cf0 <__ieee754_asin+0x350>)
 8011b32:	4598      	cmp	r8, r3
 8011b34:	ec5b ab10 	vmov	sl, fp, d0
 8011b38:	f340 80dc 	ble.w	8011cf4 <__ieee754_asin+0x354>
 8011b3c:	4632      	mov	r2, r6
 8011b3e:	463b      	mov	r3, r7
 8011b40:	ec51 0b18 	vmov	r0, r1, d8
 8011b44:	f7ee fe82 	bl	800084c <__aeabi_ddiv>
 8011b48:	4652      	mov	r2, sl
 8011b4a:	465b      	mov	r3, fp
 8011b4c:	f7ee fd54 	bl	80005f8 <__aeabi_dmul>
 8011b50:	4652      	mov	r2, sl
 8011b52:	465b      	mov	r3, fp
 8011b54:	f7ee fb9a 	bl	800028c <__adddf3>
 8011b58:	4602      	mov	r2, r0
 8011b5a:	460b      	mov	r3, r1
 8011b5c:	f7ee fb96 	bl	800028c <__adddf3>
 8011b60:	a347      	add	r3, pc, #284	; (adr r3, 8011c80 <__ieee754_asin+0x2e0>)
 8011b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b66:	f7ee fb8f 	bl	8000288 <__aeabi_dsub>
 8011b6a:	4602      	mov	r2, r0
 8011b6c:	460b      	mov	r3, r1
 8011b6e:	a142      	add	r1, pc, #264	; (adr r1, 8011c78 <__ieee754_asin+0x2d8>)
 8011b70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b74:	f7ee fb88 	bl	8000288 <__aeabi_dsub>
 8011b78:	9b01      	ldr	r3, [sp, #4]
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	bfdc      	itt	le
 8011b7e:	4602      	movle	r2, r0
 8011b80:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8011b84:	4604      	mov	r4, r0
 8011b86:	460d      	mov	r5, r1
 8011b88:	bfdc      	itt	le
 8011b8a:	4614      	movle	r4, r2
 8011b8c:	461d      	movle	r5, r3
 8011b8e:	e743      	b.n	8011a18 <__ieee754_asin+0x78>
 8011b90:	ee10 2a10 	vmov	r2, s0
 8011b94:	ee10 0a10 	vmov	r0, s0
 8011b98:	462b      	mov	r3, r5
 8011b9a:	4629      	mov	r1, r5
 8011b9c:	f7ee fd2c 	bl	80005f8 <__aeabi_dmul>
 8011ba0:	a33b      	add	r3, pc, #236	; (adr r3, 8011c90 <__ieee754_asin+0x2f0>)
 8011ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ba6:	4606      	mov	r6, r0
 8011ba8:	460f      	mov	r7, r1
 8011baa:	f7ee fd25 	bl	80005f8 <__aeabi_dmul>
 8011bae:	a33a      	add	r3, pc, #232	; (adr r3, 8011c98 <__ieee754_asin+0x2f8>)
 8011bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bb4:	f7ee fb6a 	bl	800028c <__adddf3>
 8011bb8:	4632      	mov	r2, r6
 8011bba:	463b      	mov	r3, r7
 8011bbc:	f7ee fd1c 	bl	80005f8 <__aeabi_dmul>
 8011bc0:	a337      	add	r3, pc, #220	; (adr r3, 8011ca0 <__ieee754_asin+0x300>)
 8011bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bc6:	f7ee fb5f 	bl	8000288 <__aeabi_dsub>
 8011bca:	4632      	mov	r2, r6
 8011bcc:	463b      	mov	r3, r7
 8011bce:	f7ee fd13 	bl	80005f8 <__aeabi_dmul>
 8011bd2:	a335      	add	r3, pc, #212	; (adr r3, 8011ca8 <__ieee754_asin+0x308>)
 8011bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bd8:	f7ee fb58 	bl	800028c <__adddf3>
 8011bdc:	4632      	mov	r2, r6
 8011bde:	463b      	mov	r3, r7
 8011be0:	f7ee fd0a 	bl	80005f8 <__aeabi_dmul>
 8011be4:	a332      	add	r3, pc, #200	; (adr r3, 8011cb0 <__ieee754_asin+0x310>)
 8011be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bea:	f7ee fb4d 	bl	8000288 <__aeabi_dsub>
 8011bee:	4632      	mov	r2, r6
 8011bf0:	463b      	mov	r3, r7
 8011bf2:	f7ee fd01 	bl	80005f8 <__aeabi_dmul>
 8011bf6:	a330      	add	r3, pc, #192	; (adr r3, 8011cb8 <__ieee754_asin+0x318>)
 8011bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bfc:	f7ee fb46 	bl	800028c <__adddf3>
 8011c00:	4632      	mov	r2, r6
 8011c02:	463b      	mov	r3, r7
 8011c04:	f7ee fcf8 	bl	80005f8 <__aeabi_dmul>
 8011c08:	a32d      	add	r3, pc, #180	; (adr r3, 8011cc0 <__ieee754_asin+0x320>)
 8011c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c0e:	4680      	mov	r8, r0
 8011c10:	4689      	mov	r9, r1
 8011c12:	4630      	mov	r0, r6
 8011c14:	4639      	mov	r1, r7
 8011c16:	f7ee fcef 	bl	80005f8 <__aeabi_dmul>
 8011c1a:	a32b      	add	r3, pc, #172	; (adr r3, 8011cc8 <__ieee754_asin+0x328>)
 8011c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c20:	f7ee fb32 	bl	8000288 <__aeabi_dsub>
 8011c24:	4632      	mov	r2, r6
 8011c26:	463b      	mov	r3, r7
 8011c28:	f7ee fce6 	bl	80005f8 <__aeabi_dmul>
 8011c2c:	a328      	add	r3, pc, #160	; (adr r3, 8011cd0 <__ieee754_asin+0x330>)
 8011c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c32:	f7ee fb2b 	bl	800028c <__adddf3>
 8011c36:	4632      	mov	r2, r6
 8011c38:	463b      	mov	r3, r7
 8011c3a:	f7ee fcdd 	bl	80005f8 <__aeabi_dmul>
 8011c3e:	a326      	add	r3, pc, #152	; (adr r3, 8011cd8 <__ieee754_asin+0x338>)
 8011c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c44:	f7ee fb20 	bl	8000288 <__aeabi_dsub>
 8011c48:	4632      	mov	r2, r6
 8011c4a:	463b      	mov	r3, r7
 8011c4c:	f7ee fcd4 	bl	80005f8 <__aeabi_dmul>
 8011c50:	4b25      	ldr	r3, [pc, #148]	; (8011ce8 <__ieee754_asin+0x348>)
 8011c52:	2200      	movs	r2, #0
 8011c54:	f7ee fb1a 	bl	800028c <__adddf3>
 8011c58:	4602      	mov	r2, r0
 8011c5a:	460b      	mov	r3, r1
 8011c5c:	4640      	mov	r0, r8
 8011c5e:	4649      	mov	r1, r9
 8011c60:	f7ee fdf4 	bl	800084c <__aeabi_ddiv>
 8011c64:	4622      	mov	r2, r4
 8011c66:	462b      	mov	r3, r5
 8011c68:	f7ee fcc6 	bl	80005f8 <__aeabi_dmul>
 8011c6c:	4602      	mov	r2, r0
 8011c6e:	460b      	mov	r3, r1
 8011c70:	4620      	mov	r0, r4
 8011c72:	4629      	mov	r1, r5
 8011c74:	e6bf      	b.n	80119f6 <__ieee754_asin+0x56>
 8011c76:	bf00      	nop
 8011c78:	54442d18 	.word	0x54442d18
 8011c7c:	3ff921fb 	.word	0x3ff921fb
 8011c80:	33145c07 	.word	0x33145c07
 8011c84:	3c91a626 	.word	0x3c91a626
 8011c88:	8800759c 	.word	0x8800759c
 8011c8c:	7e37e43c 	.word	0x7e37e43c
 8011c90:	0dfdf709 	.word	0x0dfdf709
 8011c94:	3f023de1 	.word	0x3f023de1
 8011c98:	7501b288 	.word	0x7501b288
 8011c9c:	3f49efe0 	.word	0x3f49efe0
 8011ca0:	b5688f3b 	.word	0xb5688f3b
 8011ca4:	3fa48228 	.word	0x3fa48228
 8011ca8:	0e884455 	.word	0x0e884455
 8011cac:	3fc9c155 	.word	0x3fc9c155
 8011cb0:	03eb6f7d 	.word	0x03eb6f7d
 8011cb4:	3fd4d612 	.word	0x3fd4d612
 8011cb8:	55555555 	.word	0x55555555
 8011cbc:	3fc55555 	.word	0x3fc55555
 8011cc0:	b12e9282 	.word	0xb12e9282
 8011cc4:	3fb3b8c5 	.word	0x3fb3b8c5
 8011cc8:	1b8d0159 	.word	0x1b8d0159
 8011ccc:	3fe6066c 	.word	0x3fe6066c
 8011cd0:	9c598ac8 	.word	0x9c598ac8
 8011cd4:	40002ae5 	.word	0x40002ae5
 8011cd8:	1c8a2d4b 	.word	0x1c8a2d4b
 8011cdc:	40033a27 	.word	0x40033a27
 8011ce0:	3fefffff 	.word	0x3fefffff
 8011ce4:	3fdfffff 	.word	0x3fdfffff
 8011ce8:	3ff00000 	.word	0x3ff00000
 8011cec:	3fe00000 	.word	0x3fe00000
 8011cf0:	3fef3332 	.word	0x3fef3332
 8011cf4:	ee10 2a10 	vmov	r2, s0
 8011cf8:	ee10 0a10 	vmov	r0, s0
 8011cfc:	465b      	mov	r3, fp
 8011cfe:	4659      	mov	r1, fp
 8011d00:	f7ee fac4 	bl	800028c <__adddf3>
 8011d04:	4632      	mov	r2, r6
 8011d06:	463b      	mov	r3, r7
 8011d08:	ec41 0b19 	vmov	d9, r0, r1
 8011d0c:	ec51 0b18 	vmov	r0, r1, d8
 8011d10:	f7ee fd9c 	bl	800084c <__aeabi_ddiv>
 8011d14:	4602      	mov	r2, r0
 8011d16:	460b      	mov	r3, r1
 8011d18:	ec51 0b19 	vmov	r0, r1, d9
 8011d1c:	f7ee fc6c 	bl	80005f8 <__aeabi_dmul>
 8011d20:	f04f 0800 	mov.w	r8, #0
 8011d24:	4606      	mov	r6, r0
 8011d26:	460f      	mov	r7, r1
 8011d28:	4642      	mov	r2, r8
 8011d2a:	465b      	mov	r3, fp
 8011d2c:	4640      	mov	r0, r8
 8011d2e:	4659      	mov	r1, fp
 8011d30:	f7ee fc62 	bl	80005f8 <__aeabi_dmul>
 8011d34:	4602      	mov	r2, r0
 8011d36:	460b      	mov	r3, r1
 8011d38:	4620      	mov	r0, r4
 8011d3a:	4629      	mov	r1, r5
 8011d3c:	f7ee faa4 	bl	8000288 <__aeabi_dsub>
 8011d40:	4642      	mov	r2, r8
 8011d42:	4604      	mov	r4, r0
 8011d44:	460d      	mov	r5, r1
 8011d46:	465b      	mov	r3, fp
 8011d48:	4650      	mov	r0, sl
 8011d4a:	4659      	mov	r1, fp
 8011d4c:	f7ee fa9e 	bl	800028c <__adddf3>
 8011d50:	4602      	mov	r2, r0
 8011d52:	460b      	mov	r3, r1
 8011d54:	4620      	mov	r0, r4
 8011d56:	4629      	mov	r1, r5
 8011d58:	f7ee fd78 	bl	800084c <__aeabi_ddiv>
 8011d5c:	4602      	mov	r2, r0
 8011d5e:	460b      	mov	r3, r1
 8011d60:	f7ee fa94 	bl	800028c <__adddf3>
 8011d64:	4602      	mov	r2, r0
 8011d66:	460b      	mov	r3, r1
 8011d68:	a113      	add	r1, pc, #76	; (adr r1, 8011db8 <__ieee754_asin+0x418>)
 8011d6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011d6e:	f7ee fa8b 	bl	8000288 <__aeabi_dsub>
 8011d72:	4602      	mov	r2, r0
 8011d74:	460b      	mov	r3, r1
 8011d76:	4630      	mov	r0, r6
 8011d78:	4639      	mov	r1, r7
 8011d7a:	f7ee fa85 	bl	8000288 <__aeabi_dsub>
 8011d7e:	4642      	mov	r2, r8
 8011d80:	4604      	mov	r4, r0
 8011d82:	460d      	mov	r5, r1
 8011d84:	465b      	mov	r3, fp
 8011d86:	4640      	mov	r0, r8
 8011d88:	4659      	mov	r1, fp
 8011d8a:	f7ee fa7f 	bl	800028c <__adddf3>
 8011d8e:	4602      	mov	r2, r0
 8011d90:	460b      	mov	r3, r1
 8011d92:	a10b      	add	r1, pc, #44	; (adr r1, 8011dc0 <__ieee754_asin+0x420>)
 8011d94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011d98:	f7ee fa76 	bl	8000288 <__aeabi_dsub>
 8011d9c:	4602      	mov	r2, r0
 8011d9e:	460b      	mov	r3, r1
 8011da0:	4620      	mov	r0, r4
 8011da2:	4629      	mov	r1, r5
 8011da4:	f7ee fa70 	bl	8000288 <__aeabi_dsub>
 8011da8:	4602      	mov	r2, r0
 8011daa:	460b      	mov	r3, r1
 8011dac:	a104      	add	r1, pc, #16	; (adr r1, 8011dc0 <__ieee754_asin+0x420>)
 8011dae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011db2:	e6df      	b.n	8011b74 <__ieee754_asin+0x1d4>
 8011db4:	f3af 8000 	nop.w
 8011db8:	33145c07 	.word	0x33145c07
 8011dbc:	3c91a626 	.word	0x3c91a626
 8011dc0:	54442d18 	.word	0x54442d18
 8011dc4:	3fe921fb 	.word	0x3fe921fb

08011dc8 <__ieee754_atan2>:
 8011dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011dcc:	ec57 6b11 	vmov	r6, r7, d1
 8011dd0:	4273      	negs	r3, r6
 8011dd2:	f8df e184 	ldr.w	lr, [pc, #388]	; 8011f58 <__ieee754_atan2+0x190>
 8011dd6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8011dda:	4333      	orrs	r3, r6
 8011ddc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011de0:	4573      	cmp	r3, lr
 8011de2:	ec51 0b10 	vmov	r0, r1, d0
 8011de6:	ee11 8a10 	vmov	r8, s2
 8011dea:	d80a      	bhi.n	8011e02 <__ieee754_atan2+0x3a>
 8011dec:	4244      	negs	r4, r0
 8011dee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011df2:	4304      	orrs	r4, r0
 8011df4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8011df8:	4574      	cmp	r4, lr
 8011dfa:	ee10 9a10 	vmov	r9, s0
 8011dfe:	468c      	mov	ip, r1
 8011e00:	d907      	bls.n	8011e12 <__ieee754_atan2+0x4a>
 8011e02:	4632      	mov	r2, r6
 8011e04:	463b      	mov	r3, r7
 8011e06:	f7ee fa41 	bl	800028c <__adddf3>
 8011e0a:	ec41 0b10 	vmov	d0, r0, r1
 8011e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e12:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8011e16:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011e1a:	4334      	orrs	r4, r6
 8011e1c:	d103      	bne.n	8011e26 <__ieee754_atan2+0x5e>
 8011e1e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e22:	f001 ba41 	b.w	80132a8 <atan>
 8011e26:	17bc      	asrs	r4, r7, #30
 8011e28:	f004 0402 	and.w	r4, r4, #2
 8011e2c:	ea53 0909 	orrs.w	r9, r3, r9
 8011e30:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8011e34:	d107      	bne.n	8011e46 <__ieee754_atan2+0x7e>
 8011e36:	2c02      	cmp	r4, #2
 8011e38:	d060      	beq.n	8011efc <__ieee754_atan2+0x134>
 8011e3a:	2c03      	cmp	r4, #3
 8011e3c:	d1e5      	bne.n	8011e0a <__ieee754_atan2+0x42>
 8011e3e:	a142      	add	r1, pc, #264	; (adr r1, 8011f48 <__ieee754_atan2+0x180>)
 8011e40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e44:	e7e1      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011e46:	ea52 0808 	orrs.w	r8, r2, r8
 8011e4a:	d106      	bne.n	8011e5a <__ieee754_atan2+0x92>
 8011e4c:	f1bc 0f00 	cmp.w	ip, #0
 8011e50:	da5f      	bge.n	8011f12 <__ieee754_atan2+0x14a>
 8011e52:	a13f      	add	r1, pc, #252	; (adr r1, 8011f50 <__ieee754_atan2+0x188>)
 8011e54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e58:	e7d7      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011e5a:	4572      	cmp	r2, lr
 8011e5c:	d10f      	bne.n	8011e7e <__ieee754_atan2+0xb6>
 8011e5e:	4293      	cmp	r3, r2
 8011e60:	f104 34ff 	add.w	r4, r4, #4294967295
 8011e64:	d107      	bne.n	8011e76 <__ieee754_atan2+0xae>
 8011e66:	2c02      	cmp	r4, #2
 8011e68:	d84c      	bhi.n	8011f04 <__ieee754_atan2+0x13c>
 8011e6a:	4b35      	ldr	r3, [pc, #212]	; (8011f40 <__ieee754_atan2+0x178>)
 8011e6c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8011e70:	e9d4 0100 	ldrd	r0, r1, [r4]
 8011e74:	e7c9      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011e76:	2c02      	cmp	r4, #2
 8011e78:	d848      	bhi.n	8011f0c <__ieee754_atan2+0x144>
 8011e7a:	4b32      	ldr	r3, [pc, #200]	; (8011f44 <__ieee754_atan2+0x17c>)
 8011e7c:	e7f6      	b.n	8011e6c <__ieee754_atan2+0xa4>
 8011e7e:	4573      	cmp	r3, lr
 8011e80:	d0e4      	beq.n	8011e4c <__ieee754_atan2+0x84>
 8011e82:	1a9b      	subs	r3, r3, r2
 8011e84:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8011e88:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011e8c:	da1e      	bge.n	8011ecc <__ieee754_atan2+0x104>
 8011e8e:	2f00      	cmp	r7, #0
 8011e90:	da01      	bge.n	8011e96 <__ieee754_atan2+0xce>
 8011e92:	323c      	adds	r2, #60	; 0x3c
 8011e94:	db1e      	blt.n	8011ed4 <__ieee754_atan2+0x10c>
 8011e96:	4632      	mov	r2, r6
 8011e98:	463b      	mov	r3, r7
 8011e9a:	f7ee fcd7 	bl	800084c <__aeabi_ddiv>
 8011e9e:	ec41 0b10 	vmov	d0, r0, r1
 8011ea2:	f001 fba1 	bl	80135e8 <fabs>
 8011ea6:	f001 f9ff 	bl	80132a8 <atan>
 8011eaa:	ec51 0b10 	vmov	r0, r1, d0
 8011eae:	2c01      	cmp	r4, #1
 8011eb0:	d013      	beq.n	8011eda <__ieee754_atan2+0x112>
 8011eb2:	2c02      	cmp	r4, #2
 8011eb4:	d015      	beq.n	8011ee2 <__ieee754_atan2+0x11a>
 8011eb6:	2c00      	cmp	r4, #0
 8011eb8:	d0a7      	beq.n	8011e0a <__ieee754_atan2+0x42>
 8011eba:	a319      	add	r3, pc, #100	; (adr r3, 8011f20 <__ieee754_atan2+0x158>)
 8011ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ec0:	f7ee f9e2 	bl	8000288 <__aeabi_dsub>
 8011ec4:	a318      	add	r3, pc, #96	; (adr r3, 8011f28 <__ieee754_atan2+0x160>)
 8011ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eca:	e014      	b.n	8011ef6 <__ieee754_atan2+0x12e>
 8011ecc:	a118      	add	r1, pc, #96	; (adr r1, 8011f30 <__ieee754_atan2+0x168>)
 8011ece:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ed2:	e7ec      	b.n	8011eae <__ieee754_atan2+0xe6>
 8011ed4:	2000      	movs	r0, #0
 8011ed6:	2100      	movs	r1, #0
 8011ed8:	e7e9      	b.n	8011eae <__ieee754_atan2+0xe6>
 8011eda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011ede:	4619      	mov	r1, r3
 8011ee0:	e793      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011ee2:	a30f      	add	r3, pc, #60	; (adr r3, 8011f20 <__ieee754_atan2+0x158>)
 8011ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ee8:	f7ee f9ce 	bl	8000288 <__aeabi_dsub>
 8011eec:	4602      	mov	r2, r0
 8011eee:	460b      	mov	r3, r1
 8011ef0:	a10d      	add	r1, pc, #52	; (adr r1, 8011f28 <__ieee754_atan2+0x160>)
 8011ef2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ef6:	f7ee f9c7 	bl	8000288 <__aeabi_dsub>
 8011efa:	e786      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011efc:	a10a      	add	r1, pc, #40	; (adr r1, 8011f28 <__ieee754_atan2+0x160>)
 8011efe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f02:	e782      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011f04:	a10c      	add	r1, pc, #48	; (adr r1, 8011f38 <__ieee754_atan2+0x170>)
 8011f06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f0a:	e77e      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011f0c:	2000      	movs	r0, #0
 8011f0e:	2100      	movs	r1, #0
 8011f10:	e77b      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011f12:	a107      	add	r1, pc, #28	; (adr r1, 8011f30 <__ieee754_atan2+0x168>)
 8011f14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f18:	e777      	b.n	8011e0a <__ieee754_atan2+0x42>
 8011f1a:	bf00      	nop
 8011f1c:	f3af 8000 	nop.w
 8011f20:	33145c07 	.word	0x33145c07
 8011f24:	3ca1a626 	.word	0x3ca1a626
 8011f28:	54442d18 	.word	0x54442d18
 8011f2c:	400921fb 	.word	0x400921fb
 8011f30:	54442d18 	.word	0x54442d18
 8011f34:	3ff921fb 	.word	0x3ff921fb
 8011f38:	54442d18 	.word	0x54442d18
 8011f3c:	3fe921fb 	.word	0x3fe921fb
 8011f40:	08014198 	.word	0x08014198
 8011f44:	080141b0 	.word	0x080141b0
 8011f48:	54442d18 	.word	0x54442d18
 8011f4c:	c00921fb 	.word	0xc00921fb
 8011f50:	54442d18 	.word	0x54442d18
 8011f54:	bff921fb 	.word	0xbff921fb
 8011f58:	7ff00000 	.word	0x7ff00000
 8011f5c:	00000000 	.word	0x00000000

08011f60 <__ieee754_rem_pio2>:
 8011f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f64:	ed2d 8b02 	vpush	{d8}
 8011f68:	ec55 4b10 	vmov	r4, r5, d0
 8011f6c:	4bca      	ldr	r3, [pc, #808]	; (8012298 <__ieee754_rem_pio2+0x338>)
 8011f6e:	b08b      	sub	sp, #44	; 0x2c
 8011f70:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8011f74:	4598      	cmp	r8, r3
 8011f76:	4682      	mov	sl, r0
 8011f78:	9502      	str	r5, [sp, #8]
 8011f7a:	dc08      	bgt.n	8011f8e <__ieee754_rem_pio2+0x2e>
 8011f7c:	2200      	movs	r2, #0
 8011f7e:	2300      	movs	r3, #0
 8011f80:	ed80 0b00 	vstr	d0, [r0]
 8011f84:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011f88:	f04f 0b00 	mov.w	fp, #0
 8011f8c:	e028      	b.n	8011fe0 <__ieee754_rem_pio2+0x80>
 8011f8e:	4bc3      	ldr	r3, [pc, #780]	; (801229c <__ieee754_rem_pio2+0x33c>)
 8011f90:	4598      	cmp	r8, r3
 8011f92:	dc78      	bgt.n	8012086 <__ieee754_rem_pio2+0x126>
 8011f94:	9b02      	ldr	r3, [sp, #8]
 8011f96:	4ec2      	ldr	r6, [pc, #776]	; (80122a0 <__ieee754_rem_pio2+0x340>)
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	ee10 0a10 	vmov	r0, s0
 8011f9e:	a3b0      	add	r3, pc, #704	; (adr r3, 8012260 <__ieee754_rem_pio2+0x300>)
 8011fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fa4:	4629      	mov	r1, r5
 8011fa6:	dd39      	ble.n	801201c <__ieee754_rem_pio2+0xbc>
 8011fa8:	f7ee f96e 	bl	8000288 <__aeabi_dsub>
 8011fac:	45b0      	cmp	r8, r6
 8011fae:	4604      	mov	r4, r0
 8011fb0:	460d      	mov	r5, r1
 8011fb2:	d01b      	beq.n	8011fec <__ieee754_rem_pio2+0x8c>
 8011fb4:	a3ac      	add	r3, pc, #688	; (adr r3, 8012268 <__ieee754_rem_pio2+0x308>)
 8011fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fba:	f7ee f965 	bl	8000288 <__aeabi_dsub>
 8011fbe:	4602      	mov	r2, r0
 8011fc0:	460b      	mov	r3, r1
 8011fc2:	e9ca 2300 	strd	r2, r3, [sl]
 8011fc6:	4620      	mov	r0, r4
 8011fc8:	4629      	mov	r1, r5
 8011fca:	f7ee f95d 	bl	8000288 <__aeabi_dsub>
 8011fce:	a3a6      	add	r3, pc, #664	; (adr r3, 8012268 <__ieee754_rem_pio2+0x308>)
 8011fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fd4:	f7ee f958 	bl	8000288 <__aeabi_dsub>
 8011fd8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011fdc:	f04f 0b01 	mov.w	fp, #1
 8011fe0:	4658      	mov	r0, fp
 8011fe2:	b00b      	add	sp, #44	; 0x2c
 8011fe4:	ecbd 8b02 	vpop	{d8}
 8011fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fec:	a3a0      	add	r3, pc, #640	; (adr r3, 8012270 <__ieee754_rem_pio2+0x310>)
 8011fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ff2:	f7ee f949 	bl	8000288 <__aeabi_dsub>
 8011ff6:	a3a0      	add	r3, pc, #640	; (adr r3, 8012278 <__ieee754_rem_pio2+0x318>)
 8011ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ffc:	4604      	mov	r4, r0
 8011ffe:	460d      	mov	r5, r1
 8012000:	f7ee f942 	bl	8000288 <__aeabi_dsub>
 8012004:	4602      	mov	r2, r0
 8012006:	460b      	mov	r3, r1
 8012008:	e9ca 2300 	strd	r2, r3, [sl]
 801200c:	4620      	mov	r0, r4
 801200e:	4629      	mov	r1, r5
 8012010:	f7ee f93a 	bl	8000288 <__aeabi_dsub>
 8012014:	a398      	add	r3, pc, #608	; (adr r3, 8012278 <__ieee754_rem_pio2+0x318>)
 8012016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801201a:	e7db      	b.n	8011fd4 <__ieee754_rem_pio2+0x74>
 801201c:	f7ee f936 	bl	800028c <__adddf3>
 8012020:	45b0      	cmp	r8, r6
 8012022:	4604      	mov	r4, r0
 8012024:	460d      	mov	r5, r1
 8012026:	d016      	beq.n	8012056 <__ieee754_rem_pio2+0xf6>
 8012028:	a38f      	add	r3, pc, #572	; (adr r3, 8012268 <__ieee754_rem_pio2+0x308>)
 801202a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801202e:	f7ee f92d 	bl	800028c <__adddf3>
 8012032:	4602      	mov	r2, r0
 8012034:	460b      	mov	r3, r1
 8012036:	e9ca 2300 	strd	r2, r3, [sl]
 801203a:	4620      	mov	r0, r4
 801203c:	4629      	mov	r1, r5
 801203e:	f7ee f923 	bl	8000288 <__aeabi_dsub>
 8012042:	a389      	add	r3, pc, #548	; (adr r3, 8012268 <__ieee754_rem_pio2+0x308>)
 8012044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012048:	f7ee f920 	bl	800028c <__adddf3>
 801204c:	f04f 3bff 	mov.w	fp, #4294967295
 8012050:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012054:	e7c4      	b.n	8011fe0 <__ieee754_rem_pio2+0x80>
 8012056:	a386      	add	r3, pc, #536	; (adr r3, 8012270 <__ieee754_rem_pio2+0x310>)
 8012058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801205c:	f7ee f916 	bl	800028c <__adddf3>
 8012060:	a385      	add	r3, pc, #532	; (adr r3, 8012278 <__ieee754_rem_pio2+0x318>)
 8012062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012066:	4604      	mov	r4, r0
 8012068:	460d      	mov	r5, r1
 801206a:	f7ee f90f 	bl	800028c <__adddf3>
 801206e:	4602      	mov	r2, r0
 8012070:	460b      	mov	r3, r1
 8012072:	e9ca 2300 	strd	r2, r3, [sl]
 8012076:	4620      	mov	r0, r4
 8012078:	4629      	mov	r1, r5
 801207a:	f7ee f905 	bl	8000288 <__aeabi_dsub>
 801207e:	a37e      	add	r3, pc, #504	; (adr r3, 8012278 <__ieee754_rem_pio2+0x318>)
 8012080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012084:	e7e0      	b.n	8012048 <__ieee754_rem_pio2+0xe8>
 8012086:	4b87      	ldr	r3, [pc, #540]	; (80122a4 <__ieee754_rem_pio2+0x344>)
 8012088:	4598      	cmp	r8, r3
 801208a:	f300 80d9 	bgt.w	8012240 <__ieee754_rem_pio2+0x2e0>
 801208e:	f001 faab 	bl	80135e8 <fabs>
 8012092:	ec55 4b10 	vmov	r4, r5, d0
 8012096:	ee10 0a10 	vmov	r0, s0
 801209a:	a379      	add	r3, pc, #484	; (adr r3, 8012280 <__ieee754_rem_pio2+0x320>)
 801209c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120a0:	4629      	mov	r1, r5
 80120a2:	f7ee faa9 	bl	80005f8 <__aeabi_dmul>
 80120a6:	4b80      	ldr	r3, [pc, #512]	; (80122a8 <__ieee754_rem_pio2+0x348>)
 80120a8:	2200      	movs	r2, #0
 80120aa:	f7ee f8ef 	bl	800028c <__adddf3>
 80120ae:	f7ee fd53 	bl	8000b58 <__aeabi_d2iz>
 80120b2:	4683      	mov	fp, r0
 80120b4:	f7ee fa36 	bl	8000524 <__aeabi_i2d>
 80120b8:	4602      	mov	r2, r0
 80120ba:	460b      	mov	r3, r1
 80120bc:	ec43 2b18 	vmov	d8, r2, r3
 80120c0:	a367      	add	r3, pc, #412	; (adr r3, 8012260 <__ieee754_rem_pio2+0x300>)
 80120c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120c6:	f7ee fa97 	bl	80005f8 <__aeabi_dmul>
 80120ca:	4602      	mov	r2, r0
 80120cc:	460b      	mov	r3, r1
 80120ce:	4620      	mov	r0, r4
 80120d0:	4629      	mov	r1, r5
 80120d2:	f7ee f8d9 	bl	8000288 <__aeabi_dsub>
 80120d6:	a364      	add	r3, pc, #400	; (adr r3, 8012268 <__ieee754_rem_pio2+0x308>)
 80120d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120dc:	4606      	mov	r6, r0
 80120de:	460f      	mov	r7, r1
 80120e0:	ec51 0b18 	vmov	r0, r1, d8
 80120e4:	f7ee fa88 	bl	80005f8 <__aeabi_dmul>
 80120e8:	f1bb 0f1f 	cmp.w	fp, #31
 80120ec:	4604      	mov	r4, r0
 80120ee:	460d      	mov	r5, r1
 80120f0:	dc0d      	bgt.n	801210e <__ieee754_rem_pio2+0x1ae>
 80120f2:	4b6e      	ldr	r3, [pc, #440]	; (80122ac <__ieee754_rem_pio2+0x34c>)
 80120f4:	f10b 32ff 	add.w	r2, fp, #4294967295
 80120f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120fc:	4543      	cmp	r3, r8
 80120fe:	d006      	beq.n	801210e <__ieee754_rem_pio2+0x1ae>
 8012100:	4622      	mov	r2, r4
 8012102:	462b      	mov	r3, r5
 8012104:	4630      	mov	r0, r6
 8012106:	4639      	mov	r1, r7
 8012108:	f7ee f8be 	bl	8000288 <__aeabi_dsub>
 801210c:	e00f      	b.n	801212e <__ieee754_rem_pio2+0x1ce>
 801210e:	462b      	mov	r3, r5
 8012110:	4622      	mov	r2, r4
 8012112:	4630      	mov	r0, r6
 8012114:	4639      	mov	r1, r7
 8012116:	f7ee f8b7 	bl	8000288 <__aeabi_dsub>
 801211a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801211e:	9303      	str	r3, [sp, #12]
 8012120:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012124:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8012128:	f1b8 0f10 	cmp.w	r8, #16
 801212c:	dc02      	bgt.n	8012134 <__ieee754_rem_pio2+0x1d4>
 801212e:	e9ca 0100 	strd	r0, r1, [sl]
 8012132:	e039      	b.n	80121a8 <__ieee754_rem_pio2+0x248>
 8012134:	a34e      	add	r3, pc, #312	; (adr r3, 8012270 <__ieee754_rem_pio2+0x310>)
 8012136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801213a:	ec51 0b18 	vmov	r0, r1, d8
 801213e:	f7ee fa5b 	bl	80005f8 <__aeabi_dmul>
 8012142:	4604      	mov	r4, r0
 8012144:	460d      	mov	r5, r1
 8012146:	4602      	mov	r2, r0
 8012148:	460b      	mov	r3, r1
 801214a:	4630      	mov	r0, r6
 801214c:	4639      	mov	r1, r7
 801214e:	f7ee f89b 	bl	8000288 <__aeabi_dsub>
 8012152:	4602      	mov	r2, r0
 8012154:	460b      	mov	r3, r1
 8012156:	4680      	mov	r8, r0
 8012158:	4689      	mov	r9, r1
 801215a:	4630      	mov	r0, r6
 801215c:	4639      	mov	r1, r7
 801215e:	f7ee f893 	bl	8000288 <__aeabi_dsub>
 8012162:	4622      	mov	r2, r4
 8012164:	462b      	mov	r3, r5
 8012166:	f7ee f88f 	bl	8000288 <__aeabi_dsub>
 801216a:	a343      	add	r3, pc, #268	; (adr r3, 8012278 <__ieee754_rem_pio2+0x318>)
 801216c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012170:	4604      	mov	r4, r0
 8012172:	460d      	mov	r5, r1
 8012174:	ec51 0b18 	vmov	r0, r1, d8
 8012178:	f7ee fa3e 	bl	80005f8 <__aeabi_dmul>
 801217c:	4622      	mov	r2, r4
 801217e:	462b      	mov	r3, r5
 8012180:	f7ee f882 	bl	8000288 <__aeabi_dsub>
 8012184:	4602      	mov	r2, r0
 8012186:	460b      	mov	r3, r1
 8012188:	4604      	mov	r4, r0
 801218a:	460d      	mov	r5, r1
 801218c:	4640      	mov	r0, r8
 801218e:	4649      	mov	r1, r9
 8012190:	f7ee f87a 	bl	8000288 <__aeabi_dsub>
 8012194:	9a03      	ldr	r2, [sp, #12]
 8012196:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801219a:	1ad3      	subs	r3, r2, r3
 801219c:	2b31      	cmp	r3, #49	; 0x31
 801219e:	dc24      	bgt.n	80121ea <__ieee754_rem_pio2+0x28a>
 80121a0:	e9ca 0100 	strd	r0, r1, [sl]
 80121a4:	4646      	mov	r6, r8
 80121a6:	464f      	mov	r7, r9
 80121a8:	e9da 8900 	ldrd	r8, r9, [sl]
 80121ac:	4630      	mov	r0, r6
 80121ae:	4642      	mov	r2, r8
 80121b0:	464b      	mov	r3, r9
 80121b2:	4639      	mov	r1, r7
 80121b4:	f7ee f868 	bl	8000288 <__aeabi_dsub>
 80121b8:	462b      	mov	r3, r5
 80121ba:	4622      	mov	r2, r4
 80121bc:	f7ee f864 	bl	8000288 <__aeabi_dsub>
 80121c0:	9b02      	ldr	r3, [sp, #8]
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80121c8:	f6bf af0a 	bge.w	8011fe0 <__ieee754_rem_pio2+0x80>
 80121cc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80121d0:	f8ca 3004 	str.w	r3, [sl, #4]
 80121d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80121d8:	f8ca 8000 	str.w	r8, [sl]
 80121dc:	f8ca 0008 	str.w	r0, [sl, #8]
 80121e0:	f8ca 300c 	str.w	r3, [sl, #12]
 80121e4:	f1cb 0b00 	rsb	fp, fp, #0
 80121e8:	e6fa      	b.n	8011fe0 <__ieee754_rem_pio2+0x80>
 80121ea:	a327      	add	r3, pc, #156	; (adr r3, 8012288 <__ieee754_rem_pio2+0x328>)
 80121ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121f0:	ec51 0b18 	vmov	r0, r1, d8
 80121f4:	f7ee fa00 	bl	80005f8 <__aeabi_dmul>
 80121f8:	4604      	mov	r4, r0
 80121fa:	460d      	mov	r5, r1
 80121fc:	4602      	mov	r2, r0
 80121fe:	460b      	mov	r3, r1
 8012200:	4640      	mov	r0, r8
 8012202:	4649      	mov	r1, r9
 8012204:	f7ee f840 	bl	8000288 <__aeabi_dsub>
 8012208:	4602      	mov	r2, r0
 801220a:	460b      	mov	r3, r1
 801220c:	4606      	mov	r6, r0
 801220e:	460f      	mov	r7, r1
 8012210:	4640      	mov	r0, r8
 8012212:	4649      	mov	r1, r9
 8012214:	f7ee f838 	bl	8000288 <__aeabi_dsub>
 8012218:	4622      	mov	r2, r4
 801221a:	462b      	mov	r3, r5
 801221c:	f7ee f834 	bl	8000288 <__aeabi_dsub>
 8012220:	a31b      	add	r3, pc, #108	; (adr r3, 8012290 <__ieee754_rem_pio2+0x330>)
 8012222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012226:	4604      	mov	r4, r0
 8012228:	460d      	mov	r5, r1
 801222a:	ec51 0b18 	vmov	r0, r1, d8
 801222e:	f7ee f9e3 	bl	80005f8 <__aeabi_dmul>
 8012232:	4622      	mov	r2, r4
 8012234:	462b      	mov	r3, r5
 8012236:	f7ee f827 	bl	8000288 <__aeabi_dsub>
 801223a:	4604      	mov	r4, r0
 801223c:	460d      	mov	r5, r1
 801223e:	e75f      	b.n	8012100 <__ieee754_rem_pio2+0x1a0>
 8012240:	4b1b      	ldr	r3, [pc, #108]	; (80122b0 <__ieee754_rem_pio2+0x350>)
 8012242:	4598      	cmp	r8, r3
 8012244:	dd36      	ble.n	80122b4 <__ieee754_rem_pio2+0x354>
 8012246:	ee10 2a10 	vmov	r2, s0
 801224a:	462b      	mov	r3, r5
 801224c:	4620      	mov	r0, r4
 801224e:	4629      	mov	r1, r5
 8012250:	f7ee f81a 	bl	8000288 <__aeabi_dsub>
 8012254:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012258:	e9ca 0100 	strd	r0, r1, [sl]
 801225c:	e694      	b.n	8011f88 <__ieee754_rem_pio2+0x28>
 801225e:	bf00      	nop
 8012260:	54400000 	.word	0x54400000
 8012264:	3ff921fb 	.word	0x3ff921fb
 8012268:	1a626331 	.word	0x1a626331
 801226c:	3dd0b461 	.word	0x3dd0b461
 8012270:	1a600000 	.word	0x1a600000
 8012274:	3dd0b461 	.word	0x3dd0b461
 8012278:	2e037073 	.word	0x2e037073
 801227c:	3ba3198a 	.word	0x3ba3198a
 8012280:	6dc9c883 	.word	0x6dc9c883
 8012284:	3fe45f30 	.word	0x3fe45f30
 8012288:	2e000000 	.word	0x2e000000
 801228c:	3ba3198a 	.word	0x3ba3198a
 8012290:	252049c1 	.word	0x252049c1
 8012294:	397b839a 	.word	0x397b839a
 8012298:	3fe921fb 	.word	0x3fe921fb
 801229c:	4002d97b 	.word	0x4002d97b
 80122a0:	3ff921fb 	.word	0x3ff921fb
 80122a4:	413921fb 	.word	0x413921fb
 80122a8:	3fe00000 	.word	0x3fe00000
 80122ac:	080141c8 	.word	0x080141c8
 80122b0:	7fefffff 	.word	0x7fefffff
 80122b4:	ea4f 5428 	mov.w	r4, r8, asr #20
 80122b8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80122bc:	ee10 0a10 	vmov	r0, s0
 80122c0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80122c4:	ee10 6a10 	vmov	r6, s0
 80122c8:	460f      	mov	r7, r1
 80122ca:	f7ee fc45 	bl	8000b58 <__aeabi_d2iz>
 80122ce:	f7ee f929 	bl	8000524 <__aeabi_i2d>
 80122d2:	4602      	mov	r2, r0
 80122d4:	460b      	mov	r3, r1
 80122d6:	4630      	mov	r0, r6
 80122d8:	4639      	mov	r1, r7
 80122da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80122de:	f7ed ffd3 	bl	8000288 <__aeabi_dsub>
 80122e2:	4b23      	ldr	r3, [pc, #140]	; (8012370 <__ieee754_rem_pio2+0x410>)
 80122e4:	2200      	movs	r2, #0
 80122e6:	f7ee f987 	bl	80005f8 <__aeabi_dmul>
 80122ea:	460f      	mov	r7, r1
 80122ec:	4606      	mov	r6, r0
 80122ee:	f7ee fc33 	bl	8000b58 <__aeabi_d2iz>
 80122f2:	f7ee f917 	bl	8000524 <__aeabi_i2d>
 80122f6:	4602      	mov	r2, r0
 80122f8:	460b      	mov	r3, r1
 80122fa:	4630      	mov	r0, r6
 80122fc:	4639      	mov	r1, r7
 80122fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012302:	f7ed ffc1 	bl	8000288 <__aeabi_dsub>
 8012306:	4b1a      	ldr	r3, [pc, #104]	; (8012370 <__ieee754_rem_pio2+0x410>)
 8012308:	2200      	movs	r2, #0
 801230a:	f7ee f975 	bl	80005f8 <__aeabi_dmul>
 801230e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012312:	ad04      	add	r5, sp, #16
 8012314:	f04f 0803 	mov.w	r8, #3
 8012318:	46a9      	mov	r9, r5
 801231a:	2600      	movs	r6, #0
 801231c:	2700      	movs	r7, #0
 801231e:	4632      	mov	r2, r6
 8012320:	463b      	mov	r3, r7
 8012322:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8012326:	46c3      	mov	fp, r8
 8012328:	3d08      	subs	r5, #8
 801232a:	f108 38ff 	add.w	r8, r8, #4294967295
 801232e:	f7ee fbcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8012332:	2800      	cmp	r0, #0
 8012334:	d1f3      	bne.n	801231e <__ieee754_rem_pio2+0x3be>
 8012336:	4b0f      	ldr	r3, [pc, #60]	; (8012374 <__ieee754_rem_pio2+0x414>)
 8012338:	9301      	str	r3, [sp, #4]
 801233a:	2302      	movs	r3, #2
 801233c:	9300      	str	r3, [sp, #0]
 801233e:	4622      	mov	r2, r4
 8012340:	465b      	mov	r3, fp
 8012342:	4651      	mov	r1, sl
 8012344:	4648      	mov	r0, r9
 8012346:	f000 f993 	bl	8012670 <__kernel_rem_pio2>
 801234a:	9b02      	ldr	r3, [sp, #8]
 801234c:	2b00      	cmp	r3, #0
 801234e:	4683      	mov	fp, r0
 8012350:	f6bf ae46 	bge.w	8011fe0 <__ieee754_rem_pio2+0x80>
 8012354:	e9da 2100 	ldrd	r2, r1, [sl]
 8012358:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801235c:	e9ca 2300 	strd	r2, r3, [sl]
 8012360:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8012364:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012368:	e9ca 2302 	strd	r2, r3, [sl, #8]
 801236c:	e73a      	b.n	80121e4 <__ieee754_rem_pio2+0x284>
 801236e:	bf00      	nop
 8012370:	41700000 	.word	0x41700000
 8012374:	08014248 	.word	0x08014248

08012378 <__ieee754_sqrt>:
 8012378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801237c:	ec55 4b10 	vmov	r4, r5, d0
 8012380:	4e55      	ldr	r6, [pc, #340]	; (80124d8 <__ieee754_sqrt+0x160>)
 8012382:	43ae      	bics	r6, r5
 8012384:	ee10 0a10 	vmov	r0, s0
 8012388:	ee10 3a10 	vmov	r3, s0
 801238c:	462a      	mov	r2, r5
 801238e:	4629      	mov	r1, r5
 8012390:	d110      	bne.n	80123b4 <__ieee754_sqrt+0x3c>
 8012392:	ee10 2a10 	vmov	r2, s0
 8012396:	462b      	mov	r3, r5
 8012398:	f7ee f92e 	bl	80005f8 <__aeabi_dmul>
 801239c:	4602      	mov	r2, r0
 801239e:	460b      	mov	r3, r1
 80123a0:	4620      	mov	r0, r4
 80123a2:	4629      	mov	r1, r5
 80123a4:	f7ed ff72 	bl	800028c <__adddf3>
 80123a8:	4604      	mov	r4, r0
 80123aa:	460d      	mov	r5, r1
 80123ac:	ec45 4b10 	vmov	d0, r4, r5
 80123b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123b4:	2d00      	cmp	r5, #0
 80123b6:	dc10      	bgt.n	80123da <__ieee754_sqrt+0x62>
 80123b8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80123bc:	4330      	orrs	r0, r6
 80123be:	d0f5      	beq.n	80123ac <__ieee754_sqrt+0x34>
 80123c0:	b15d      	cbz	r5, 80123da <__ieee754_sqrt+0x62>
 80123c2:	ee10 2a10 	vmov	r2, s0
 80123c6:	462b      	mov	r3, r5
 80123c8:	ee10 0a10 	vmov	r0, s0
 80123cc:	f7ed ff5c 	bl	8000288 <__aeabi_dsub>
 80123d0:	4602      	mov	r2, r0
 80123d2:	460b      	mov	r3, r1
 80123d4:	f7ee fa3a 	bl	800084c <__aeabi_ddiv>
 80123d8:	e7e6      	b.n	80123a8 <__ieee754_sqrt+0x30>
 80123da:	1512      	asrs	r2, r2, #20
 80123dc:	d074      	beq.n	80124c8 <__ieee754_sqrt+0x150>
 80123de:	07d4      	lsls	r4, r2, #31
 80123e0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80123e4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80123e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80123ec:	bf5e      	ittt	pl
 80123ee:	0fda      	lsrpl	r2, r3, #31
 80123f0:	005b      	lslpl	r3, r3, #1
 80123f2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80123f6:	2400      	movs	r4, #0
 80123f8:	0fda      	lsrs	r2, r3, #31
 80123fa:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80123fe:	107f      	asrs	r7, r7, #1
 8012400:	005b      	lsls	r3, r3, #1
 8012402:	2516      	movs	r5, #22
 8012404:	4620      	mov	r0, r4
 8012406:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801240a:	1886      	adds	r6, r0, r2
 801240c:	428e      	cmp	r6, r1
 801240e:	bfde      	ittt	le
 8012410:	1b89      	suble	r1, r1, r6
 8012412:	18b0      	addle	r0, r6, r2
 8012414:	18a4      	addle	r4, r4, r2
 8012416:	0049      	lsls	r1, r1, #1
 8012418:	3d01      	subs	r5, #1
 801241a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801241e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012422:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012426:	d1f0      	bne.n	801240a <__ieee754_sqrt+0x92>
 8012428:	462a      	mov	r2, r5
 801242a:	f04f 0e20 	mov.w	lr, #32
 801242e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012432:	4281      	cmp	r1, r0
 8012434:	eb06 0c05 	add.w	ip, r6, r5
 8012438:	dc02      	bgt.n	8012440 <__ieee754_sqrt+0xc8>
 801243a:	d113      	bne.n	8012464 <__ieee754_sqrt+0xec>
 801243c:	459c      	cmp	ip, r3
 801243e:	d811      	bhi.n	8012464 <__ieee754_sqrt+0xec>
 8012440:	f1bc 0f00 	cmp.w	ip, #0
 8012444:	eb0c 0506 	add.w	r5, ip, r6
 8012448:	da43      	bge.n	80124d2 <__ieee754_sqrt+0x15a>
 801244a:	2d00      	cmp	r5, #0
 801244c:	db41      	blt.n	80124d2 <__ieee754_sqrt+0x15a>
 801244e:	f100 0801 	add.w	r8, r0, #1
 8012452:	1a09      	subs	r1, r1, r0
 8012454:	459c      	cmp	ip, r3
 8012456:	bf88      	it	hi
 8012458:	f101 31ff 	addhi.w	r1, r1, #4294967295
 801245c:	eba3 030c 	sub.w	r3, r3, ip
 8012460:	4432      	add	r2, r6
 8012462:	4640      	mov	r0, r8
 8012464:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8012468:	f1be 0e01 	subs.w	lr, lr, #1
 801246c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8012470:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012474:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012478:	d1db      	bne.n	8012432 <__ieee754_sqrt+0xba>
 801247a:	430b      	orrs	r3, r1
 801247c:	d006      	beq.n	801248c <__ieee754_sqrt+0x114>
 801247e:	1c50      	adds	r0, r2, #1
 8012480:	bf13      	iteet	ne
 8012482:	3201      	addne	r2, #1
 8012484:	3401      	addeq	r4, #1
 8012486:	4672      	moveq	r2, lr
 8012488:	f022 0201 	bicne.w	r2, r2, #1
 801248c:	1063      	asrs	r3, r4, #1
 801248e:	0852      	lsrs	r2, r2, #1
 8012490:	07e1      	lsls	r1, r4, #31
 8012492:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8012496:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801249a:	bf48      	it	mi
 801249c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80124a0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80124a4:	4614      	mov	r4, r2
 80124a6:	e781      	b.n	80123ac <__ieee754_sqrt+0x34>
 80124a8:	0ad9      	lsrs	r1, r3, #11
 80124aa:	3815      	subs	r0, #21
 80124ac:	055b      	lsls	r3, r3, #21
 80124ae:	2900      	cmp	r1, #0
 80124b0:	d0fa      	beq.n	80124a8 <__ieee754_sqrt+0x130>
 80124b2:	02cd      	lsls	r5, r1, #11
 80124b4:	d50a      	bpl.n	80124cc <__ieee754_sqrt+0x154>
 80124b6:	f1c2 0420 	rsb	r4, r2, #32
 80124ba:	fa23 f404 	lsr.w	r4, r3, r4
 80124be:	1e55      	subs	r5, r2, #1
 80124c0:	4093      	lsls	r3, r2
 80124c2:	4321      	orrs	r1, r4
 80124c4:	1b42      	subs	r2, r0, r5
 80124c6:	e78a      	b.n	80123de <__ieee754_sqrt+0x66>
 80124c8:	4610      	mov	r0, r2
 80124ca:	e7f0      	b.n	80124ae <__ieee754_sqrt+0x136>
 80124cc:	0049      	lsls	r1, r1, #1
 80124ce:	3201      	adds	r2, #1
 80124d0:	e7ef      	b.n	80124b2 <__ieee754_sqrt+0x13a>
 80124d2:	4680      	mov	r8, r0
 80124d4:	e7bd      	b.n	8012452 <__ieee754_sqrt+0xda>
 80124d6:	bf00      	nop
 80124d8:	7ff00000 	.word	0x7ff00000
 80124dc:	00000000 	.word	0x00000000

080124e0 <__kernel_cos>:
 80124e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124e4:	ec57 6b10 	vmov	r6, r7, d0
 80124e8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80124ec:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80124f0:	ed8d 1b00 	vstr	d1, [sp]
 80124f4:	da07      	bge.n	8012506 <__kernel_cos+0x26>
 80124f6:	ee10 0a10 	vmov	r0, s0
 80124fa:	4639      	mov	r1, r7
 80124fc:	f7ee fb2c 	bl	8000b58 <__aeabi_d2iz>
 8012500:	2800      	cmp	r0, #0
 8012502:	f000 8088 	beq.w	8012616 <__kernel_cos+0x136>
 8012506:	4632      	mov	r2, r6
 8012508:	463b      	mov	r3, r7
 801250a:	4630      	mov	r0, r6
 801250c:	4639      	mov	r1, r7
 801250e:	f7ee f873 	bl	80005f8 <__aeabi_dmul>
 8012512:	4b51      	ldr	r3, [pc, #324]	; (8012658 <__kernel_cos+0x178>)
 8012514:	2200      	movs	r2, #0
 8012516:	4604      	mov	r4, r0
 8012518:	460d      	mov	r5, r1
 801251a:	f7ee f86d 	bl	80005f8 <__aeabi_dmul>
 801251e:	a340      	add	r3, pc, #256	; (adr r3, 8012620 <__kernel_cos+0x140>)
 8012520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012524:	4682      	mov	sl, r0
 8012526:	468b      	mov	fp, r1
 8012528:	4620      	mov	r0, r4
 801252a:	4629      	mov	r1, r5
 801252c:	f7ee f864 	bl	80005f8 <__aeabi_dmul>
 8012530:	a33d      	add	r3, pc, #244	; (adr r3, 8012628 <__kernel_cos+0x148>)
 8012532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012536:	f7ed fea9 	bl	800028c <__adddf3>
 801253a:	4622      	mov	r2, r4
 801253c:	462b      	mov	r3, r5
 801253e:	f7ee f85b 	bl	80005f8 <__aeabi_dmul>
 8012542:	a33b      	add	r3, pc, #236	; (adr r3, 8012630 <__kernel_cos+0x150>)
 8012544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012548:	f7ed fe9e 	bl	8000288 <__aeabi_dsub>
 801254c:	4622      	mov	r2, r4
 801254e:	462b      	mov	r3, r5
 8012550:	f7ee f852 	bl	80005f8 <__aeabi_dmul>
 8012554:	a338      	add	r3, pc, #224	; (adr r3, 8012638 <__kernel_cos+0x158>)
 8012556:	e9d3 2300 	ldrd	r2, r3, [r3]
 801255a:	f7ed fe97 	bl	800028c <__adddf3>
 801255e:	4622      	mov	r2, r4
 8012560:	462b      	mov	r3, r5
 8012562:	f7ee f849 	bl	80005f8 <__aeabi_dmul>
 8012566:	a336      	add	r3, pc, #216	; (adr r3, 8012640 <__kernel_cos+0x160>)
 8012568:	e9d3 2300 	ldrd	r2, r3, [r3]
 801256c:	f7ed fe8c 	bl	8000288 <__aeabi_dsub>
 8012570:	4622      	mov	r2, r4
 8012572:	462b      	mov	r3, r5
 8012574:	f7ee f840 	bl	80005f8 <__aeabi_dmul>
 8012578:	a333      	add	r3, pc, #204	; (adr r3, 8012648 <__kernel_cos+0x168>)
 801257a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801257e:	f7ed fe85 	bl	800028c <__adddf3>
 8012582:	4622      	mov	r2, r4
 8012584:	462b      	mov	r3, r5
 8012586:	f7ee f837 	bl	80005f8 <__aeabi_dmul>
 801258a:	4622      	mov	r2, r4
 801258c:	462b      	mov	r3, r5
 801258e:	f7ee f833 	bl	80005f8 <__aeabi_dmul>
 8012592:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012596:	4604      	mov	r4, r0
 8012598:	460d      	mov	r5, r1
 801259a:	4630      	mov	r0, r6
 801259c:	4639      	mov	r1, r7
 801259e:	f7ee f82b 	bl	80005f8 <__aeabi_dmul>
 80125a2:	460b      	mov	r3, r1
 80125a4:	4602      	mov	r2, r0
 80125a6:	4629      	mov	r1, r5
 80125a8:	4620      	mov	r0, r4
 80125aa:	f7ed fe6d 	bl	8000288 <__aeabi_dsub>
 80125ae:	4b2b      	ldr	r3, [pc, #172]	; (801265c <__kernel_cos+0x17c>)
 80125b0:	4598      	cmp	r8, r3
 80125b2:	4606      	mov	r6, r0
 80125b4:	460f      	mov	r7, r1
 80125b6:	dc10      	bgt.n	80125da <__kernel_cos+0xfa>
 80125b8:	4602      	mov	r2, r0
 80125ba:	460b      	mov	r3, r1
 80125bc:	4650      	mov	r0, sl
 80125be:	4659      	mov	r1, fp
 80125c0:	f7ed fe62 	bl	8000288 <__aeabi_dsub>
 80125c4:	460b      	mov	r3, r1
 80125c6:	4926      	ldr	r1, [pc, #152]	; (8012660 <__kernel_cos+0x180>)
 80125c8:	4602      	mov	r2, r0
 80125ca:	2000      	movs	r0, #0
 80125cc:	f7ed fe5c 	bl	8000288 <__aeabi_dsub>
 80125d0:	ec41 0b10 	vmov	d0, r0, r1
 80125d4:	b003      	add	sp, #12
 80125d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125da:	4b22      	ldr	r3, [pc, #136]	; (8012664 <__kernel_cos+0x184>)
 80125dc:	4920      	ldr	r1, [pc, #128]	; (8012660 <__kernel_cos+0x180>)
 80125de:	4598      	cmp	r8, r3
 80125e0:	bfcc      	ite	gt
 80125e2:	4d21      	ldrgt	r5, [pc, #132]	; (8012668 <__kernel_cos+0x188>)
 80125e4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80125e8:	2400      	movs	r4, #0
 80125ea:	4622      	mov	r2, r4
 80125ec:	462b      	mov	r3, r5
 80125ee:	2000      	movs	r0, #0
 80125f0:	f7ed fe4a 	bl	8000288 <__aeabi_dsub>
 80125f4:	4622      	mov	r2, r4
 80125f6:	4680      	mov	r8, r0
 80125f8:	4689      	mov	r9, r1
 80125fa:	462b      	mov	r3, r5
 80125fc:	4650      	mov	r0, sl
 80125fe:	4659      	mov	r1, fp
 8012600:	f7ed fe42 	bl	8000288 <__aeabi_dsub>
 8012604:	4632      	mov	r2, r6
 8012606:	463b      	mov	r3, r7
 8012608:	f7ed fe3e 	bl	8000288 <__aeabi_dsub>
 801260c:	4602      	mov	r2, r0
 801260e:	460b      	mov	r3, r1
 8012610:	4640      	mov	r0, r8
 8012612:	4649      	mov	r1, r9
 8012614:	e7da      	b.n	80125cc <__kernel_cos+0xec>
 8012616:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8012650 <__kernel_cos+0x170>
 801261a:	e7db      	b.n	80125d4 <__kernel_cos+0xf4>
 801261c:	f3af 8000 	nop.w
 8012620:	be8838d4 	.word	0xbe8838d4
 8012624:	bda8fae9 	.word	0xbda8fae9
 8012628:	bdb4b1c4 	.word	0xbdb4b1c4
 801262c:	3e21ee9e 	.word	0x3e21ee9e
 8012630:	809c52ad 	.word	0x809c52ad
 8012634:	3e927e4f 	.word	0x3e927e4f
 8012638:	19cb1590 	.word	0x19cb1590
 801263c:	3efa01a0 	.word	0x3efa01a0
 8012640:	16c15177 	.word	0x16c15177
 8012644:	3f56c16c 	.word	0x3f56c16c
 8012648:	5555554c 	.word	0x5555554c
 801264c:	3fa55555 	.word	0x3fa55555
 8012650:	00000000 	.word	0x00000000
 8012654:	3ff00000 	.word	0x3ff00000
 8012658:	3fe00000 	.word	0x3fe00000
 801265c:	3fd33332 	.word	0x3fd33332
 8012660:	3ff00000 	.word	0x3ff00000
 8012664:	3fe90000 	.word	0x3fe90000
 8012668:	3fd20000 	.word	0x3fd20000
 801266c:	00000000 	.word	0x00000000

08012670 <__kernel_rem_pio2>:
 8012670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012674:	ed2d 8b02 	vpush	{d8}
 8012678:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801267c:	f112 0f14 	cmn.w	r2, #20
 8012680:	9308      	str	r3, [sp, #32]
 8012682:	9101      	str	r1, [sp, #4]
 8012684:	4bc4      	ldr	r3, [pc, #784]	; (8012998 <__kernel_rem_pio2+0x328>)
 8012686:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012688:	900b      	str	r0, [sp, #44]	; 0x2c
 801268a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801268e:	9302      	str	r3, [sp, #8]
 8012690:	9b08      	ldr	r3, [sp, #32]
 8012692:	f103 33ff 	add.w	r3, r3, #4294967295
 8012696:	bfa8      	it	ge
 8012698:	1ed4      	subge	r4, r2, #3
 801269a:	9306      	str	r3, [sp, #24]
 801269c:	bfb2      	itee	lt
 801269e:	2400      	movlt	r4, #0
 80126a0:	2318      	movge	r3, #24
 80126a2:	fb94 f4f3 	sdivge	r4, r4, r3
 80126a6:	f06f 0317 	mvn.w	r3, #23
 80126aa:	fb04 3303 	mla	r3, r4, r3, r3
 80126ae:	eb03 0a02 	add.w	sl, r3, r2
 80126b2:	9b02      	ldr	r3, [sp, #8]
 80126b4:	9a06      	ldr	r2, [sp, #24]
 80126b6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8012988 <__kernel_rem_pio2+0x318>
 80126ba:	eb03 0802 	add.w	r8, r3, r2
 80126be:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80126c0:	1aa7      	subs	r7, r4, r2
 80126c2:	ae22      	add	r6, sp, #136	; 0x88
 80126c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80126c8:	2500      	movs	r5, #0
 80126ca:	4545      	cmp	r5, r8
 80126cc:	dd13      	ble.n	80126f6 <__kernel_rem_pio2+0x86>
 80126ce:	9b08      	ldr	r3, [sp, #32]
 80126d0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8012988 <__kernel_rem_pio2+0x318>
 80126d4:	aa22      	add	r2, sp, #136	; 0x88
 80126d6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80126da:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80126de:	f04f 0800 	mov.w	r8, #0
 80126e2:	9b02      	ldr	r3, [sp, #8]
 80126e4:	4598      	cmp	r8, r3
 80126e6:	dc2f      	bgt.n	8012748 <__kernel_rem_pio2+0xd8>
 80126e8:	ed8d 8b04 	vstr	d8, [sp, #16]
 80126ec:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80126f0:	462f      	mov	r7, r5
 80126f2:	2600      	movs	r6, #0
 80126f4:	e01b      	b.n	801272e <__kernel_rem_pio2+0xbe>
 80126f6:	42ef      	cmn	r7, r5
 80126f8:	d407      	bmi.n	801270a <__kernel_rem_pio2+0x9a>
 80126fa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80126fe:	f7ed ff11 	bl	8000524 <__aeabi_i2d>
 8012702:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012706:	3501      	adds	r5, #1
 8012708:	e7df      	b.n	80126ca <__kernel_rem_pio2+0x5a>
 801270a:	ec51 0b18 	vmov	r0, r1, d8
 801270e:	e7f8      	b.n	8012702 <__kernel_rem_pio2+0x92>
 8012710:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012714:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8012718:	f7ed ff6e 	bl	80005f8 <__aeabi_dmul>
 801271c:	4602      	mov	r2, r0
 801271e:	460b      	mov	r3, r1
 8012720:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012724:	f7ed fdb2 	bl	800028c <__adddf3>
 8012728:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801272c:	3601      	adds	r6, #1
 801272e:	9b06      	ldr	r3, [sp, #24]
 8012730:	429e      	cmp	r6, r3
 8012732:	f1a7 0708 	sub.w	r7, r7, #8
 8012736:	ddeb      	ble.n	8012710 <__kernel_rem_pio2+0xa0>
 8012738:	ed9d 7b04 	vldr	d7, [sp, #16]
 801273c:	f108 0801 	add.w	r8, r8, #1
 8012740:	ecab 7b02 	vstmia	fp!, {d7}
 8012744:	3508      	adds	r5, #8
 8012746:	e7cc      	b.n	80126e2 <__kernel_rem_pio2+0x72>
 8012748:	9b02      	ldr	r3, [sp, #8]
 801274a:	aa0e      	add	r2, sp, #56	; 0x38
 801274c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012750:	930d      	str	r3, [sp, #52]	; 0x34
 8012752:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012754:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012758:	9c02      	ldr	r4, [sp, #8]
 801275a:	930c      	str	r3, [sp, #48]	; 0x30
 801275c:	00e3      	lsls	r3, r4, #3
 801275e:	930a      	str	r3, [sp, #40]	; 0x28
 8012760:	ab9a      	add	r3, sp, #616	; 0x268
 8012762:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012766:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801276a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 801276e:	ab72      	add	r3, sp, #456	; 0x1c8
 8012770:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8012774:	46c3      	mov	fp, r8
 8012776:	46a1      	mov	r9, r4
 8012778:	f1b9 0f00 	cmp.w	r9, #0
 801277c:	f1a5 0508 	sub.w	r5, r5, #8
 8012780:	dc77      	bgt.n	8012872 <__kernel_rem_pio2+0x202>
 8012782:	ec47 6b10 	vmov	d0, r6, r7
 8012786:	4650      	mov	r0, sl
 8012788:	f000 ffc2 	bl	8013710 <scalbn>
 801278c:	ec57 6b10 	vmov	r6, r7, d0
 8012790:	2200      	movs	r2, #0
 8012792:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012796:	ee10 0a10 	vmov	r0, s0
 801279a:	4639      	mov	r1, r7
 801279c:	f7ed ff2c 	bl	80005f8 <__aeabi_dmul>
 80127a0:	ec41 0b10 	vmov	d0, r0, r1
 80127a4:	f000 ff2c 	bl	8013600 <floor>
 80127a8:	4b7c      	ldr	r3, [pc, #496]	; (801299c <__kernel_rem_pio2+0x32c>)
 80127aa:	ec51 0b10 	vmov	r0, r1, d0
 80127ae:	2200      	movs	r2, #0
 80127b0:	f7ed ff22 	bl	80005f8 <__aeabi_dmul>
 80127b4:	4602      	mov	r2, r0
 80127b6:	460b      	mov	r3, r1
 80127b8:	4630      	mov	r0, r6
 80127ba:	4639      	mov	r1, r7
 80127bc:	f7ed fd64 	bl	8000288 <__aeabi_dsub>
 80127c0:	460f      	mov	r7, r1
 80127c2:	4606      	mov	r6, r0
 80127c4:	f7ee f9c8 	bl	8000b58 <__aeabi_d2iz>
 80127c8:	9004      	str	r0, [sp, #16]
 80127ca:	f7ed feab 	bl	8000524 <__aeabi_i2d>
 80127ce:	4602      	mov	r2, r0
 80127d0:	460b      	mov	r3, r1
 80127d2:	4630      	mov	r0, r6
 80127d4:	4639      	mov	r1, r7
 80127d6:	f7ed fd57 	bl	8000288 <__aeabi_dsub>
 80127da:	f1ba 0f00 	cmp.w	sl, #0
 80127de:	4606      	mov	r6, r0
 80127e0:	460f      	mov	r7, r1
 80127e2:	dd6d      	ble.n	80128c0 <__kernel_rem_pio2+0x250>
 80127e4:	1e62      	subs	r2, r4, #1
 80127e6:	ab0e      	add	r3, sp, #56	; 0x38
 80127e8:	9d04      	ldr	r5, [sp, #16]
 80127ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80127ee:	f1ca 0118 	rsb	r1, sl, #24
 80127f2:	fa40 f301 	asr.w	r3, r0, r1
 80127f6:	441d      	add	r5, r3
 80127f8:	408b      	lsls	r3, r1
 80127fa:	1ac0      	subs	r0, r0, r3
 80127fc:	ab0e      	add	r3, sp, #56	; 0x38
 80127fe:	9504      	str	r5, [sp, #16]
 8012800:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012804:	f1ca 0317 	rsb	r3, sl, #23
 8012808:	fa40 fb03 	asr.w	fp, r0, r3
 801280c:	f1bb 0f00 	cmp.w	fp, #0
 8012810:	dd65      	ble.n	80128de <__kernel_rem_pio2+0x26e>
 8012812:	9b04      	ldr	r3, [sp, #16]
 8012814:	2200      	movs	r2, #0
 8012816:	3301      	adds	r3, #1
 8012818:	9304      	str	r3, [sp, #16]
 801281a:	4615      	mov	r5, r2
 801281c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012820:	4294      	cmp	r4, r2
 8012822:	f300 809c 	bgt.w	801295e <__kernel_rem_pio2+0x2ee>
 8012826:	f1ba 0f00 	cmp.w	sl, #0
 801282a:	dd07      	ble.n	801283c <__kernel_rem_pio2+0x1cc>
 801282c:	f1ba 0f01 	cmp.w	sl, #1
 8012830:	f000 80c0 	beq.w	80129b4 <__kernel_rem_pio2+0x344>
 8012834:	f1ba 0f02 	cmp.w	sl, #2
 8012838:	f000 80c6 	beq.w	80129c8 <__kernel_rem_pio2+0x358>
 801283c:	f1bb 0f02 	cmp.w	fp, #2
 8012840:	d14d      	bne.n	80128de <__kernel_rem_pio2+0x26e>
 8012842:	4632      	mov	r2, r6
 8012844:	463b      	mov	r3, r7
 8012846:	4956      	ldr	r1, [pc, #344]	; (80129a0 <__kernel_rem_pio2+0x330>)
 8012848:	2000      	movs	r0, #0
 801284a:	f7ed fd1d 	bl	8000288 <__aeabi_dsub>
 801284e:	4606      	mov	r6, r0
 8012850:	460f      	mov	r7, r1
 8012852:	2d00      	cmp	r5, #0
 8012854:	d043      	beq.n	80128de <__kernel_rem_pio2+0x26e>
 8012856:	4650      	mov	r0, sl
 8012858:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8012990 <__kernel_rem_pio2+0x320>
 801285c:	f000 ff58 	bl	8013710 <scalbn>
 8012860:	4630      	mov	r0, r6
 8012862:	4639      	mov	r1, r7
 8012864:	ec53 2b10 	vmov	r2, r3, d0
 8012868:	f7ed fd0e 	bl	8000288 <__aeabi_dsub>
 801286c:	4606      	mov	r6, r0
 801286e:	460f      	mov	r7, r1
 8012870:	e035      	b.n	80128de <__kernel_rem_pio2+0x26e>
 8012872:	4b4c      	ldr	r3, [pc, #304]	; (80129a4 <__kernel_rem_pio2+0x334>)
 8012874:	2200      	movs	r2, #0
 8012876:	4630      	mov	r0, r6
 8012878:	4639      	mov	r1, r7
 801287a:	f7ed febd 	bl	80005f8 <__aeabi_dmul>
 801287e:	f7ee f96b 	bl	8000b58 <__aeabi_d2iz>
 8012882:	f7ed fe4f 	bl	8000524 <__aeabi_i2d>
 8012886:	4602      	mov	r2, r0
 8012888:	460b      	mov	r3, r1
 801288a:	ec43 2b18 	vmov	d8, r2, r3
 801288e:	4b46      	ldr	r3, [pc, #280]	; (80129a8 <__kernel_rem_pio2+0x338>)
 8012890:	2200      	movs	r2, #0
 8012892:	f7ed feb1 	bl	80005f8 <__aeabi_dmul>
 8012896:	4602      	mov	r2, r0
 8012898:	460b      	mov	r3, r1
 801289a:	4630      	mov	r0, r6
 801289c:	4639      	mov	r1, r7
 801289e:	f7ed fcf3 	bl	8000288 <__aeabi_dsub>
 80128a2:	f7ee f959 	bl	8000b58 <__aeabi_d2iz>
 80128a6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80128aa:	f84b 0b04 	str.w	r0, [fp], #4
 80128ae:	ec51 0b18 	vmov	r0, r1, d8
 80128b2:	f7ed fceb 	bl	800028c <__adddf3>
 80128b6:	f109 39ff 	add.w	r9, r9, #4294967295
 80128ba:	4606      	mov	r6, r0
 80128bc:	460f      	mov	r7, r1
 80128be:	e75b      	b.n	8012778 <__kernel_rem_pio2+0x108>
 80128c0:	d106      	bne.n	80128d0 <__kernel_rem_pio2+0x260>
 80128c2:	1e63      	subs	r3, r4, #1
 80128c4:	aa0e      	add	r2, sp, #56	; 0x38
 80128c6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80128ca:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80128ce:	e79d      	b.n	801280c <__kernel_rem_pio2+0x19c>
 80128d0:	4b36      	ldr	r3, [pc, #216]	; (80129ac <__kernel_rem_pio2+0x33c>)
 80128d2:	2200      	movs	r2, #0
 80128d4:	f7ee f916 	bl	8000b04 <__aeabi_dcmpge>
 80128d8:	2800      	cmp	r0, #0
 80128da:	d13d      	bne.n	8012958 <__kernel_rem_pio2+0x2e8>
 80128dc:	4683      	mov	fp, r0
 80128de:	2200      	movs	r2, #0
 80128e0:	2300      	movs	r3, #0
 80128e2:	4630      	mov	r0, r6
 80128e4:	4639      	mov	r1, r7
 80128e6:	f7ee f8ef 	bl	8000ac8 <__aeabi_dcmpeq>
 80128ea:	2800      	cmp	r0, #0
 80128ec:	f000 80c0 	beq.w	8012a70 <__kernel_rem_pio2+0x400>
 80128f0:	1e65      	subs	r5, r4, #1
 80128f2:	462b      	mov	r3, r5
 80128f4:	2200      	movs	r2, #0
 80128f6:	9902      	ldr	r1, [sp, #8]
 80128f8:	428b      	cmp	r3, r1
 80128fa:	da6c      	bge.n	80129d6 <__kernel_rem_pio2+0x366>
 80128fc:	2a00      	cmp	r2, #0
 80128fe:	f000 8089 	beq.w	8012a14 <__kernel_rem_pio2+0x3a4>
 8012902:	ab0e      	add	r3, sp, #56	; 0x38
 8012904:	f1aa 0a18 	sub.w	sl, sl, #24
 8012908:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801290c:	2b00      	cmp	r3, #0
 801290e:	f000 80ad 	beq.w	8012a6c <__kernel_rem_pio2+0x3fc>
 8012912:	4650      	mov	r0, sl
 8012914:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8012990 <__kernel_rem_pio2+0x320>
 8012918:	f000 fefa 	bl	8013710 <scalbn>
 801291c:	ab9a      	add	r3, sp, #616	; 0x268
 801291e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012922:	ec57 6b10 	vmov	r6, r7, d0
 8012926:	00ec      	lsls	r4, r5, #3
 8012928:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 801292c:	46aa      	mov	sl, r5
 801292e:	f1ba 0f00 	cmp.w	sl, #0
 8012932:	f280 80d6 	bge.w	8012ae2 <__kernel_rem_pio2+0x472>
 8012936:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8012988 <__kernel_rem_pio2+0x318>
 801293a:	462e      	mov	r6, r5
 801293c:	2e00      	cmp	r6, #0
 801293e:	f2c0 8104 	blt.w	8012b4a <__kernel_rem_pio2+0x4da>
 8012942:	ab72      	add	r3, sp, #456	; 0x1c8
 8012944:	ed8d 8b06 	vstr	d8, [sp, #24]
 8012948:	f8df a064 	ldr.w	sl, [pc, #100]	; 80129b0 <__kernel_rem_pio2+0x340>
 801294c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8012950:	f04f 0800 	mov.w	r8, #0
 8012954:	1baf      	subs	r7, r5, r6
 8012956:	e0ea      	b.n	8012b2e <__kernel_rem_pio2+0x4be>
 8012958:	f04f 0b02 	mov.w	fp, #2
 801295c:	e759      	b.n	8012812 <__kernel_rem_pio2+0x1a2>
 801295e:	f8d8 3000 	ldr.w	r3, [r8]
 8012962:	b955      	cbnz	r5, 801297a <__kernel_rem_pio2+0x30a>
 8012964:	b123      	cbz	r3, 8012970 <__kernel_rem_pio2+0x300>
 8012966:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801296a:	f8c8 3000 	str.w	r3, [r8]
 801296e:	2301      	movs	r3, #1
 8012970:	3201      	adds	r2, #1
 8012972:	f108 0804 	add.w	r8, r8, #4
 8012976:	461d      	mov	r5, r3
 8012978:	e752      	b.n	8012820 <__kernel_rem_pio2+0x1b0>
 801297a:	1acb      	subs	r3, r1, r3
 801297c:	f8c8 3000 	str.w	r3, [r8]
 8012980:	462b      	mov	r3, r5
 8012982:	e7f5      	b.n	8012970 <__kernel_rem_pio2+0x300>
 8012984:	f3af 8000 	nop.w
	...
 8012994:	3ff00000 	.word	0x3ff00000
 8012998:	08014390 	.word	0x08014390
 801299c:	40200000 	.word	0x40200000
 80129a0:	3ff00000 	.word	0x3ff00000
 80129a4:	3e700000 	.word	0x3e700000
 80129a8:	41700000 	.word	0x41700000
 80129ac:	3fe00000 	.word	0x3fe00000
 80129b0:	08014350 	.word	0x08014350
 80129b4:	1e62      	subs	r2, r4, #1
 80129b6:	ab0e      	add	r3, sp, #56	; 0x38
 80129b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129bc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80129c0:	a90e      	add	r1, sp, #56	; 0x38
 80129c2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80129c6:	e739      	b.n	801283c <__kernel_rem_pio2+0x1cc>
 80129c8:	1e62      	subs	r2, r4, #1
 80129ca:	ab0e      	add	r3, sp, #56	; 0x38
 80129cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80129d4:	e7f4      	b.n	80129c0 <__kernel_rem_pio2+0x350>
 80129d6:	a90e      	add	r1, sp, #56	; 0x38
 80129d8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80129dc:	3b01      	subs	r3, #1
 80129de:	430a      	orrs	r2, r1
 80129e0:	e789      	b.n	80128f6 <__kernel_rem_pio2+0x286>
 80129e2:	3301      	adds	r3, #1
 80129e4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80129e8:	2900      	cmp	r1, #0
 80129ea:	d0fa      	beq.n	80129e2 <__kernel_rem_pio2+0x372>
 80129ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80129ee:	f502 721a 	add.w	r2, r2, #616	; 0x268
 80129f2:	446a      	add	r2, sp
 80129f4:	3a98      	subs	r2, #152	; 0x98
 80129f6:	920a      	str	r2, [sp, #40]	; 0x28
 80129f8:	9a08      	ldr	r2, [sp, #32]
 80129fa:	18e3      	adds	r3, r4, r3
 80129fc:	18a5      	adds	r5, r4, r2
 80129fe:	aa22      	add	r2, sp, #136	; 0x88
 8012a00:	f104 0801 	add.w	r8, r4, #1
 8012a04:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8012a08:	9304      	str	r3, [sp, #16]
 8012a0a:	9b04      	ldr	r3, [sp, #16]
 8012a0c:	4543      	cmp	r3, r8
 8012a0e:	da04      	bge.n	8012a1a <__kernel_rem_pio2+0x3aa>
 8012a10:	461c      	mov	r4, r3
 8012a12:	e6a3      	b.n	801275c <__kernel_rem_pio2+0xec>
 8012a14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012a16:	2301      	movs	r3, #1
 8012a18:	e7e4      	b.n	80129e4 <__kernel_rem_pio2+0x374>
 8012a1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012a1c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8012a20:	f7ed fd80 	bl	8000524 <__aeabi_i2d>
 8012a24:	e8e5 0102 	strd	r0, r1, [r5], #8
 8012a28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012a2a:	46ab      	mov	fp, r5
 8012a2c:	461c      	mov	r4, r3
 8012a2e:	f04f 0900 	mov.w	r9, #0
 8012a32:	2600      	movs	r6, #0
 8012a34:	2700      	movs	r7, #0
 8012a36:	9b06      	ldr	r3, [sp, #24]
 8012a38:	4599      	cmp	r9, r3
 8012a3a:	dd06      	ble.n	8012a4a <__kernel_rem_pio2+0x3da>
 8012a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a3e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8012a42:	f108 0801 	add.w	r8, r8, #1
 8012a46:	930a      	str	r3, [sp, #40]	; 0x28
 8012a48:	e7df      	b.n	8012a0a <__kernel_rem_pio2+0x39a>
 8012a4a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012a4e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012a52:	f7ed fdd1 	bl	80005f8 <__aeabi_dmul>
 8012a56:	4602      	mov	r2, r0
 8012a58:	460b      	mov	r3, r1
 8012a5a:	4630      	mov	r0, r6
 8012a5c:	4639      	mov	r1, r7
 8012a5e:	f7ed fc15 	bl	800028c <__adddf3>
 8012a62:	f109 0901 	add.w	r9, r9, #1
 8012a66:	4606      	mov	r6, r0
 8012a68:	460f      	mov	r7, r1
 8012a6a:	e7e4      	b.n	8012a36 <__kernel_rem_pio2+0x3c6>
 8012a6c:	3d01      	subs	r5, #1
 8012a6e:	e748      	b.n	8012902 <__kernel_rem_pio2+0x292>
 8012a70:	ec47 6b10 	vmov	d0, r6, r7
 8012a74:	f1ca 0000 	rsb	r0, sl, #0
 8012a78:	f000 fe4a 	bl	8013710 <scalbn>
 8012a7c:	ec57 6b10 	vmov	r6, r7, d0
 8012a80:	4ba0      	ldr	r3, [pc, #640]	; (8012d04 <__kernel_rem_pio2+0x694>)
 8012a82:	ee10 0a10 	vmov	r0, s0
 8012a86:	2200      	movs	r2, #0
 8012a88:	4639      	mov	r1, r7
 8012a8a:	f7ee f83b 	bl	8000b04 <__aeabi_dcmpge>
 8012a8e:	b1f8      	cbz	r0, 8012ad0 <__kernel_rem_pio2+0x460>
 8012a90:	4b9d      	ldr	r3, [pc, #628]	; (8012d08 <__kernel_rem_pio2+0x698>)
 8012a92:	2200      	movs	r2, #0
 8012a94:	4630      	mov	r0, r6
 8012a96:	4639      	mov	r1, r7
 8012a98:	f7ed fdae 	bl	80005f8 <__aeabi_dmul>
 8012a9c:	f7ee f85c 	bl	8000b58 <__aeabi_d2iz>
 8012aa0:	4680      	mov	r8, r0
 8012aa2:	f7ed fd3f 	bl	8000524 <__aeabi_i2d>
 8012aa6:	4b97      	ldr	r3, [pc, #604]	; (8012d04 <__kernel_rem_pio2+0x694>)
 8012aa8:	2200      	movs	r2, #0
 8012aaa:	f7ed fda5 	bl	80005f8 <__aeabi_dmul>
 8012aae:	460b      	mov	r3, r1
 8012ab0:	4602      	mov	r2, r0
 8012ab2:	4639      	mov	r1, r7
 8012ab4:	4630      	mov	r0, r6
 8012ab6:	f7ed fbe7 	bl	8000288 <__aeabi_dsub>
 8012aba:	f7ee f84d 	bl	8000b58 <__aeabi_d2iz>
 8012abe:	1c65      	adds	r5, r4, #1
 8012ac0:	ab0e      	add	r3, sp, #56	; 0x38
 8012ac2:	f10a 0a18 	add.w	sl, sl, #24
 8012ac6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012aca:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012ace:	e720      	b.n	8012912 <__kernel_rem_pio2+0x2a2>
 8012ad0:	4630      	mov	r0, r6
 8012ad2:	4639      	mov	r1, r7
 8012ad4:	f7ee f840 	bl	8000b58 <__aeabi_d2iz>
 8012ad8:	ab0e      	add	r3, sp, #56	; 0x38
 8012ada:	4625      	mov	r5, r4
 8012adc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012ae0:	e717      	b.n	8012912 <__kernel_rem_pio2+0x2a2>
 8012ae2:	ab0e      	add	r3, sp, #56	; 0x38
 8012ae4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8012ae8:	f7ed fd1c 	bl	8000524 <__aeabi_i2d>
 8012aec:	4632      	mov	r2, r6
 8012aee:	463b      	mov	r3, r7
 8012af0:	f7ed fd82 	bl	80005f8 <__aeabi_dmul>
 8012af4:	4b84      	ldr	r3, [pc, #528]	; (8012d08 <__kernel_rem_pio2+0x698>)
 8012af6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8012afa:	2200      	movs	r2, #0
 8012afc:	4630      	mov	r0, r6
 8012afe:	4639      	mov	r1, r7
 8012b00:	f7ed fd7a 	bl	80005f8 <__aeabi_dmul>
 8012b04:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012b08:	4606      	mov	r6, r0
 8012b0a:	460f      	mov	r7, r1
 8012b0c:	e70f      	b.n	801292e <__kernel_rem_pio2+0x2be>
 8012b0e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8012b12:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8012b16:	f7ed fd6f 	bl	80005f8 <__aeabi_dmul>
 8012b1a:	4602      	mov	r2, r0
 8012b1c:	460b      	mov	r3, r1
 8012b1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012b22:	f7ed fbb3 	bl	800028c <__adddf3>
 8012b26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012b2a:	f108 0801 	add.w	r8, r8, #1
 8012b2e:	9b02      	ldr	r3, [sp, #8]
 8012b30:	4598      	cmp	r8, r3
 8012b32:	dc01      	bgt.n	8012b38 <__kernel_rem_pio2+0x4c8>
 8012b34:	45b8      	cmp	r8, r7
 8012b36:	ddea      	ble.n	8012b0e <__kernel_rem_pio2+0x49e>
 8012b38:	ed9d 7b06 	vldr	d7, [sp, #24]
 8012b3c:	ab4a      	add	r3, sp, #296	; 0x128
 8012b3e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8012b42:	ed87 7b00 	vstr	d7, [r7]
 8012b46:	3e01      	subs	r6, #1
 8012b48:	e6f8      	b.n	801293c <__kernel_rem_pio2+0x2cc>
 8012b4a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012b4c:	2b02      	cmp	r3, #2
 8012b4e:	dc0b      	bgt.n	8012b68 <__kernel_rem_pio2+0x4f8>
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	dc35      	bgt.n	8012bc0 <__kernel_rem_pio2+0x550>
 8012b54:	d059      	beq.n	8012c0a <__kernel_rem_pio2+0x59a>
 8012b56:	9b04      	ldr	r3, [sp, #16]
 8012b58:	f003 0007 	and.w	r0, r3, #7
 8012b5c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012b60:	ecbd 8b02 	vpop	{d8}
 8012b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b68:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012b6a:	2b03      	cmp	r3, #3
 8012b6c:	d1f3      	bne.n	8012b56 <__kernel_rem_pio2+0x4e6>
 8012b6e:	ab4a      	add	r3, sp, #296	; 0x128
 8012b70:	4423      	add	r3, r4
 8012b72:	9306      	str	r3, [sp, #24]
 8012b74:	461c      	mov	r4, r3
 8012b76:	469a      	mov	sl, r3
 8012b78:	9502      	str	r5, [sp, #8]
 8012b7a:	9b02      	ldr	r3, [sp, #8]
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	f1aa 0a08 	sub.w	sl, sl, #8
 8012b82:	dc6b      	bgt.n	8012c5c <__kernel_rem_pio2+0x5ec>
 8012b84:	46aa      	mov	sl, r5
 8012b86:	f1ba 0f01 	cmp.w	sl, #1
 8012b8a:	f1a4 0408 	sub.w	r4, r4, #8
 8012b8e:	f300 8085 	bgt.w	8012c9c <__kernel_rem_pio2+0x62c>
 8012b92:	9c06      	ldr	r4, [sp, #24]
 8012b94:	2000      	movs	r0, #0
 8012b96:	3408      	adds	r4, #8
 8012b98:	2100      	movs	r1, #0
 8012b9a:	2d01      	cmp	r5, #1
 8012b9c:	f300 809d 	bgt.w	8012cda <__kernel_rem_pio2+0x66a>
 8012ba0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8012ba4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8012ba8:	f1bb 0f00 	cmp.w	fp, #0
 8012bac:	f040 809b 	bne.w	8012ce6 <__kernel_rem_pio2+0x676>
 8012bb0:	9b01      	ldr	r3, [sp, #4]
 8012bb2:	e9c3 5600 	strd	r5, r6, [r3]
 8012bb6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8012bba:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012bbe:	e7ca      	b.n	8012b56 <__kernel_rem_pio2+0x4e6>
 8012bc0:	3408      	adds	r4, #8
 8012bc2:	ab4a      	add	r3, sp, #296	; 0x128
 8012bc4:	441c      	add	r4, r3
 8012bc6:	462e      	mov	r6, r5
 8012bc8:	2000      	movs	r0, #0
 8012bca:	2100      	movs	r1, #0
 8012bcc:	2e00      	cmp	r6, #0
 8012bce:	da36      	bge.n	8012c3e <__kernel_rem_pio2+0x5ce>
 8012bd0:	f1bb 0f00 	cmp.w	fp, #0
 8012bd4:	d039      	beq.n	8012c4a <__kernel_rem_pio2+0x5da>
 8012bd6:	4602      	mov	r2, r0
 8012bd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012bdc:	9c01      	ldr	r4, [sp, #4]
 8012bde:	e9c4 2300 	strd	r2, r3, [r4]
 8012be2:	4602      	mov	r2, r0
 8012be4:	460b      	mov	r3, r1
 8012be6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012bea:	f7ed fb4d 	bl	8000288 <__aeabi_dsub>
 8012bee:	ae4c      	add	r6, sp, #304	; 0x130
 8012bf0:	2401      	movs	r4, #1
 8012bf2:	42a5      	cmp	r5, r4
 8012bf4:	da2c      	bge.n	8012c50 <__kernel_rem_pio2+0x5e0>
 8012bf6:	f1bb 0f00 	cmp.w	fp, #0
 8012bfa:	d002      	beq.n	8012c02 <__kernel_rem_pio2+0x592>
 8012bfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012c00:	4619      	mov	r1, r3
 8012c02:	9b01      	ldr	r3, [sp, #4]
 8012c04:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012c08:	e7a5      	b.n	8012b56 <__kernel_rem_pio2+0x4e6>
 8012c0a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8012c0e:	eb0d 0403 	add.w	r4, sp, r3
 8012c12:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012c16:	2000      	movs	r0, #0
 8012c18:	2100      	movs	r1, #0
 8012c1a:	2d00      	cmp	r5, #0
 8012c1c:	da09      	bge.n	8012c32 <__kernel_rem_pio2+0x5c2>
 8012c1e:	f1bb 0f00 	cmp.w	fp, #0
 8012c22:	d002      	beq.n	8012c2a <__kernel_rem_pio2+0x5ba>
 8012c24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012c28:	4619      	mov	r1, r3
 8012c2a:	9b01      	ldr	r3, [sp, #4]
 8012c2c:	e9c3 0100 	strd	r0, r1, [r3]
 8012c30:	e791      	b.n	8012b56 <__kernel_rem_pio2+0x4e6>
 8012c32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012c36:	f7ed fb29 	bl	800028c <__adddf3>
 8012c3a:	3d01      	subs	r5, #1
 8012c3c:	e7ed      	b.n	8012c1a <__kernel_rem_pio2+0x5aa>
 8012c3e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012c42:	f7ed fb23 	bl	800028c <__adddf3>
 8012c46:	3e01      	subs	r6, #1
 8012c48:	e7c0      	b.n	8012bcc <__kernel_rem_pio2+0x55c>
 8012c4a:	4602      	mov	r2, r0
 8012c4c:	460b      	mov	r3, r1
 8012c4e:	e7c5      	b.n	8012bdc <__kernel_rem_pio2+0x56c>
 8012c50:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012c54:	f7ed fb1a 	bl	800028c <__adddf3>
 8012c58:	3401      	adds	r4, #1
 8012c5a:	e7ca      	b.n	8012bf2 <__kernel_rem_pio2+0x582>
 8012c5c:	e9da 8900 	ldrd	r8, r9, [sl]
 8012c60:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8012c64:	9b02      	ldr	r3, [sp, #8]
 8012c66:	3b01      	subs	r3, #1
 8012c68:	9302      	str	r3, [sp, #8]
 8012c6a:	4632      	mov	r2, r6
 8012c6c:	463b      	mov	r3, r7
 8012c6e:	4640      	mov	r0, r8
 8012c70:	4649      	mov	r1, r9
 8012c72:	f7ed fb0b 	bl	800028c <__adddf3>
 8012c76:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012c7a:	4602      	mov	r2, r0
 8012c7c:	460b      	mov	r3, r1
 8012c7e:	4640      	mov	r0, r8
 8012c80:	4649      	mov	r1, r9
 8012c82:	f7ed fb01 	bl	8000288 <__aeabi_dsub>
 8012c86:	4632      	mov	r2, r6
 8012c88:	463b      	mov	r3, r7
 8012c8a:	f7ed faff 	bl	800028c <__adddf3>
 8012c8e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8012c92:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012c96:	ed8a 7b00 	vstr	d7, [sl]
 8012c9a:	e76e      	b.n	8012b7a <__kernel_rem_pio2+0x50a>
 8012c9c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8012ca0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8012ca4:	4640      	mov	r0, r8
 8012ca6:	4632      	mov	r2, r6
 8012ca8:	463b      	mov	r3, r7
 8012caa:	4649      	mov	r1, r9
 8012cac:	f7ed faee 	bl	800028c <__adddf3>
 8012cb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012cb4:	4602      	mov	r2, r0
 8012cb6:	460b      	mov	r3, r1
 8012cb8:	4640      	mov	r0, r8
 8012cba:	4649      	mov	r1, r9
 8012cbc:	f7ed fae4 	bl	8000288 <__aeabi_dsub>
 8012cc0:	4632      	mov	r2, r6
 8012cc2:	463b      	mov	r3, r7
 8012cc4:	f7ed fae2 	bl	800028c <__adddf3>
 8012cc8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ccc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012cd0:	ed84 7b00 	vstr	d7, [r4]
 8012cd4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012cd8:	e755      	b.n	8012b86 <__kernel_rem_pio2+0x516>
 8012cda:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012cde:	f7ed fad5 	bl	800028c <__adddf3>
 8012ce2:	3d01      	subs	r5, #1
 8012ce4:	e759      	b.n	8012b9a <__kernel_rem_pio2+0x52a>
 8012ce6:	9b01      	ldr	r3, [sp, #4]
 8012ce8:	9a01      	ldr	r2, [sp, #4]
 8012cea:	601d      	str	r5, [r3, #0]
 8012cec:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8012cf0:	605c      	str	r4, [r3, #4]
 8012cf2:	609f      	str	r7, [r3, #8]
 8012cf4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8012cf8:	60d3      	str	r3, [r2, #12]
 8012cfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012cfe:	6110      	str	r0, [r2, #16]
 8012d00:	6153      	str	r3, [r2, #20]
 8012d02:	e728      	b.n	8012b56 <__kernel_rem_pio2+0x4e6>
 8012d04:	41700000 	.word	0x41700000
 8012d08:	3e700000 	.word	0x3e700000
 8012d0c:	00000000 	.word	0x00000000

08012d10 <__kernel_sin>:
 8012d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d14:	ed2d 8b04 	vpush	{d8-d9}
 8012d18:	eeb0 8a41 	vmov.f32	s16, s2
 8012d1c:	eef0 8a61 	vmov.f32	s17, s3
 8012d20:	ec55 4b10 	vmov	r4, r5, d0
 8012d24:	b083      	sub	sp, #12
 8012d26:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012d2a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8012d2e:	9001      	str	r0, [sp, #4]
 8012d30:	da06      	bge.n	8012d40 <__kernel_sin+0x30>
 8012d32:	ee10 0a10 	vmov	r0, s0
 8012d36:	4629      	mov	r1, r5
 8012d38:	f7ed ff0e 	bl	8000b58 <__aeabi_d2iz>
 8012d3c:	2800      	cmp	r0, #0
 8012d3e:	d051      	beq.n	8012de4 <__kernel_sin+0xd4>
 8012d40:	4622      	mov	r2, r4
 8012d42:	462b      	mov	r3, r5
 8012d44:	4620      	mov	r0, r4
 8012d46:	4629      	mov	r1, r5
 8012d48:	f7ed fc56 	bl	80005f8 <__aeabi_dmul>
 8012d4c:	4682      	mov	sl, r0
 8012d4e:	468b      	mov	fp, r1
 8012d50:	4602      	mov	r2, r0
 8012d52:	460b      	mov	r3, r1
 8012d54:	4620      	mov	r0, r4
 8012d56:	4629      	mov	r1, r5
 8012d58:	f7ed fc4e 	bl	80005f8 <__aeabi_dmul>
 8012d5c:	a341      	add	r3, pc, #260	; (adr r3, 8012e64 <__kernel_sin+0x154>)
 8012d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d62:	4680      	mov	r8, r0
 8012d64:	4689      	mov	r9, r1
 8012d66:	4650      	mov	r0, sl
 8012d68:	4659      	mov	r1, fp
 8012d6a:	f7ed fc45 	bl	80005f8 <__aeabi_dmul>
 8012d6e:	a33f      	add	r3, pc, #252	; (adr r3, 8012e6c <__kernel_sin+0x15c>)
 8012d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d74:	f7ed fa88 	bl	8000288 <__aeabi_dsub>
 8012d78:	4652      	mov	r2, sl
 8012d7a:	465b      	mov	r3, fp
 8012d7c:	f7ed fc3c 	bl	80005f8 <__aeabi_dmul>
 8012d80:	a33c      	add	r3, pc, #240	; (adr r3, 8012e74 <__kernel_sin+0x164>)
 8012d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d86:	f7ed fa81 	bl	800028c <__adddf3>
 8012d8a:	4652      	mov	r2, sl
 8012d8c:	465b      	mov	r3, fp
 8012d8e:	f7ed fc33 	bl	80005f8 <__aeabi_dmul>
 8012d92:	a33a      	add	r3, pc, #232	; (adr r3, 8012e7c <__kernel_sin+0x16c>)
 8012d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d98:	f7ed fa76 	bl	8000288 <__aeabi_dsub>
 8012d9c:	4652      	mov	r2, sl
 8012d9e:	465b      	mov	r3, fp
 8012da0:	f7ed fc2a 	bl	80005f8 <__aeabi_dmul>
 8012da4:	a337      	add	r3, pc, #220	; (adr r3, 8012e84 <__kernel_sin+0x174>)
 8012da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012daa:	f7ed fa6f 	bl	800028c <__adddf3>
 8012dae:	9b01      	ldr	r3, [sp, #4]
 8012db0:	4606      	mov	r6, r0
 8012db2:	460f      	mov	r7, r1
 8012db4:	b9eb      	cbnz	r3, 8012df2 <__kernel_sin+0xe2>
 8012db6:	4602      	mov	r2, r0
 8012db8:	460b      	mov	r3, r1
 8012dba:	4650      	mov	r0, sl
 8012dbc:	4659      	mov	r1, fp
 8012dbe:	f7ed fc1b 	bl	80005f8 <__aeabi_dmul>
 8012dc2:	a325      	add	r3, pc, #148	; (adr r3, 8012e58 <__kernel_sin+0x148>)
 8012dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dc8:	f7ed fa5e 	bl	8000288 <__aeabi_dsub>
 8012dcc:	4642      	mov	r2, r8
 8012dce:	464b      	mov	r3, r9
 8012dd0:	f7ed fc12 	bl	80005f8 <__aeabi_dmul>
 8012dd4:	4602      	mov	r2, r0
 8012dd6:	460b      	mov	r3, r1
 8012dd8:	4620      	mov	r0, r4
 8012dda:	4629      	mov	r1, r5
 8012ddc:	f7ed fa56 	bl	800028c <__adddf3>
 8012de0:	4604      	mov	r4, r0
 8012de2:	460d      	mov	r5, r1
 8012de4:	ec45 4b10 	vmov	d0, r4, r5
 8012de8:	b003      	add	sp, #12
 8012dea:	ecbd 8b04 	vpop	{d8-d9}
 8012dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012df2:	4b1b      	ldr	r3, [pc, #108]	; (8012e60 <__kernel_sin+0x150>)
 8012df4:	ec51 0b18 	vmov	r0, r1, d8
 8012df8:	2200      	movs	r2, #0
 8012dfa:	f7ed fbfd 	bl	80005f8 <__aeabi_dmul>
 8012dfe:	4632      	mov	r2, r6
 8012e00:	ec41 0b19 	vmov	d9, r0, r1
 8012e04:	463b      	mov	r3, r7
 8012e06:	4640      	mov	r0, r8
 8012e08:	4649      	mov	r1, r9
 8012e0a:	f7ed fbf5 	bl	80005f8 <__aeabi_dmul>
 8012e0e:	4602      	mov	r2, r0
 8012e10:	460b      	mov	r3, r1
 8012e12:	ec51 0b19 	vmov	r0, r1, d9
 8012e16:	f7ed fa37 	bl	8000288 <__aeabi_dsub>
 8012e1a:	4652      	mov	r2, sl
 8012e1c:	465b      	mov	r3, fp
 8012e1e:	f7ed fbeb 	bl	80005f8 <__aeabi_dmul>
 8012e22:	ec53 2b18 	vmov	r2, r3, d8
 8012e26:	f7ed fa2f 	bl	8000288 <__aeabi_dsub>
 8012e2a:	a30b      	add	r3, pc, #44	; (adr r3, 8012e58 <__kernel_sin+0x148>)
 8012e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e30:	4606      	mov	r6, r0
 8012e32:	460f      	mov	r7, r1
 8012e34:	4640      	mov	r0, r8
 8012e36:	4649      	mov	r1, r9
 8012e38:	f7ed fbde 	bl	80005f8 <__aeabi_dmul>
 8012e3c:	4602      	mov	r2, r0
 8012e3e:	460b      	mov	r3, r1
 8012e40:	4630      	mov	r0, r6
 8012e42:	4639      	mov	r1, r7
 8012e44:	f7ed fa22 	bl	800028c <__adddf3>
 8012e48:	4602      	mov	r2, r0
 8012e4a:	460b      	mov	r3, r1
 8012e4c:	4620      	mov	r0, r4
 8012e4e:	4629      	mov	r1, r5
 8012e50:	f7ed fa1a 	bl	8000288 <__aeabi_dsub>
 8012e54:	e7c4      	b.n	8012de0 <__kernel_sin+0xd0>
 8012e56:	bf00      	nop
 8012e58:	55555549 	.word	0x55555549
 8012e5c:	3fc55555 	.word	0x3fc55555
 8012e60:	3fe00000 	.word	0x3fe00000
 8012e64:	5acfd57c 	.word	0x5acfd57c
 8012e68:	3de5d93a 	.word	0x3de5d93a
 8012e6c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012e70:	3e5ae5e6 	.word	0x3e5ae5e6
 8012e74:	57b1fe7d 	.word	0x57b1fe7d
 8012e78:	3ec71de3 	.word	0x3ec71de3
 8012e7c:	19c161d5 	.word	0x19c161d5
 8012e80:	3f2a01a0 	.word	0x3f2a01a0
 8012e84:	1110f8a6 	.word	0x1110f8a6
 8012e88:	3f811111 	.word	0x3f811111
 8012e8c:	00000000 	.word	0x00000000

08012e90 <__kernel_tan>:
 8012e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e94:	ed2d 8b06 	vpush	{d8-d10}
 8012e98:	ec5b ab10 	vmov	sl, fp, d0
 8012e9c:	4be0      	ldr	r3, [pc, #896]	; (8013220 <__kernel_tan+0x390>)
 8012e9e:	b083      	sub	sp, #12
 8012ea0:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8012ea4:	429f      	cmp	r7, r3
 8012ea6:	ec59 8b11 	vmov	r8, r9, d1
 8012eaa:	4606      	mov	r6, r0
 8012eac:	f8cd b000 	str.w	fp, [sp]
 8012eb0:	dc61      	bgt.n	8012f76 <__kernel_tan+0xe6>
 8012eb2:	ee10 0a10 	vmov	r0, s0
 8012eb6:	4659      	mov	r1, fp
 8012eb8:	f7ed fe4e 	bl	8000b58 <__aeabi_d2iz>
 8012ebc:	4605      	mov	r5, r0
 8012ebe:	2800      	cmp	r0, #0
 8012ec0:	f040 8083 	bne.w	8012fca <__kernel_tan+0x13a>
 8012ec4:	1c73      	adds	r3, r6, #1
 8012ec6:	4652      	mov	r2, sl
 8012ec8:	4313      	orrs	r3, r2
 8012eca:	433b      	orrs	r3, r7
 8012ecc:	d112      	bne.n	8012ef4 <__kernel_tan+0x64>
 8012ece:	ec4b ab10 	vmov	d0, sl, fp
 8012ed2:	f000 fb89 	bl	80135e8 <fabs>
 8012ed6:	49d3      	ldr	r1, [pc, #844]	; (8013224 <__kernel_tan+0x394>)
 8012ed8:	ec53 2b10 	vmov	r2, r3, d0
 8012edc:	2000      	movs	r0, #0
 8012ede:	f7ed fcb5 	bl	800084c <__aeabi_ddiv>
 8012ee2:	4682      	mov	sl, r0
 8012ee4:	468b      	mov	fp, r1
 8012ee6:	ec4b ab10 	vmov	d0, sl, fp
 8012eea:	b003      	add	sp, #12
 8012eec:	ecbd 8b06 	vpop	{d8-d10}
 8012ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ef4:	2e01      	cmp	r6, #1
 8012ef6:	d0f6      	beq.n	8012ee6 <__kernel_tan+0x56>
 8012ef8:	4642      	mov	r2, r8
 8012efa:	464b      	mov	r3, r9
 8012efc:	4650      	mov	r0, sl
 8012efe:	4659      	mov	r1, fp
 8012f00:	f7ed f9c4 	bl	800028c <__adddf3>
 8012f04:	4602      	mov	r2, r0
 8012f06:	460b      	mov	r3, r1
 8012f08:	460f      	mov	r7, r1
 8012f0a:	2000      	movs	r0, #0
 8012f0c:	49c6      	ldr	r1, [pc, #792]	; (8013228 <__kernel_tan+0x398>)
 8012f0e:	f7ed fc9d 	bl	800084c <__aeabi_ddiv>
 8012f12:	e9cd 0100 	strd	r0, r1, [sp]
 8012f16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f1a:	462e      	mov	r6, r5
 8012f1c:	4652      	mov	r2, sl
 8012f1e:	462c      	mov	r4, r5
 8012f20:	4630      	mov	r0, r6
 8012f22:	461d      	mov	r5, r3
 8012f24:	4639      	mov	r1, r7
 8012f26:	465b      	mov	r3, fp
 8012f28:	f7ed f9ae 	bl	8000288 <__aeabi_dsub>
 8012f2c:	4602      	mov	r2, r0
 8012f2e:	460b      	mov	r3, r1
 8012f30:	4640      	mov	r0, r8
 8012f32:	4649      	mov	r1, r9
 8012f34:	f7ed f9a8 	bl	8000288 <__aeabi_dsub>
 8012f38:	4632      	mov	r2, r6
 8012f3a:	462b      	mov	r3, r5
 8012f3c:	f7ed fb5c 	bl	80005f8 <__aeabi_dmul>
 8012f40:	4632      	mov	r2, r6
 8012f42:	4680      	mov	r8, r0
 8012f44:	4689      	mov	r9, r1
 8012f46:	462b      	mov	r3, r5
 8012f48:	4630      	mov	r0, r6
 8012f4a:	4639      	mov	r1, r7
 8012f4c:	f7ed fb54 	bl	80005f8 <__aeabi_dmul>
 8012f50:	4bb4      	ldr	r3, [pc, #720]	; (8013224 <__kernel_tan+0x394>)
 8012f52:	2200      	movs	r2, #0
 8012f54:	f7ed f99a 	bl	800028c <__adddf3>
 8012f58:	4602      	mov	r2, r0
 8012f5a:	460b      	mov	r3, r1
 8012f5c:	4640      	mov	r0, r8
 8012f5e:	4649      	mov	r1, r9
 8012f60:	f7ed f994 	bl	800028c <__adddf3>
 8012f64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f68:	f7ed fb46 	bl	80005f8 <__aeabi_dmul>
 8012f6c:	4622      	mov	r2, r4
 8012f6e:	462b      	mov	r3, r5
 8012f70:	f7ed f98c 	bl	800028c <__adddf3>
 8012f74:	e7b5      	b.n	8012ee2 <__kernel_tan+0x52>
 8012f76:	4bad      	ldr	r3, [pc, #692]	; (801322c <__kernel_tan+0x39c>)
 8012f78:	429f      	cmp	r7, r3
 8012f7a:	dd26      	ble.n	8012fca <__kernel_tan+0x13a>
 8012f7c:	9b00      	ldr	r3, [sp, #0]
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	da09      	bge.n	8012f96 <__kernel_tan+0x106>
 8012f82:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8012f86:	469b      	mov	fp, r3
 8012f88:	ee10 aa10 	vmov	sl, s0
 8012f8c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012f90:	ee11 8a10 	vmov	r8, s2
 8012f94:	4699      	mov	r9, r3
 8012f96:	4652      	mov	r2, sl
 8012f98:	465b      	mov	r3, fp
 8012f9a:	a183      	add	r1, pc, #524	; (adr r1, 80131a8 <__kernel_tan+0x318>)
 8012f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012fa0:	f7ed f972 	bl	8000288 <__aeabi_dsub>
 8012fa4:	4642      	mov	r2, r8
 8012fa6:	464b      	mov	r3, r9
 8012fa8:	4604      	mov	r4, r0
 8012faa:	460d      	mov	r5, r1
 8012fac:	a180      	add	r1, pc, #512	; (adr r1, 80131b0 <__kernel_tan+0x320>)
 8012fae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012fb2:	f7ed f969 	bl	8000288 <__aeabi_dsub>
 8012fb6:	4622      	mov	r2, r4
 8012fb8:	462b      	mov	r3, r5
 8012fba:	f7ed f967 	bl	800028c <__adddf3>
 8012fbe:	f04f 0800 	mov.w	r8, #0
 8012fc2:	4682      	mov	sl, r0
 8012fc4:	468b      	mov	fp, r1
 8012fc6:	f04f 0900 	mov.w	r9, #0
 8012fca:	4652      	mov	r2, sl
 8012fcc:	465b      	mov	r3, fp
 8012fce:	4650      	mov	r0, sl
 8012fd0:	4659      	mov	r1, fp
 8012fd2:	f7ed fb11 	bl	80005f8 <__aeabi_dmul>
 8012fd6:	4602      	mov	r2, r0
 8012fd8:	460b      	mov	r3, r1
 8012fda:	ec43 2b18 	vmov	d8, r2, r3
 8012fde:	f7ed fb0b 	bl	80005f8 <__aeabi_dmul>
 8012fe2:	ec53 2b18 	vmov	r2, r3, d8
 8012fe6:	4604      	mov	r4, r0
 8012fe8:	460d      	mov	r5, r1
 8012fea:	4650      	mov	r0, sl
 8012fec:	4659      	mov	r1, fp
 8012fee:	f7ed fb03 	bl	80005f8 <__aeabi_dmul>
 8012ff2:	a371      	add	r3, pc, #452	; (adr r3, 80131b8 <__kernel_tan+0x328>)
 8012ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ff8:	ec41 0b19 	vmov	d9, r0, r1
 8012ffc:	4620      	mov	r0, r4
 8012ffe:	4629      	mov	r1, r5
 8013000:	f7ed fafa 	bl	80005f8 <__aeabi_dmul>
 8013004:	a36e      	add	r3, pc, #440	; (adr r3, 80131c0 <__kernel_tan+0x330>)
 8013006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801300a:	f7ed f93f 	bl	800028c <__adddf3>
 801300e:	4622      	mov	r2, r4
 8013010:	462b      	mov	r3, r5
 8013012:	f7ed faf1 	bl	80005f8 <__aeabi_dmul>
 8013016:	a36c      	add	r3, pc, #432	; (adr r3, 80131c8 <__kernel_tan+0x338>)
 8013018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801301c:	f7ed f936 	bl	800028c <__adddf3>
 8013020:	4622      	mov	r2, r4
 8013022:	462b      	mov	r3, r5
 8013024:	f7ed fae8 	bl	80005f8 <__aeabi_dmul>
 8013028:	a369      	add	r3, pc, #420	; (adr r3, 80131d0 <__kernel_tan+0x340>)
 801302a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801302e:	f7ed f92d 	bl	800028c <__adddf3>
 8013032:	4622      	mov	r2, r4
 8013034:	462b      	mov	r3, r5
 8013036:	f7ed fadf 	bl	80005f8 <__aeabi_dmul>
 801303a:	a367      	add	r3, pc, #412	; (adr r3, 80131d8 <__kernel_tan+0x348>)
 801303c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013040:	f7ed f924 	bl	800028c <__adddf3>
 8013044:	4622      	mov	r2, r4
 8013046:	462b      	mov	r3, r5
 8013048:	f7ed fad6 	bl	80005f8 <__aeabi_dmul>
 801304c:	a364      	add	r3, pc, #400	; (adr r3, 80131e0 <__kernel_tan+0x350>)
 801304e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013052:	f7ed f91b 	bl	800028c <__adddf3>
 8013056:	ec53 2b18 	vmov	r2, r3, d8
 801305a:	f7ed facd 	bl	80005f8 <__aeabi_dmul>
 801305e:	a362      	add	r3, pc, #392	; (adr r3, 80131e8 <__kernel_tan+0x358>)
 8013060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013064:	ec41 0b1a 	vmov	d10, r0, r1
 8013068:	4620      	mov	r0, r4
 801306a:	4629      	mov	r1, r5
 801306c:	f7ed fac4 	bl	80005f8 <__aeabi_dmul>
 8013070:	a35f      	add	r3, pc, #380	; (adr r3, 80131f0 <__kernel_tan+0x360>)
 8013072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013076:	f7ed f909 	bl	800028c <__adddf3>
 801307a:	4622      	mov	r2, r4
 801307c:	462b      	mov	r3, r5
 801307e:	f7ed fabb 	bl	80005f8 <__aeabi_dmul>
 8013082:	a35d      	add	r3, pc, #372	; (adr r3, 80131f8 <__kernel_tan+0x368>)
 8013084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013088:	f7ed f900 	bl	800028c <__adddf3>
 801308c:	4622      	mov	r2, r4
 801308e:	462b      	mov	r3, r5
 8013090:	f7ed fab2 	bl	80005f8 <__aeabi_dmul>
 8013094:	a35a      	add	r3, pc, #360	; (adr r3, 8013200 <__kernel_tan+0x370>)
 8013096:	e9d3 2300 	ldrd	r2, r3, [r3]
 801309a:	f7ed f8f7 	bl	800028c <__adddf3>
 801309e:	4622      	mov	r2, r4
 80130a0:	462b      	mov	r3, r5
 80130a2:	f7ed faa9 	bl	80005f8 <__aeabi_dmul>
 80130a6:	a358      	add	r3, pc, #352	; (adr r3, 8013208 <__kernel_tan+0x378>)
 80130a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130ac:	f7ed f8ee 	bl	800028c <__adddf3>
 80130b0:	4622      	mov	r2, r4
 80130b2:	462b      	mov	r3, r5
 80130b4:	f7ed faa0 	bl	80005f8 <__aeabi_dmul>
 80130b8:	a355      	add	r3, pc, #340	; (adr r3, 8013210 <__kernel_tan+0x380>)
 80130ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130be:	f7ed f8e5 	bl	800028c <__adddf3>
 80130c2:	4602      	mov	r2, r0
 80130c4:	460b      	mov	r3, r1
 80130c6:	ec51 0b1a 	vmov	r0, r1, d10
 80130ca:	f7ed f8df 	bl	800028c <__adddf3>
 80130ce:	ec53 2b19 	vmov	r2, r3, d9
 80130d2:	f7ed fa91 	bl	80005f8 <__aeabi_dmul>
 80130d6:	4642      	mov	r2, r8
 80130d8:	464b      	mov	r3, r9
 80130da:	f7ed f8d7 	bl	800028c <__adddf3>
 80130de:	ec53 2b18 	vmov	r2, r3, d8
 80130e2:	f7ed fa89 	bl	80005f8 <__aeabi_dmul>
 80130e6:	4642      	mov	r2, r8
 80130e8:	464b      	mov	r3, r9
 80130ea:	f7ed f8cf 	bl	800028c <__adddf3>
 80130ee:	a34a      	add	r3, pc, #296	; (adr r3, 8013218 <__kernel_tan+0x388>)
 80130f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130f4:	4604      	mov	r4, r0
 80130f6:	460d      	mov	r5, r1
 80130f8:	ec51 0b19 	vmov	r0, r1, d9
 80130fc:	f7ed fa7c 	bl	80005f8 <__aeabi_dmul>
 8013100:	4622      	mov	r2, r4
 8013102:	462b      	mov	r3, r5
 8013104:	f7ed f8c2 	bl	800028c <__adddf3>
 8013108:	460b      	mov	r3, r1
 801310a:	ec41 0b18 	vmov	d8, r0, r1
 801310e:	4602      	mov	r2, r0
 8013110:	4659      	mov	r1, fp
 8013112:	4650      	mov	r0, sl
 8013114:	f7ed f8ba 	bl	800028c <__adddf3>
 8013118:	4b44      	ldr	r3, [pc, #272]	; (801322c <__kernel_tan+0x39c>)
 801311a:	429f      	cmp	r7, r3
 801311c:	4604      	mov	r4, r0
 801311e:	460d      	mov	r5, r1
 8013120:	f340 8086 	ble.w	8013230 <__kernel_tan+0x3a0>
 8013124:	4630      	mov	r0, r6
 8013126:	f7ed f9fd 	bl	8000524 <__aeabi_i2d>
 801312a:	4622      	mov	r2, r4
 801312c:	4680      	mov	r8, r0
 801312e:	4689      	mov	r9, r1
 8013130:	462b      	mov	r3, r5
 8013132:	4620      	mov	r0, r4
 8013134:	4629      	mov	r1, r5
 8013136:	f7ed fa5f 	bl	80005f8 <__aeabi_dmul>
 801313a:	4642      	mov	r2, r8
 801313c:	4606      	mov	r6, r0
 801313e:	460f      	mov	r7, r1
 8013140:	464b      	mov	r3, r9
 8013142:	4620      	mov	r0, r4
 8013144:	4629      	mov	r1, r5
 8013146:	f7ed f8a1 	bl	800028c <__adddf3>
 801314a:	4602      	mov	r2, r0
 801314c:	460b      	mov	r3, r1
 801314e:	4630      	mov	r0, r6
 8013150:	4639      	mov	r1, r7
 8013152:	f7ed fb7b 	bl	800084c <__aeabi_ddiv>
 8013156:	ec53 2b18 	vmov	r2, r3, d8
 801315a:	f7ed f895 	bl	8000288 <__aeabi_dsub>
 801315e:	4602      	mov	r2, r0
 8013160:	460b      	mov	r3, r1
 8013162:	4650      	mov	r0, sl
 8013164:	4659      	mov	r1, fp
 8013166:	f7ed f88f 	bl	8000288 <__aeabi_dsub>
 801316a:	4602      	mov	r2, r0
 801316c:	460b      	mov	r3, r1
 801316e:	f7ed f88d 	bl	800028c <__adddf3>
 8013172:	4602      	mov	r2, r0
 8013174:	460b      	mov	r3, r1
 8013176:	4640      	mov	r0, r8
 8013178:	4649      	mov	r1, r9
 801317a:	f7ed f885 	bl	8000288 <__aeabi_dsub>
 801317e:	9b00      	ldr	r3, [sp, #0]
 8013180:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8013184:	f00a 0a02 	and.w	sl, sl, #2
 8013188:	4604      	mov	r4, r0
 801318a:	f1ca 0001 	rsb	r0, sl, #1
 801318e:	460d      	mov	r5, r1
 8013190:	f7ed f9c8 	bl	8000524 <__aeabi_i2d>
 8013194:	4602      	mov	r2, r0
 8013196:	460b      	mov	r3, r1
 8013198:	4620      	mov	r0, r4
 801319a:	4629      	mov	r1, r5
 801319c:	f7ed fa2c 	bl	80005f8 <__aeabi_dmul>
 80131a0:	e69f      	b.n	8012ee2 <__kernel_tan+0x52>
 80131a2:	bf00      	nop
 80131a4:	f3af 8000 	nop.w
 80131a8:	54442d18 	.word	0x54442d18
 80131ac:	3fe921fb 	.word	0x3fe921fb
 80131b0:	33145c07 	.word	0x33145c07
 80131b4:	3c81a626 	.word	0x3c81a626
 80131b8:	74bf7ad4 	.word	0x74bf7ad4
 80131bc:	3efb2a70 	.word	0x3efb2a70
 80131c0:	32f0a7e9 	.word	0x32f0a7e9
 80131c4:	3f12b80f 	.word	0x3f12b80f
 80131c8:	1a8d1068 	.word	0x1a8d1068
 80131cc:	3f3026f7 	.word	0x3f3026f7
 80131d0:	fee08315 	.word	0xfee08315
 80131d4:	3f57dbc8 	.word	0x3f57dbc8
 80131d8:	e96e8493 	.word	0xe96e8493
 80131dc:	3f8226e3 	.word	0x3f8226e3
 80131e0:	1bb341fe 	.word	0x1bb341fe
 80131e4:	3faba1ba 	.word	0x3faba1ba
 80131e8:	db605373 	.word	0xdb605373
 80131ec:	bef375cb 	.word	0xbef375cb
 80131f0:	a03792a6 	.word	0xa03792a6
 80131f4:	3f147e88 	.word	0x3f147e88
 80131f8:	f2f26501 	.word	0xf2f26501
 80131fc:	3f4344d8 	.word	0x3f4344d8
 8013200:	c9560328 	.word	0xc9560328
 8013204:	3f6d6d22 	.word	0x3f6d6d22
 8013208:	8406d637 	.word	0x8406d637
 801320c:	3f9664f4 	.word	0x3f9664f4
 8013210:	1110fe7a 	.word	0x1110fe7a
 8013214:	3fc11111 	.word	0x3fc11111
 8013218:	55555563 	.word	0x55555563
 801321c:	3fd55555 	.word	0x3fd55555
 8013220:	3e2fffff 	.word	0x3e2fffff
 8013224:	3ff00000 	.word	0x3ff00000
 8013228:	bff00000 	.word	0xbff00000
 801322c:	3fe59427 	.word	0x3fe59427
 8013230:	2e01      	cmp	r6, #1
 8013232:	d02f      	beq.n	8013294 <__kernel_tan+0x404>
 8013234:	460f      	mov	r7, r1
 8013236:	4602      	mov	r2, r0
 8013238:	460b      	mov	r3, r1
 801323a:	4689      	mov	r9, r1
 801323c:	2000      	movs	r0, #0
 801323e:	4917      	ldr	r1, [pc, #92]	; (801329c <__kernel_tan+0x40c>)
 8013240:	f7ed fb04 	bl	800084c <__aeabi_ddiv>
 8013244:	2600      	movs	r6, #0
 8013246:	e9cd 0100 	strd	r0, r1, [sp]
 801324a:	4652      	mov	r2, sl
 801324c:	465b      	mov	r3, fp
 801324e:	4630      	mov	r0, r6
 8013250:	4639      	mov	r1, r7
 8013252:	f7ed f819 	bl	8000288 <__aeabi_dsub>
 8013256:	e9dd 4500 	ldrd	r4, r5, [sp]
 801325a:	4602      	mov	r2, r0
 801325c:	460b      	mov	r3, r1
 801325e:	ec51 0b18 	vmov	r0, r1, d8
 8013262:	f7ed f811 	bl	8000288 <__aeabi_dsub>
 8013266:	4632      	mov	r2, r6
 8013268:	462b      	mov	r3, r5
 801326a:	f7ed f9c5 	bl	80005f8 <__aeabi_dmul>
 801326e:	46b0      	mov	r8, r6
 8013270:	460f      	mov	r7, r1
 8013272:	4642      	mov	r2, r8
 8013274:	462b      	mov	r3, r5
 8013276:	4634      	mov	r4, r6
 8013278:	4649      	mov	r1, r9
 801327a:	4606      	mov	r6, r0
 801327c:	4640      	mov	r0, r8
 801327e:	f7ed f9bb 	bl	80005f8 <__aeabi_dmul>
 8013282:	4b07      	ldr	r3, [pc, #28]	; (80132a0 <__kernel_tan+0x410>)
 8013284:	2200      	movs	r2, #0
 8013286:	f7ed f801 	bl	800028c <__adddf3>
 801328a:	4602      	mov	r2, r0
 801328c:	460b      	mov	r3, r1
 801328e:	4630      	mov	r0, r6
 8013290:	4639      	mov	r1, r7
 8013292:	e665      	b.n	8012f60 <__kernel_tan+0xd0>
 8013294:	4682      	mov	sl, r0
 8013296:	468b      	mov	fp, r1
 8013298:	e625      	b.n	8012ee6 <__kernel_tan+0x56>
 801329a:	bf00      	nop
 801329c:	bff00000 	.word	0xbff00000
 80132a0:	3ff00000 	.word	0x3ff00000
 80132a4:	00000000 	.word	0x00000000

080132a8 <atan>:
 80132a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132ac:	ec55 4b10 	vmov	r4, r5, d0
 80132b0:	4bc3      	ldr	r3, [pc, #780]	; (80135c0 <atan+0x318>)
 80132b2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80132b6:	429e      	cmp	r6, r3
 80132b8:	46ab      	mov	fp, r5
 80132ba:	dd18      	ble.n	80132ee <atan+0x46>
 80132bc:	4bc1      	ldr	r3, [pc, #772]	; (80135c4 <atan+0x31c>)
 80132be:	429e      	cmp	r6, r3
 80132c0:	dc01      	bgt.n	80132c6 <atan+0x1e>
 80132c2:	d109      	bne.n	80132d8 <atan+0x30>
 80132c4:	b144      	cbz	r4, 80132d8 <atan+0x30>
 80132c6:	4622      	mov	r2, r4
 80132c8:	462b      	mov	r3, r5
 80132ca:	4620      	mov	r0, r4
 80132cc:	4629      	mov	r1, r5
 80132ce:	f7ec ffdd 	bl	800028c <__adddf3>
 80132d2:	4604      	mov	r4, r0
 80132d4:	460d      	mov	r5, r1
 80132d6:	e006      	b.n	80132e6 <atan+0x3e>
 80132d8:	f1bb 0f00 	cmp.w	fp, #0
 80132dc:	f300 8131 	bgt.w	8013542 <atan+0x29a>
 80132e0:	a59b      	add	r5, pc, #620	; (adr r5, 8013550 <atan+0x2a8>)
 80132e2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80132e6:	ec45 4b10 	vmov	d0, r4, r5
 80132ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132ee:	4bb6      	ldr	r3, [pc, #728]	; (80135c8 <atan+0x320>)
 80132f0:	429e      	cmp	r6, r3
 80132f2:	dc14      	bgt.n	801331e <atan+0x76>
 80132f4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80132f8:	429e      	cmp	r6, r3
 80132fa:	dc0d      	bgt.n	8013318 <atan+0x70>
 80132fc:	a396      	add	r3, pc, #600	; (adr r3, 8013558 <atan+0x2b0>)
 80132fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013302:	ee10 0a10 	vmov	r0, s0
 8013306:	4629      	mov	r1, r5
 8013308:	f7ec ffc0 	bl	800028c <__adddf3>
 801330c:	4baf      	ldr	r3, [pc, #700]	; (80135cc <atan+0x324>)
 801330e:	2200      	movs	r2, #0
 8013310:	f7ed fc02 	bl	8000b18 <__aeabi_dcmpgt>
 8013314:	2800      	cmp	r0, #0
 8013316:	d1e6      	bne.n	80132e6 <atan+0x3e>
 8013318:	f04f 3aff 	mov.w	sl, #4294967295
 801331c:	e02b      	b.n	8013376 <atan+0xce>
 801331e:	f000 f963 	bl	80135e8 <fabs>
 8013322:	4bab      	ldr	r3, [pc, #684]	; (80135d0 <atan+0x328>)
 8013324:	429e      	cmp	r6, r3
 8013326:	ec55 4b10 	vmov	r4, r5, d0
 801332a:	f300 80bf 	bgt.w	80134ac <atan+0x204>
 801332e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8013332:	429e      	cmp	r6, r3
 8013334:	f300 80a0 	bgt.w	8013478 <atan+0x1d0>
 8013338:	ee10 2a10 	vmov	r2, s0
 801333c:	ee10 0a10 	vmov	r0, s0
 8013340:	462b      	mov	r3, r5
 8013342:	4629      	mov	r1, r5
 8013344:	f7ec ffa2 	bl	800028c <__adddf3>
 8013348:	4ba0      	ldr	r3, [pc, #640]	; (80135cc <atan+0x324>)
 801334a:	2200      	movs	r2, #0
 801334c:	f7ec ff9c 	bl	8000288 <__aeabi_dsub>
 8013350:	2200      	movs	r2, #0
 8013352:	4606      	mov	r6, r0
 8013354:	460f      	mov	r7, r1
 8013356:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801335a:	4620      	mov	r0, r4
 801335c:	4629      	mov	r1, r5
 801335e:	f7ec ff95 	bl	800028c <__adddf3>
 8013362:	4602      	mov	r2, r0
 8013364:	460b      	mov	r3, r1
 8013366:	4630      	mov	r0, r6
 8013368:	4639      	mov	r1, r7
 801336a:	f7ed fa6f 	bl	800084c <__aeabi_ddiv>
 801336e:	f04f 0a00 	mov.w	sl, #0
 8013372:	4604      	mov	r4, r0
 8013374:	460d      	mov	r5, r1
 8013376:	4622      	mov	r2, r4
 8013378:	462b      	mov	r3, r5
 801337a:	4620      	mov	r0, r4
 801337c:	4629      	mov	r1, r5
 801337e:	f7ed f93b 	bl	80005f8 <__aeabi_dmul>
 8013382:	4602      	mov	r2, r0
 8013384:	460b      	mov	r3, r1
 8013386:	4680      	mov	r8, r0
 8013388:	4689      	mov	r9, r1
 801338a:	f7ed f935 	bl	80005f8 <__aeabi_dmul>
 801338e:	a374      	add	r3, pc, #464	; (adr r3, 8013560 <atan+0x2b8>)
 8013390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013394:	4606      	mov	r6, r0
 8013396:	460f      	mov	r7, r1
 8013398:	f7ed f92e 	bl	80005f8 <__aeabi_dmul>
 801339c:	a372      	add	r3, pc, #456	; (adr r3, 8013568 <atan+0x2c0>)
 801339e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133a2:	f7ec ff73 	bl	800028c <__adddf3>
 80133a6:	4632      	mov	r2, r6
 80133a8:	463b      	mov	r3, r7
 80133aa:	f7ed f925 	bl	80005f8 <__aeabi_dmul>
 80133ae:	a370      	add	r3, pc, #448	; (adr r3, 8013570 <atan+0x2c8>)
 80133b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133b4:	f7ec ff6a 	bl	800028c <__adddf3>
 80133b8:	4632      	mov	r2, r6
 80133ba:	463b      	mov	r3, r7
 80133bc:	f7ed f91c 	bl	80005f8 <__aeabi_dmul>
 80133c0:	a36d      	add	r3, pc, #436	; (adr r3, 8013578 <atan+0x2d0>)
 80133c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133c6:	f7ec ff61 	bl	800028c <__adddf3>
 80133ca:	4632      	mov	r2, r6
 80133cc:	463b      	mov	r3, r7
 80133ce:	f7ed f913 	bl	80005f8 <__aeabi_dmul>
 80133d2:	a36b      	add	r3, pc, #428	; (adr r3, 8013580 <atan+0x2d8>)
 80133d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133d8:	f7ec ff58 	bl	800028c <__adddf3>
 80133dc:	4632      	mov	r2, r6
 80133de:	463b      	mov	r3, r7
 80133e0:	f7ed f90a 	bl	80005f8 <__aeabi_dmul>
 80133e4:	a368      	add	r3, pc, #416	; (adr r3, 8013588 <atan+0x2e0>)
 80133e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133ea:	f7ec ff4f 	bl	800028c <__adddf3>
 80133ee:	4642      	mov	r2, r8
 80133f0:	464b      	mov	r3, r9
 80133f2:	f7ed f901 	bl	80005f8 <__aeabi_dmul>
 80133f6:	a366      	add	r3, pc, #408	; (adr r3, 8013590 <atan+0x2e8>)
 80133f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133fc:	4680      	mov	r8, r0
 80133fe:	4689      	mov	r9, r1
 8013400:	4630      	mov	r0, r6
 8013402:	4639      	mov	r1, r7
 8013404:	f7ed f8f8 	bl	80005f8 <__aeabi_dmul>
 8013408:	a363      	add	r3, pc, #396	; (adr r3, 8013598 <atan+0x2f0>)
 801340a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801340e:	f7ec ff3b 	bl	8000288 <__aeabi_dsub>
 8013412:	4632      	mov	r2, r6
 8013414:	463b      	mov	r3, r7
 8013416:	f7ed f8ef 	bl	80005f8 <__aeabi_dmul>
 801341a:	a361      	add	r3, pc, #388	; (adr r3, 80135a0 <atan+0x2f8>)
 801341c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013420:	f7ec ff32 	bl	8000288 <__aeabi_dsub>
 8013424:	4632      	mov	r2, r6
 8013426:	463b      	mov	r3, r7
 8013428:	f7ed f8e6 	bl	80005f8 <__aeabi_dmul>
 801342c:	a35e      	add	r3, pc, #376	; (adr r3, 80135a8 <atan+0x300>)
 801342e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013432:	f7ec ff29 	bl	8000288 <__aeabi_dsub>
 8013436:	4632      	mov	r2, r6
 8013438:	463b      	mov	r3, r7
 801343a:	f7ed f8dd 	bl	80005f8 <__aeabi_dmul>
 801343e:	a35c      	add	r3, pc, #368	; (adr r3, 80135b0 <atan+0x308>)
 8013440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013444:	f7ec ff20 	bl	8000288 <__aeabi_dsub>
 8013448:	4632      	mov	r2, r6
 801344a:	463b      	mov	r3, r7
 801344c:	f7ed f8d4 	bl	80005f8 <__aeabi_dmul>
 8013450:	4602      	mov	r2, r0
 8013452:	460b      	mov	r3, r1
 8013454:	4640      	mov	r0, r8
 8013456:	4649      	mov	r1, r9
 8013458:	f7ec ff18 	bl	800028c <__adddf3>
 801345c:	4622      	mov	r2, r4
 801345e:	462b      	mov	r3, r5
 8013460:	f7ed f8ca 	bl	80005f8 <__aeabi_dmul>
 8013464:	f1ba 3fff 	cmp.w	sl, #4294967295
 8013468:	4602      	mov	r2, r0
 801346a:	460b      	mov	r3, r1
 801346c:	d14b      	bne.n	8013506 <atan+0x25e>
 801346e:	4620      	mov	r0, r4
 8013470:	4629      	mov	r1, r5
 8013472:	f7ec ff09 	bl	8000288 <__aeabi_dsub>
 8013476:	e72c      	b.n	80132d2 <atan+0x2a>
 8013478:	ee10 0a10 	vmov	r0, s0
 801347c:	4b53      	ldr	r3, [pc, #332]	; (80135cc <atan+0x324>)
 801347e:	2200      	movs	r2, #0
 8013480:	4629      	mov	r1, r5
 8013482:	f7ec ff01 	bl	8000288 <__aeabi_dsub>
 8013486:	4b51      	ldr	r3, [pc, #324]	; (80135cc <atan+0x324>)
 8013488:	4606      	mov	r6, r0
 801348a:	460f      	mov	r7, r1
 801348c:	2200      	movs	r2, #0
 801348e:	4620      	mov	r0, r4
 8013490:	4629      	mov	r1, r5
 8013492:	f7ec fefb 	bl	800028c <__adddf3>
 8013496:	4602      	mov	r2, r0
 8013498:	460b      	mov	r3, r1
 801349a:	4630      	mov	r0, r6
 801349c:	4639      	mov	r1, r7
 801349e:	f7ed f9d5 	bl	800084c <__aeabi_ddiv>
 80134a2:	f04f 0a01 	mov.w	sl, #1
 80134a6:	4604      	mov	r4, r0
 80134a8:	460d      	mov	r5, r1
 80134aa:	e764      	b.n	8013376 <atan+0xce>
 80134ac:	4b49      	ldr	r3, [pc, #292]	; (80135d4 <atan+0x32c>)
 80134ae:	429e      	cmp	r6, r3
 80134b0:	da1d      	bge.n	80134ee <atan+0x246>
 80134b2:	ee10 0a10 	vmov	r0, s0
 80134b6:	4b48      	ldr	r3, [pc, #288]	; (80135d8 <atan+0x330>)
 80134b8:	2200      	movs	r2, #0
 80134ba:	4629      	mov	r1, r5
 80134bc:	f7ec fee4 	bl	8000288 <__aeabi_dsub>
 80134c0:	4b45      	ldr	r3, [pc, #276]	; (80135d8 <atan+0x330>)
 80134c2:	4606      	mov	r6, r0
 80134c4:	460f      	mov	r7, r1
 80134c6:	2200      	movs	r2, #0
 80134c8:	4620      	mov	r0, r4
 80134ca:	4629      	mov	r1, r5
 80134cc:	f7ed f894 	bl	80005f8 <__aeabi_dmul>
 80134d0:	4b3e      	ldr	r3, [pc, #248]	; (80135cc <atan+0x324>)
 80134d2:	2200      	movs	r2, #0
 80134d4:	f7ec feda 	bl	800028c <__adddf3>
 80134d8:	4602      	mov	r2, r0
 80134da:	460b      	mov	r3, r1
 80134dc:	4630      	mov	r0, r6
 80134de:	4639      	mov	r1, r7
 80134e0:	f7ed f9b4 	bl	800084c <__aeabi_ddiv>
 80134e4:	f04f 0a02 	mov.w	sl, #2
 80134e8:	4604      	mov	r4, r0
 80134ea:	460d      	mov	r5, r1
 80134ec:	e743      	b.n	8013376 <atan+0xce>
 80134ee:	462b      	mov	r3, r5
 80134f0:	ee10 2a10 	vmov	r2, s0
 80134f4:	4939      	ldr	r1, [pc, #228]	; (80135dc <atan+0x334>)
 80134f6:	2000      	movs	r0, #0
 80134f8:	f7ed f9a8 	bl	800084c <__aeabi_ddiv>
 80134fc:	f04f 0a03 	mov.w	sl, #3
 8013500:	4604      	mov	r4, r0
 8013502:	460d      	mov	r5, r1
 8013504:	e737      	b.n	8013376 <atan+0xce>
 8013506:	4b36      	ldr	r3, [pc, #216]	; (80135e0 <atan+0x338>)
 8013508:	4e36      	ldr	r6, [pc, #216]	; (80135e4 <atan+0x33c>)
 801350a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801350e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8013512:	e9da 2300 	ldrd	r2, r3, [sl]
 8013516:	f7ec feb7 	bl	8000288 <__aeabi_dsub>
 801351a:	4622      	mov	r2, r4
 801351c:	462b      	mov	r3, r5
 801351e:	f7ec feb3 	bl	8000288 <__aeabi_dsub>
 8013522:	4602      	mov	r2, r0
 8013524:	460b      	mov	r3, r1
 8013526:	e9d6 0100 	ldrd	r0, r1, [r6]
 801352a:	f7ec fead 	bl	8000288 <__aeabi_dsub>
 801352e:	f1bb 0f00 	cmp.w	fp, #0
 8013532:	4604      	mov	r4, r0
 8013534:	460d      	mov	r5, r1
 8013536:	f6bf aed6 	bge.w	80132e6 <atan+0x3e>
 801353a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801353e:	461d      	mov	r5, r3
 8013540:	e6d1      	b.n	80132e6 <atan+0x3e>
 8013542:	a51d      	add	r5, pc, #116	; (adr r5, 80135b8 <atan+0x310>)
 8013544:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013548:	e6cd      	b.n	80132e6 <atan+0x3e>
 801354a:	bf00      	nop
 801354c:	f3af 8000 	nop.w
 8013550:	54442d18 	.word	0x54442d18
 8013554:	bff921fb 	.word	0xbff921fb
 8013558:	8800759c 	.word	0x8800759c
 801355c:	7e37e43c 	.word	0x7e37e43c
 8013560:	e322da11 	.word	0xe322da11
 8013564:	3f90ad3a 	.word	0x3f90ad3a
 8013568:	24760deb 	.word	0x24760deb
 801356c:	3fa97b4b 	.word	0x3fa97b4b
 8013570:	a0d03d51 	.word	0xa0d03d51
 8013574:	3fb10d66 	.word	0x3fb10d66
 8013578:	c54c206e 	.word	0xc54c206e
 801357c:	3fb745cd 	.word	0x3fb745cd
 8013580:	920083ff 	.word	0x920083ff
 8013584:	3fc24924 	.word	0x3fc24924
 8013588:	5555550d 	.word	0x5555550d
 801358c:	3fd55555 	.word	0x3fd55555
 8013590:	2c6a6c2f 	.word	0x2c6a6c2f
 8013594:	bfa2b444 	.word	0xbfa2b444
 8013598:	52defd9a 	.word	0x52defd9a
 801359c:	3fadde2d 	.word	0x3fadde2d
 80135a0:	af749a6d 	.word	0xaf749a6d
 80135a4:	3fb3b0f2 	.word	0x3fb3b0f2
 80135a8:	fe231671 	.word	0xfe231671
 80135ac:	3fbc71c6 	.word	0x3fbc71c6
 80135b0:	9998ebc4 	.word	0x9998ebc4
 80135b4:	3fc99999 	.word	0x3fc99999
 80135b8:	54442d18 	.word	0x54442d18
 80135bc:	3ff921fb 	.word	0x3ff921fb
 80135c0:	440fffff 	.word	0x440fffff
 80135c4:	7ff00000 	.word	0x7ff00000
 80135c8:	3fdbffff 	.word	0x3fdbffff
 80135cc:	3ff00000 	.word	0x3ff00000
 80135d0:	3ff2ffff 	.word	0x3ff2ffff
 80135d4:	40038000 	.word	0x40038000
 80135d8:	3ff80000 	.word	0x3ff80000
 80135dc:	bff00000 	.word	0xbff00000
 80135e0:	080143c0 	.word	0x080143c0
 80135e4:	080143a0 	.word	0x080143a0

080135e8 <fabs>:
 80135e8:	ec51 0b10 	vmov	r0, r1, d0
 80135ec:	ee10 2a10 	vmov	r2, s0
 80135f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80135f4:	ec43 2b10 	vmov	d0, r2, r3
 80135f8:	4770      	bx	lr
 80135fa:	0000      	movs	r0, r0
 80135fc:	0000      	movs	r0, r0
	...

08013600 <floor>:
 8013600:	ec51 0b10 	vmov	r0, r1, d0
 8013604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013608:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801360c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013610:	2e13      	cmp	r6, #19
 8013612:	ee10 5a10 	vmov	r5, s0
 8013616:	ee10 8a10 	vmov	r8, s0
 801361a:	460c      	mov	r4, r1
 801361c:	dc32      	bgt.n	8013684 <floor+0x84>
 801361e:	2e00      	cmp	r6, #0
 8013620:	da14      	bge.n	801364c <floor+0x4c>
 8013622:	a333      	add	r3, pc, #204	; (adr r3, 80136f0 <floor+0xf0>)
 8013624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013628:	f7ec fe30 	bl	800028c <__adddf3>
 801362c:	2200      	movs	r2, #0
 801362e:	2300      	movs	r3, #0
 8013630:	f7ed fa72 	bl	8000b18 <__aeabi_dcmpgt>
 8013634:	b138      	cbz	r0, 8013646 <floor+0x46>
 8013636:	2c00      	cmp	r4, #0
 8013638:	da57      	bge.n	80136ea <floor+0xea>
 801363a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801363e:	431d      	orrs	r5, r3
 8013640:	d001      	beq.n	8013646 <floor+0x46>
 8013642:	4c2d      	ldr	r4, [pc, #180]	; (80136f8 <floor+0xf8>)
 8013644:	2500      	movs	r5, #0
 8013646:	4621      	mov	r1, r4
 8013648:	4628      	mov	r0, r5
 801364a:	e025      	b.n	8013698 <floor+0x98>
 801364c:	4f2b      	ldr	r7, [pc, #172]	; (80136fc <floor+0xfc>)
 801364e:	4137      	asrs	r7, r6
 8013650:	ea01 0307 	and.w	r3, r1, r7
 8013654:	4303      	orrs	r3, r0
 8013656:	d01f      	beq.n	8013698 <floor+0x98>
 8013658:	a325      	add	r3, pc, #148	; (adr r3, 80136f0 <floor+0xf0>)
 801365a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801365e:	f7ec fe15 	bl	800028c <__adddf3>
 8013662:	2200      	movs	r2, #0
 8013664:	2300      	movs	r3, #0
 8013666:	f7ed fa57 	bl	8000b18 <__aeabi_dcmpgt>
 801366a:	2800      	cmp	r0, #0
 801366c:	d0eb      	beq.n	8013646 <floor+0x46>
 801366e:	2c00      	cmp	r4, #0
 8013670:	bfbe      	ittt	lt
 8013672:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013676:	fa43 f606 	asrlt.w	r6, r3, r6
 801367a:	19a4      	addlt	r4, r4, r6
 801367c:	ea24 0407 	bic.w	r4, r4, r7
 8013680:	2500      	movs	r5, #0
 8013682:	e7e0      	b.n	8013646 <floor+0x46>
 8013684:	2e33      	cmp	r6, #51	; 0x33
 8013686:	dd0b      	ble.n	80136a0 <floor+0xa0>
 8013688:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801368c:	d104      	bne.n	8013698 <floor+0x98>
 801368e:	ee10 2a10 	vmov	r2, s0
 8013692:	460b      	mov	r3, r1
 8013694:	f7ec fdfa 	bl	800028c <__adddf3>
 8013698:	ec41 0b10 	vmov	d0, r0, r1
 801369c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136a0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80136a4:	f04f 33ff 	mov.w	r3, #4294967295
 80136a8:	fa23 f707 	lsr.w	r7, r3, r7
 80136ac:	4207      	tst	r7, r0
 80136ae:	d0f3      	beq.n	8013698 <floor+0x98>
 80136b0:	a30f      	add	r3, pc, #60	; (adr r3, 80136f0 <floor+0xf0>)
 80136b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136b6:	f7ec fde9 	bl	800028c <__adddf3>
 80136ba:	2200      	movs	r2, #0
 80136bc:	2300      	movs	r3, #0
 80136be:	f7ed fa2b 	bl	8000b18 <__aeabi_dcmpgt>
 80136c2:	2800      	cmp	r0, #0
 80136c4:	d0bf      	beq.n	8013646 <floor+0x46>
 80136c6:	2c00      	cmp	r4, #0
 80136c8:	da02      	bge.n	80136d0 <floor+0xd0>
 80136ca:	2e14      	cmp	r6, #20
 80136cc:	d103      	bne.n	80136d6 <floor+0xd6>
 80136ce:	3401      	adds	r4, #1
 80136d0:	ea25 0507 	bic.w	r5, r5, r7
 80136d4:	e7b7      	b.n	8013646 <floor+0x46>
 80136d6:	2301      	movs	r3, #1
 80136d8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80136dc:	fa03 f606 	lsl.w	r6, r3, r6
 80136e0:	4435      	add	r5, r6
 80136e2:	4545      	cmp	r5, r8
 80136e4:	bf38      	it	cc
 80136e6:	18e4      	addcc	r4, r4, r3
 80136e8:	e7f2      	b.n	80136d0 <floor+0xd0>
 80136ea:	2500      	movs	r5, #0
 80136ec:	462c      	mov	r4, r5
 80136ee:	e7aa      	b.n	8013646 <floor+0x46>
 80136f0:	8800759c 	.word	0x8800759c
 80136f4:	7e37e43c 	.word	0x7e37e43c
 80136f8:	bff00000 	.word	0xbff00000
 80136fc:	000fffff 	.word	0x000fffff

08013700 <nan>:
 8013700:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013708 <nan+0x8>
 8013704:	4770      	bx	lr
 8013706:	bf00      	nop
 8013708:	00000000 	.word	0x00000000
 801370c:	7ff80000 	.word	0x7ff80000

08013710 <scalbn>:
 8013710:	b570      	push	{r4, r5, r6, lr}
 8013712:	ec55 4b10 	vmov	r4, r5, d0
 8013716:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801371a:	4606      	mov	r6, r0
 801371c:	462b      	mov	r3, r5
 801371e:	b99a      	cbnz	r2, 8013748 <scalbn+0x38>
 8013720:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013724:	4323      	orrs	r3, r4
 8013726:	d036      	beq.n	8013796 <scalbn+0x86>
 8013728:	4b39      	ldr	r3, [pc, #228]	; (8013810 <scalbn+0x100>)
 801372a:	4629      	mov	r1, r5
 801372c:	ee10 0a10 	vmov	r0, s0
 8013730:	2200      	movs	r2, #0
 8013732:	f7ec ff61 	bl	80005f8 <__aeabi_dmul>
 8013736:	4b37      	ldr	r3, [pc, #220]	; (8013814 <scalbn+0x104>)
 8013738:	429e      	cmp	r6, r3
 801373a:	4604      	mov	r4, r0
 801373c:	460d      	mov	r5, r1
 801373e:	da10      	bge.n	8013762 <scalbn+0x52>
 8013740:	a32b      	add	r3, pc, #172	; (adr r3, 80137f0 <scalbn+0xe0>)
 8013742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013746:	e03a      	b.n	80137be <scalbn+0xae>
 8013748:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801374c:	428a      	cmp	r2, r1
 801374e:	d10c      	bne.n	801376a <scalbn+0x5a>
 8013750:	ee10 2a10 	vmov	r2, s0
 8013754:	4620      	mov	r0, r4
 8013756:	4629      	mov	r1, r5
 8013758:	f7ec fd98 	bl	800028c <__adddf3>
 801375c:	4604      	mov	r4, r0
 801375e:	460d      	mov	r5, r1
 8013760:	e019      	b.n	8013796 <scalbn+0x86>
 8013762:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013766:	460b      	mov	r3, r1
 8013768:	3a36      	subs	r2, #54	; 0x36
 801376a:	4432      	add	r2, r6
 801376c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013770:	428a      	cmp	r2, r1
 8013772:	dd08      	ble.n	8013786 <scalbn+0x76>
 8013774:	2d00      	cmp	r5, #0
 8013776:	a120      	add	r1, pc, #128	; (adr r1, 80137f8 <scalbn+0xe8>)
 8013778:	e9d1 0100 	ldrd	r0, r1, [r1]
 801377c:	da1c      	bge.n	80137b8 <scalbn+0xa8>
 801377e:	a120      	add	r1, pc, #128	; (adr r1, 8013800 <scalbn+0xf0>)
 8013780:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013784:	e018      	b.n	80137b8 <scalbn+0xa8>
 8013786:	2a00      	cmp	r2, #0
 8013788:	dd08      	ble.n	801379c <scalbn+0x8c>
 801378a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801378e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013792:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013796:	ec45 4b10 	vmov	d0, r4, r5
 801379a:	bd70      	pop	{r4, r5, r6, pc}
 801379c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80137a0:	da19      	bge.n	80137d6 <scalbn+0xc6>
 80137a2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80137a6:	429e      	cmp	r6, r3
 80137a8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80137ac:	dd0a      	ble.n	80137c4 <scalbn+0xb4>
 80137ae:	a112      	add	r1, pc, #72	; (adr r1, 80137f8 <scalbn+0xe8>)
 80137b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d1e2      	bne.n	801377e <scalbn+0x6e>
 80137b8:	a30f      	add	r3, pc, #60	; (adr r3, 80137f8 <scalbn+0xe8>)
 80137ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137be:	f7ec ff1b 	bl	80005f8 <__aeabi_dmul>
 80137c2:	e7cb      	b.n	801375c <scalbn+0x4c>
 80137c4:	a10a      	add	r1, pc, #40	; (adr r1, 80137f0 <scalbn+0xe0>)
 80137c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d0b8      	beq.n	8013740 <scalbn+0x30>
 80137ce:	a10e      	add	r1, pc, #56	; (adr r1, 8013808 <scalbn+0xf8>)
 80137d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80137d4:	e7b4      	b.n	8013740 <scalbn+0x30>
 80137d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80137da:	3236      	adds	r2, #54	; 0x36
 80137dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80137e0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80137e4:	4620      	mov	r0, r4
 80137e6:	4b0c      	ldr	r3, [pc, #48]	; (8013818 <scalbn+0x108>)
 80137e8:	2200      	movs	r2, #0
 80137ea:	e7e8      	b.n	80137be <scalbn+0xae>
 80137ec:	f3af 8000 	nop.w
 80137f0:	c2f8f359 	.word	0xc2f8f359
 80137f4:	01a56e1f 	.word	0x01a56e1f
 80137f8:	8800759c 	.word	0x8800759c
 80137fc:	7e37e43c 	.word	0x7e37e43c
 8013800:	8800759c 	.word	0x8800759c
 8013804:	fe37e43c 	.word	0xfe37e43c
 8013808:	c2f8f359 	.word	0xc2f8f359
 801380c:	81a56e1f 	.word	0x81a56e1f
 8013810:	43500000 	.word	0x43500000
 8013814:	ffff3cb0 	.word	0xffff3cb0
 8013818:	3c900000 	.word	0x3c900000

0801381c <_init>:
 801381c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801381e:	bf00      	nop
 8013820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013822:	bc08      	pop	{r3}
 8013824:	469e      	mov	lr, r3
 8013826:	4770      	bx	lr

08013828 <_fini>:
 8013828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801382a:	bf00      	nop
 801382c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801382e:	bc08      	pop	{r3}
 8013830:	469e      	mov	lr, r3
 8013832:	4770      	bx	lr
