/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p675vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 20399.110000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007240;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003241") ;
            }
            fall_power("scalar") {
                values ("0.003241") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007076;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003241") ;
            }
            fall_power("scalar") {
                values ("0.003241") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001673;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.143322, 1.166139, 1.194520, 1.244104, 1.329444" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003241") ;
            }
            fall_power("scalar") {
                values ("0.003241") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004024 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.216514, 0.241866, 0.273401, 0.328494, 0.423317" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.462730, 0.488082, 0.519617, 0.574710, 0.669532" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.270357, 1.295710, 1.327244, 1.382338, 1.477160" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.270360" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.607218") ;
            }
            fall_power("scalar") {
                values ("0.067469") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.553832") ;
            }
            fall_power("scalar") {
                values ("0.061537") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.580525") ;
            }
            fall_power("scalar") {
                values ("0.064503") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005028") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001832 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.351509, 0.375706, 0.409084, 0.473183, 0.585236",\
              "0.327414, 0.351611, 0.384990, 0.449088, 0.561141",\
              "0.297885, 0.322082, 0.355460, 0.419559, 0.531612",\
              "0.248726, 0.272923, 0.306301, 0.370400, 0.482452",\
              "0.170898, 0.195095, 0.228473, 0.292571, 0.404624"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.351509, 0.375706, 0.409084, 0.473183, 0.585236",\
              "0.327414, 0.351611, 0.384990, 0.449088, 0.561141",\
              "0.297885, 0.322082, 0.355460, 0.419559, 0.531612",\
              "0.248726, 0.272923, 0.306301, 0.370400, 0.482452",\
              "0.170898, 0.195095, 0.228473, 0.292571, 0.404624"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177036, 0.166551, 0.151510, 0.128195, 0.093378",\
              "0.210970, 0.200486, 0.185444, 0.162129, 0.127313",\
              "0.253719, 0.243234, 0.228192, 0.204877, 0.170061",\
              "0.327914, 0.317429, 0.302387, 0.279072, 0.244256",\
              "0.455186, 0.444701, 0.429660, 0.406345, 0.371528"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.177036, 0.166551, 0.151510, 0.128195, 0.093378",\
              "0.210970, 0.200486, 0.185444, 0.162129, 0.127313",\
              "0.253719, 0.243234, 0.228192, 0.204877, 0.170061",\
              "0.327914, 0.317429, 0.302387, 0.279072, 0.244256",\
              "0.455186, 0.444701, 0.429660, 0.406345, 0.371528"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003241") ;
            }
            fall_power("scalar") {
                values ("0.003241") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001391 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.253908, 0.277278, 0.308824, 0.367171, 0.471518",\
              "0.229738, 0.253109, 0.284655, 0.343001, 0.447348",\
              "0.199204, 0.222574, 0.254120, 0.312466, 0.416814",\
              "0.146230, 0.169600, 0.201146, 0.259492, 0.363840",\
              "0.055044, 0.078414, 0.109960, 0.168306, 0.272654"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.253908, 0.277278, 0.308824, 0.367171, 0.471518",\
              "0.229738, 0.253109, 0.284655, 0.343001, 0.447348",\
              "0.199204, 0.222574, 0.254120, 0.312466, 0.416814",\
              "0.146230, 0.169600, 0.201146, 0.259492, 0.363840",\
              "0.055044, 0.078414, 0.109960, 0.168306, 0.272654"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.349664, 0.339551, 0.325484, 0.301746, 0.267490",\
              "0.383599, 0.373486, 0.359419, 0.335681, 0.301425",\
              "0.426347, 0.416234, 0.402167, 0.378429, 0.344173",\
              "0.500542, 0.490429, 0.476362, 0.452624, 0.418368",\
              "0.635596, 0.624471, 0.608998, 0.582886, 0.545640"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.349664, 0.339551, 0.325484, 0.301746, 0.267490",\
              "0.383599, 0.373486, 0.359419, 0.335681, 0.301425",\
              "0.426347, 0.416234, 0.402167, 0.378429, 0.344173",\
              "0.500542, 0.490429, 0.476362, 0.452624, 0.418368",\
              "0.635596, 0.624471, 0.608998, 0.582886, 0.545640"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.026076") ;
            }
            fall_power("scalar") {
                values ("0.026076") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001568 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.184266, 0.210926, 0.245519, 0.313202, 0.433633",\
              "0.160097, 0.186756, 0.221349, 0.289032, 0.409464",\
              "0.129562, 0.156222, 0.190814, 0.258497, 0.378929",\
              "0.076589, 0.103248, 0.137840, 0.205523, 0.325955",\
              "0.000000, 0.012062, 0.046654, 0.114337, 0.234769"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.184266, 0.210926, 0.245519, 0.313202, 0.433633",\
              "0.160097, 0.186756, 0.221349, 0.289032, 0.409464",\
              "0.129562, 0.156222, 0.190814, 0.258497, 0.378929",\
              "0.076589, 0.103248, 0.137840, 0.205523, 0.325955",\
              "0.000000, 0.012062, 0.046654, 0.114337, 0.234769"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.416750, 0.390002, 0.355274, 0.288496, 0.183020",\
              "0.440989, 0.414241, 0.379513, 0.312735, 0.207259",\
              "0.471523, 0.444775, 0.410048, 0.343269, 0.237793",\
              "0.524519, 0.497771, 0.463044, 0.396265, 0.290790",\
              "0.621971, 0.592549, 0.554349, 0.487174, 0.381699"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.416750, 0.390002, 0.355274, 0.288496, 0.183020",\
              "0.440989, 0.414241, 0.379513, 0.312735, 0.207259",\
              "0.471523, 0.444775, 0.410048, 0.343269, 0.237793",\
              "0.524519, 0.497771, 0.463044, 0.396265, 0.290790",\
              "0.621971, 0.592549, 0.554349, 0.487174, 0.381699"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007254") ;
            }
            fall_power("scalar") {
                values ("0.007254") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001590 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.210249, 0.238075, 0.273421, 0.340734, 0.459614",\
              "0.186153, 0.213980, 0.249327, 0.316638, 0.435520",\
              "0.156623, 0.184451, 0.219798, 0.287110, 0.405990",\
              "0.107465, 0.135293, 0.170638, 0.237950, 0.356832",\
              "0.029637, 0.057465, 0.092810, 0.160122, 0.279004"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.210249, 0.238075, 0.273421, 0.340734, 0.459614",\
              "0.186153, 0.213980, 0.249327, 0.316638, 0.435520",\
              "0.156623, 0.184451, 0.219798, 0.287110, 0.405990",\
              "0.107465, 0.135293, 0.170638, 0.237950, 0.356832",\
              "0.029637, 0.057465, 0.092810, 0.160122, 0.279004"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.339164, 0.314432, 0.282388, 0.224914, 0.122706",\
              "0.363403, 0.338671, 0.306627, 0.249153, 0.146945",\
              "0.393937, 0.369205, 0.337161, 0.279687, 0.177480",\
              "0.446934, 0.422201, 0.390157, 0.332684, 0.230476",\
              "0.537842, 0.513110, 0.481066, 0.423593, 0.321385"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.339164, 0.314432, 0.282388, 0.224914, 0.122706",\
              "0.363403, 0.338671, 0.306627, 0.249153, 0.146945",\
              "0.393937, 0.369205, 0.337161, 0.279687, 0.177480",\
              "0.446934, 0.422201, 0.390157, 0.332684, 0.230476",\
              "0.537842, 0.513110, 0.481066, 0.423593, 0.321385"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005165") ;
            }
            fall_power("scalar") {
                values ("0.005165") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004013 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.105081" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.429196, 0.440336, 0.448849, 0.459403, 0.473457" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.953087, 0.964228, 0.972740, 0.983294, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.953087, 0.964228, 0.972740, 0.983294, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.953087" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.344681") ;
            }
            fall_power("scalar") {
                values ("0.517020") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005455") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001818 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.390434, 0.416410, 0.449081, 0.512455, 0.624904",\
              "0.362631, 0.388607, 0.421278, 0.484653, 0.597101",\
              "0.332813, 0.358789, 0.391460, 0.454835, 0.567283",\
              "0.282744, 0.308720, 0.341392, 0.404766, 0.517214",\
              "0.197849, 0.223824, 0.256496, 0.319870, 0.432319"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.390434, 0.416410, 0.449081, 0.512455, 0.624904",\
              "0.362631, 0.388607, 0.421278, 0.484653, 0.597101",\
              "0.332813, 0.358789, 0.391460, 0.454835, 0.567283",\
              "0.282744, 0.308720, 0.341392, 0.404766, 0.517214",\
              "0.197849, 0.223824, 0.256496, 0.319870, 0.432319"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.168160, 0.157631, 0.142759, 0.118825, 0.083787",\
              "0.183477, 0.172948, 0.158075, 0.134141, 0.099104",\
              "0.195551, 0.185022, 0.170150, 0.146215, 0.111178",\
              "0.209798, 0.199269, 0.184396, 0.160462, 0.125425",\
              "0.229611, 0.219082, 0.204209, 0.180275, 0.145238"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.168160, 0.157631, 0.142759, 0.118825, 0.083787",\
              "0.183477, 0.172948, 0.158075, 0.134141, 0.099104",\
              "0.195551, 0.185022, 0.170150, 0.146215, 0.111178",\
              "0.209798, 0.199269, 0.184396, 0.160462, 0.125425",\
              "0.229611, 0.219082, 0.204209, 0.180275, 0.145238"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003638") ;
            }
            fall_power("scalar") {
                values ("0.003638") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001393 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.248711, 0.266900, 0.289190, 0.323787, 0.374372",\
              "0.237745, 0.255933, 0.278224, 0.312821, 0.363406",\
              "0.229286, 0.247474, 0.269765, 0.304361, 0.354947",\
              "0.218901, 0.237089, 0.259379, 0.293976, 0.344561",\
              "0.204790, 0.222979, 0.245269, 0.279866, 0.330451"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.248711, 0.266900, 0.289190, 0.323787, 0.374372",\
              "0.237745, 0.255933, 0.278224, 0.312821, 0.363406",\
              "0.229286, 0.247474, 0.269765, 0.304361, 0.354947",\
              "0.218901, 0.237089, 0.259379, 0.293976, 0.344561",\
              "0.204790, 0.222979, 0.245269, 0.279866, 0.330451"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180531, 0.172159, 0.164631, 0.152419, 0.136634",\
              "0.195848, 0.187476, 0.179948, 0.167736, 0.151951",\
              "0.207922, 0.199550, 0.192022, 0.179810, 0.164025",\
              "0.222169, 0.213797, 0.206269, 0.194057, 0.178272",\
              "0.241982, 0.233610, 0.226082, 0.213870, 0.198085"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180531, 0.172159, 0.164631, 0.152419, 0.136634",\
              "0.195848, 0.187476, 0.179948, 0.167736, 0.151951",\
              "0.207922, 0.199550, 0.192022, 0.179810, 0.164025",\
              "0.222169, 0.213797, 0.206269, 0.194057, 0.178272",\
              "0.241982, 0.233610, 0.226082, 0.213870, 0.198085"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.026076") ;
            }
            fall_power("scalar") {
                values ("0.026076") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.461395, 0.514907, 0.566924, 0.665786, 0.858272",\
              "0.472535, 0.526047, 0.578064, 0.676926, 0.869411",\
              "0.481048, 0.534560, 0.586576, 0.685438, 0.877924",\
              "0.491601, 0.545114, 0.597130, 0.695992, 0.888478",\
              "0.505655, 0.559167, 0.611184, 0.710046, 0.902532"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.461395, 0.514907, 0.566924, 0.665786, 0.858272",\
              "0.472535, 0.526047, 0.578064, 0.676926, 0.869411",\
              "0.481048, 0.534560, 0.586576, 0.685438, 0.877924",\
              "0.491601, 0.545114, 0.597130, 0.695992, 0.888478",\
              "0.505655, 0.559167, 0.611184, 0.710046, 0.902532"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.282477, 0.315220, 0.346643, 0.410428, 0.530196",\
              "0.293086, 0.325829, 0.357252, 0.421038, 0.540806",\
              "0.301193, 0.333936, 0.365360, 0.429145, 0.548913",\
              "0.311245, 0.343988, 0.375411, 0.439196, 0.558964",\
              "0.324629, 0.357372, 0.388795, 0.452581, 0.572349"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.282477, 0.315220, 0.346643, 0.410428, 0.530196",\
              "0.293086, 0.325829, 0.357252, 0.421038, 0.540806",\
              "0.301193, 0.333936, 0.365360, 0.429145, 0.548913",\
              "0.311245, 0.343988, 0.375411, 0.439196, 0.558964",\
              "0.324629, 0.357372, 0.388795, 0.452581, 0.572349"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.034923, 0.111593, 0.199236, 0.372555, 0.738941" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.034923, 0.111593, 0.199236, 0.372555, 0.738941" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.025754, 0.078394, 0.136690, 0.251568, 0.480234" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.025754, 0.078394, 0.136690, 0.251568, 0.480234" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002709, 0.002709, 0.002709, 0.002709, 0.002709") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.043597;
  }
  


}   /* cell() */

}   /* library() */

