{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689108587569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689108587569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 21:49:47 2023 " "Processing started: Tue Jul 11 21:49:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689108587569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108587569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ada_hsmc -c ada_hsmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ada_hsmc -c ada_hsmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108587569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689108589399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689108589399 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps.qsys " "Elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108593547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Loading ada_hsmc/hps.qsys " "2023.07.11.21:49:55 Progress: Loading ada_hsmc/hps.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Reading input file " "2023.07.11.21:49:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.07.11.21:49:55 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Parameterizing module clk_0 " "2023.07.11.21:49:55 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Adding data_in_cumsum \[altera_avalon_pio 22.1\] " "2023.07.11.21:49:55 Progress: Adding data_in_cumsum \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Parameterizing module data_in_cumsum " "2023.07.11.21:49:55 Progress: Parameterizing module data_in_cumsum" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Adding data_in_exptime \[altera_avalon_pio 22.1\] " "2023.07.11.21:49:55 Progress: Adding data_in_exptime \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Parameterizing module data_in_exptime " "2023.07.11.21:49:55 Progress: Parameterizing module data_in_exptime" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Adding data_in_readbuffer \[altera_avalon_pio 22.1\] " "2023.07.11.21:49:55 Progress: Adding data_in_readbuffer \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Parameterizing module data_in_readbuffer " "2023.07.11.21:49:55 Progress: Parameterizing module data_in_readbuffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Adding data_in_samples \[altera_avalon_pio 22.1\] " "2023.07.11.21:49:55 Progress: Adding data_in_samples \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Parameterizing module data_in_samples " "2023.07.11.21:49:55 Progress: Parameterizing module data_in_samples" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Adding data_in_trigger \[altera_avalon_pio 22.1\] " "2023.07.11.21:49:55 Progress: Adding data_in_trigger \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Parameterizing module data_in_trigger " "2023.07.11.21:49:55 Progress: Parameterizing module data_in_trigger" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Adding data_out_readpointer \[altera_avalon_pio 22.1\] " "2023.07.11.21:49:55 Progress: Adding data_out_readpointer \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Parameterizing module data_out_readpointer " "2023.07.11.21:49:55 Progress: Parameterizing module data_out_readpointer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:55 Progress: Adding hps_0 \[altera_hps 22.1\] " "2023.07.11.21:49:55 Progress: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108595757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:56 Progress: Parameterizing module hps_0 " "2023.07.11.21:49:56 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108596276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:56 Progress: Adding led \[altera_avalon_pio 22.1\] " "2023.07.11.21:49:56 Progress: Adding led \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108596287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:56 Progress: Parameterizing module led " "2023.07.11.21:49:56 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108596287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:56 Progress: Building connections " "2023.07.11.21:49:56 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108596288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:56 Progress: Parameterizing connections " "2023.07.11.21:49:56 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108596298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:49:56 Progress: Validating " "2023.07.11.21:49:56 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108596299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.11.21:50:01 Progress: Done reading input file " "2023.07.11.21:50:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108601999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.data_in_cumsum: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.data_in_cumsum: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.data_in_exptime: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.data_in_exptime: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.data_in_readbuffer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.data_in_readbuffer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.data_in_samples: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.data_in_samples: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.data_in_trigger: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.data_in_trigger: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603559 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603559 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108603559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Generating hps \"hps\" for QUARTUS_SYNTH " "Hps: Generating hps \"hps\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108604613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_cumsum: Starting RTL generation for module 'hps_data_in_cumsum' " "Data_in_cumsum: Starting RTL generation for module 'hps_data_in_cumsum'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_cumsum:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_in_cumsum --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0002_data_in_cumsum_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0002_data_in_cumsum_gen//hps_data_in_cumsum_component_configuration.pl  --do_build_sim=0  \] " "Data_in_cumsum:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_in_cumsum --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0002_data_in_cumsum_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0002_data_in_cumsum_gen//hps_data_in_cumsum_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_cumsum: Done RTL generation for module 'hps_data_in_cumsum' " "Data_in_cumsum: Done RTL generation for module 'hps_data_in_cumsum'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_cumsum: \"hps\" instantiated altera_avalon_pio \"data_in_cumsum\" " "Data_in_cumsum: \"hps\" instantiated altera_avalon_pio \"data_in_cumsum\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_exptime: Starting RTL generation for module 'hps_data_in_exptime' " "Data_in_exptime: Starting RTL generation for module 'hps_data_in_exptime'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_exptime:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_in_exptime --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0003_data_in_exptime_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0003_data_in_exptime_gen//hps_data_in_exptime_component_configuration.pl  --do_build_sim=0  \] " "Data_in_exptime:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_in_exptime --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0003_data_in_exptime_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0003_data_in_exptime_gen//hps_data_in_exptime_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_exptime: Done RTL generation for module 'hps_data_in_exptime' " "Data_in_exptime: Done RTL generation for module 'hps_data_in_exptime'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_exptime: \"hps\" instantiated altera_avalon_pio \"data_in_exptime\" " "Data_in_exptime: \"hps\" instantiated altera_avalon_pio \"data_in_exptime\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_samples: Starting RTL generation for module 'hps_data_in_samples' " "Data_in_samples: Starting RTL generation for module 'hps_data_in_samples'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_samples:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_in_samples --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0004_data_in_samples_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0004_data_in_samples_gen//hps_data_in_samples_component_configuration.pl  --do_build_sim=0  \] " "Data_in_samples:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_in_samples --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0004_data_in_samples_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0004_data_in_samples_gen//hps_data_in_samples_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108610935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_samples: Done RTL generation for module 'hps_data_in_samples' " "Data_in_samples: Done RTL generation for module 'hps_data_in_samples'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_samples: \"hps\" instantiated altera_avalon_pio \"data_in_samples\" " "Data_in_samples: \"hps\" instantiated altera_avalon_pio \"data_in_samples\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_trigger: Starting RTL generation for module 'hps_data_in_trigger' " "Data_in_trigger: Starting RTL generation for module 'hps_data_in_trigger'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_trigger:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_in_trigger --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0005_data_in_trigger_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0005_data_in_trigger_gen//hps_data_in_trigger_component_configuration.pl  --do_build_sim=0  \] " "Data_in_trigger:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_in_trigger --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0005_data_in_trigger_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0005_data_in_trigger_gen//hps_data_in_trigger_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_trigger: Done RTL generation for module 'hps_data_in_trigger' " "Data_in_trigger: Done RTL generation for module 'hps_data_in_trigger'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_in_trigger: \"hps\" instantiated altera_avalon_pio \"data_in_trigger\" " "Data_in_trigger: \"hps\" instantiated altera_avalon_pio \"data_in_trigger\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out_readpointer: Starting RTL generation for module 'hps_data_out_readpointer' " "Data_out_readpointer: Starting RTL generation for module 'hps_data_out_readpointer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out_readpointer:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_out_readpointer --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0006_data_out_readpointer_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0006_data_out_readpointer_gen//hps_data_out_readpointer_component_configuration.pl  --do_build_sim=0  \] " "Data_out_readpointer:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_data_out_readpointer --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0006_data_out_readpointer_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0006_data_out_readpointer_gen//hps_data_out_readpointer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out_readpointer: Done RTL generation for module 'hps_data_out_readpointer' " "Data_out_readpointer: Done RTL generation for module 'hps_data_out_readpointer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_out_readpointer: \"hps\" instantiated altera_avalon_pio \"data_out_readpointer\" " "Data_out_readpointer: \"hps\" instantiated altera_avalon_pio \"data_out_readpointer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611897 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611898 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108611898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108613513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'hps_led' " "Led: Starting RTL generation for module 'hps_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108613517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_led --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0007_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0007_led_gen//hps_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_led --dir=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0007_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/joaot/AppData/Local/Temp/alt9549_5998509116326545729.dir/0007_led_gen//hps_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108613517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'hps_led' " "Led: Done RTL generation for module 'hps_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108613622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"hps\" instantiated altera_avalon_pio \"led\" " "Led: \"hps\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108613623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108615717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108615918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108616099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108616274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108616455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108616660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108616838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_s1_translator\" " "Led_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_s1_agent\" " "Led_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_s1_agent_rsp_fifo\" " "Led_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_s1_burst_adapter\" " "Led_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108618939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108619572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108628488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108628500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Done \"hps\" with 27 modules, 84 files " "Hps: Done \"hps\" with 27 modules, 84 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108628501 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps.qsys " "Finished elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108629566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_65.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_65.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_65 " "Found entity 1: pll_65" {  } { { "pll_65.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_65.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_65/pll_65_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_65/pll_65_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_65_0002 " "Found entity 1: pll_65_0002" {  } { { "pll_65/pll_65_0002.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_65/pll_65_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631741 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 thdb_ada.v(70) " "Verilog HDL Attribute warning at thdb_ada.v(70): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "thdb_ada.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/thdb_ada.v" 70 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1689108631742 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 thdb_ada.v(71) " "Verilog HDL Attribute warning at thdb_ada.v(71): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "thdb_ada.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/thdb_ada.v" 71 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1689108631742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thdb_ada.v 1 1 " "Found 1 design units, including 1 entities, in source file thdb_ada.v" { { "Info" "ISGN_ENTITY_NAME" "1 THDB_ADA " "Found entity 1: THDB_ADA" {  } { { "thdb_ada.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/thdb_ada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "counter.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cumulative_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file cumulative_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CUMULATIVE_ADDER " "Found entity 1: CUMULATIVE_ADDER" {  } { { "cumulative_adder.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/cumulative_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOWNSAMPLER " "Found entity 1: DOWNSAMPLER" {  } { { "downsampler.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/downsampler.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file led_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_UPDATER " "Found entity 1: LED_UPDATER" {  } { { "led_updater.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/led_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_51_20.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_51_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_51_20 " "Found entity 1: pll_51_20" {  } { { "pll_51_20.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_51_20.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_51_20/pll_51_20_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_51_20/pll_51_20_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_51_20_0002 " "Found entity 1: pll_51_20_0002" {  } { { "pll_51_20/pll_51_20_0002.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_51_20/pll_51_20_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANDOM_GENERATOR " "Found entity 1: RANDOM_GENERATOR" {  } { { "random_generator.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps " "Found entity 1: hps" {  } { { "db/ip/hps/hps.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631763 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631768 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631768 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631768 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631768 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689108631771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631774 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689108631781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_data_in_cumsum.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_data_in_cumsum.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_data_in_cumsum " "Found entity 1: hps_data_in_cumsum" {  } { { "db/ip/hps/submodules/hps_data_in_cumsum.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_data_in_cumsum.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_data_in_exptime.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_data_in_exptime.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_data_in_exptime " "Found entity 1: hps_data_in_exptime" {  } { { "db/ip/hps/submodules/hps_data_in_exptime.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_data_in_exptime.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_data_in_samples.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_data_in_samples.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_data_in_samples " "Found entity 1: hps_data_in_samples" {  } { { "db/ip/hps/submodules/hps_data_in_samples.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_data_in_samples.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_data_in_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_data_in_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_data_in_trigger " "Found entity 1: hps_data_in_trigger" {  } { { "db/ip/hps/submodules/hps_data_in_trigger.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_data_in_trigger.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_data_out_readpointer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_data_out_readpointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_data_out_readpointer " "Found entity 1: hps_data_out_readpointer" {  } { { "db/ip/hps/submodules/hps_data_out_readpointer.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_data_out_readpointer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0 " "Found entity 1: hps_hps_0" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_fpga_interfaces " "Found entity 1: hps_hps_0_fpga_interfaces" {  } { { "db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_hps_io " "Found entity 1: hps_hps_0_hps_io" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_hps_io_border " "Found entity 1: hps_hps_0_hps_io_border" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_led " "Found entity 1: hps_led" {  } { { "db/ip/hps/submodules/hps_led.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0 " "Found entity 1: hps_mm_interconnect_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_demux " "Found entity 1: hps_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_mux " "Found entity 1: hps_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689108631799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689108631799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_default_decode " "Found entity 1: hps_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631800 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router " "Found entity 2: hps_mm_interconnect_0_router" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689108631800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689108631800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631801 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_002 " "Found entity 2: hps_mm_interconnect_0_router_002" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_demux " "Found entity 1: hps_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_mux " "Found entity 1: hps_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps/submodules/hps_sdram.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108631837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108631837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ada_hsmc.v 1 1 " "Using design file ada_hsmc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ada_hsmc " "Found entity 1: ada_hsmc" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108631916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689108631916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_65 ada_hsmc.v(228) " "Verilog HDL Implicit Net warning at ada_hsmc.v(228): created implicit net for \"CLK_65\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108631916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OVERSAMPLING ada_hsmc.v(234) " "Verilog HDL Implicit Net warning at ada_hsmc.v(234): created implicit net for \"CLK_OVERSAMPLING\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108631916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "POWER_ON ada_hsmc.v(255) " "Verilog HDL Implicit Net warning at ada_hsmc.v(255): created implicit net for \"POWER_ON\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108631916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ada_hsmc " "Elaborating entity \"ada_hsmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689108631919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_buffer ada_hsmc.v(153) " "Verilog HDL or VHDL warning at ada_hsmc.v(153): object \"data_buffer\" assigned a value but never read" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689108631924 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ada_hsmc.v(348) " "Verilog HDL assignment warning at ada_hsmc.v(348): truncated value with size 32 to match size of target (9)" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108631989 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ada_hsmc.v(370) " "Verilog HDL assignment warning at ada_hsmc.v(370): truncated value with size 32 to match size of target (9)" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632010 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ada_hsmc.v(407) " "Verilog HDL assignment warning at ada_hsmc.v(407): truncated value with size 32 to match size of target (10)" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632231 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ada_hsmc.v(21) " "Output port \"LEDR\" at ada_hsmc.v(21) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ada_hsmc.v(24) " "Output port \"HEX0\" at ada_hsmc.v(24) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ada_hsmc.v(25) " "Output port \"HEX1\" at ada_hsmc.v(25) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ada_hsmc.v(26) " "Output port \"HEX2\" at ada_hsmc.v(26) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ada_hsmc.v(27) " "Output port \"HEX3\" at ada_hsmc.v(27) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ada_hsmc.v(28) " "Output port \"HEX4\" at ada_hsmc.v(28) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ada_hsmc.v(29) " "Output port \"HEX5\" at ada_hsmc.v(29) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_DCLK ada_hsmc.v(59) " "Output port \"HPS_FLASH_DCLK\" at ada_hsmc.v(59) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_NCSO ada_hsmc.v(60) " "Output port \"HPS_FLASH_NCSO\" at ada_hsmc.v(60) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_LCM_SPIM_CLK ada_hsmc.v(71) " "Output port \"HPS_LCM_SPIM_CLK\" at ada_hsmc.v(71) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_LCM_SPIM_MOSI ada_hsmc.v(73) " "Output port \"HPS_LCM_SPIM_MOSI\" at ada_hsmc.v(73) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_LCM_SPIM_SS ada_hsmc.v(74) " "Output port \"HPS_LCM_SPIM_SS\" at ada_hsmc.v(74) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632348 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK ada_hsmc.v(80) " "Output port \"HPS_SPIM_CLK\" at ada_hsmc.v(80) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632349 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI ada_hsmc.v(82) " "Output port \"HPS_SPIM_MOSI\" at ada_hsmc.v(82) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632349 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_SS ada_hsmc.v(83) " "Output port \"HPS_SPIM_SS\" at ada_hsmc.v(83) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632349 "|ada_hsmc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADA_SCL ada_hsmc.v(93) " "Output port \"ADA_SCL\" at ada_hsmc.v(93) has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632349 "|ada_hsmc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps hps:u0 " "Elaborating entity \"hps\" for hierarchy \"hps:u0\"" {  } { { "ada_hsmc.v" "u0" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_data_in_cumsum hps:u0\|hps_data_in_cumsum:data_in_cumsum " "Elaborating entity \"hps_data_in_cumsum\" for hierarchy \"hps:u0\|hps_data_in_cumsum:data_in_cumsum\"" {  } { { "db/ip/hps/hps.v" "data_in_cumsum" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_data_in_exptime hps:u0\|hps_data_in_exptime:data_in_exptime " "Elaborating entity \"hps_data_in_exptime\" for hierarchy \"hps:u0\|hps_data_in_exptime:data_in_exptime\"" {  } { { "db/ip/hps/hps.v" "data_in_exptime" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_data_in_samples hps:u0\|hps_data_in_samples:data_in_samples " "Elaborating entity \"hps_data_in_samples\" for hierarchy \"hps:u0\|hps_data_in_samples:data_in_samples\"" {  } { { "db/ip/hps/hps.v" "data_in_samples" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_data_in_trigger hps:u0\|hps_data_in_trigger:data_in_trigger " "Elaborating entity \"hps_data_in_trigger\" for hierarchy \"hps:u0\|hps_data_in_trigger:data_in_trigger\"" {  } { { "db/ip/hps/hps.v" "data_in_trigger" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_data_out_readpointer hps:u0\|hps_data_out_readpointer:data_out_readpointer " "Elaborating entity \"hps_data_out_readpointer\" for hierarchy \"hps:u0\|hps_data_out_readpointer:data_out_readpointer\"" {  } { { "db/ip/hps/hps.v" "data_out_readpointer" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0 hps:u0\|hps_hps_0:hps_0 " "Elaborating entity \"hps_hps_0\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\"" {  } { { "db/ip/hps/hps.v" "hps_0" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_fpga_interfaces hps:u0\|hps_hps_0:hps_0\|hps_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_hps_0_fpga_interfaces\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "fpga_interfaces" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_hps_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_hps_io hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io " "Elaborating entity \"hps_hps_0_hps_io\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\"" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "hps_io" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_hps_0.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_hps_io_border hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border " "Elaborating entity \"hps_hps_0_hps_io_border\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\"" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io.v" "border" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_hps_0_hps_io.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "pll" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689108632825 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632826 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "p0" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632826 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108632829 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632829 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1689108632832 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632832 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689108632832 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632832 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689108632834 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689108632834 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632834 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632836 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632836 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632836 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108632836 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108632881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108632881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108632881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108632881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108632881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108632881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108632881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108632881 ""}  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689108632881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689108632904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108632904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "seq" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "c0" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632959 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632959 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632959 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632959 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632959 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689108632959 "|ada_hsmc|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "oct" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "dll" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_led hps:u0\|hps_led:led " "Elaborating entity \"hps_led\" for hierarchy \"hps:u0\|hps_led:led\"" {  } { { "db/ip/hps/hps.v" "led" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_mm_interconnect_0\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/hps/hps.v" "mm_interconnect_0" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "led_s1_agent" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/hps/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "led_s1_agent_rsp_fifo" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "led_s1_agent_rdata_fifo" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108632992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router " "Elaborating entity \"hps_mm_interconnect_0_router\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "router" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_default_decode hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_default_decode\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_mm_interconnect_0_router_002\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "router_002" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002_default_decode hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "led_s1_burst_adapter" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_demux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_mm_interconnect_0_cmd_demux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_mux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_mm_interconnect_0_cmd_mux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_demux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_mm_interconnect_0_rsp_demux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_mux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_mm_interconnect_0_rsp_mux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hps/hps.v" "rst_controller" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/hps.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/db/ip/hps/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_65 pll_65:pll_65 " "Elaborating entity \"pll_65\" for hierarchy \"pll_65:pll_65\"" {  } { { "ada_hsmc.v" "pll_65" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_65_0002 pll_65:pll_65\|pll_65_0002:pll_65_inst " "Elaborating entity \"pll_65_0002\" for hierarchy \"pll_65:pll_65\|pll_65_0002:pll_65_inst\"" {  } { { "pll_65.v" "pll_65_inst" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_65.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_65:pll_65\|pll_65_0002:pll_65_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_65:pll_65\|pll_65_0002:pll_65_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_65/pll_65_0002.v" "altera_pll_i" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_65/pll_65_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633144 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689108633145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_65:pll_65\|pll_65_0002:pll_65_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_65:pll_65\|pll_65_0002:pll_65_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_65/pll_65_0002.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_65/pll_65_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_65:pll_65\|pll_65_0002:pll_65_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_65:pll_65\|pll_65_0002:pll_65_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633145 ""}  } { { "pll_65/pll_65_0002.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_65/pll_65_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689108633145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_51_20 pll_51_20:pll_51_20 " "Elaborating entity \"pll_51_20\" for hierarchy \"pll_51_20:pll_51_20\"" {  } { { "ada_hsmc.v" "pll_51_20" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_51_20_0002 pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst " "Elaborating entity \"pll_51_20_0002\" for hierarchy \"pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\"" {  } { { "pll_51_20.v" "pll_51_20_inst" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_51_20.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_51_20/pll_51_20_0002.v" "altera_pll_i" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_51_20/pll_51_20_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633148 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689108633149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_51_20/pll_51_20_0002.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_51_20/pll_51_20_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 51.200000 MHz " "Parameter \"output_clock_frequency0\" = \"51.200000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689108633149 ""}  } { { "pll_51_20/pll_51_20_0002.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_51_20/pll_51_20_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689108633149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THDB_ADA THDB_ADA:thdb_ada " "Elaborating entity \"THDB_ADA\" for hierarchy \"THDB_ADA:thdb_ada\"" {  } { { "ada_hsmc.v" "thdb_ada" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ADC_DA thdb_ada.v(70) " "Verilog HDL or VHDL warning at thdb_ada.v(70): object \"r_ADC_DA\" assigned a value but never read" {  } { { "thdb_ada.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/thdb_ada.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689108633150 "|ada_hsmc|THDB_ADA:thdb_ada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ADC_DB thdb_ada.v(71) " "Verilog HDL or VHDL warning at thdb_ada.v(71): object \"r_ADC_DB\" assigned a value but never read" {  } { { "thdb_ada.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/thdb_ada.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689108633150 "|ada_hsmc|THDB_ADA:thdb_ada"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OSC_SMA_ADC4 thdb_ada.v(44) " "Output port \"OSC_SMA_ADC4\" at thdb_ada.v(44) has no driver" {  } { { "thdb_ada.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/thdb_ada.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108633150 "|ada_hsmc|THDB_ADA:thdb_ada"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_DAC4 thdb_ada.v(45) " "Output port \"SMA_DAC4\" at thdb_ada.v(45) has no driver" {  } { { "thdb_ada.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/thdb_ada.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689108633150 "|ada_hsmc|THDB_ADA:thdb_ada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANDOM_GENERATOR RANDOM_GENERATOR:random_generator " "Elaborating entity \"RANDOM_GENERATOR\" for hierarchy \"RANDOM_GENERATOR:random_generator\"" {  } { { "ada_hsmc.v" "random_generator" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CUMULATIVE_ADDER CUMULATIVE_ADDER:cumulative_adder " "Elaborating entity \"CUMULATIVE_ADDER\" for hierarchy \"CUMULATIVE_ADDER:cumulative_adder\"" {  } { { "ada_hsmc.v" "cumulative_adder" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108633151 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_51_20:pll_51_20\|pll_51_20_0002:pll_51_20_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "pll_51_20/pll_51_20_0002.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_51_20/pll_51_20_0002.v" 85 0 0 } } { "pll_51_20.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/pll_51_20.v" 19 0 0 } } { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 235 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108635086 "|ada_hsmc|pll_51_20:pll_51_20|pll_51_20_0002:pll_51_20_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1689108635086 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1689108635086 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689108639605 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_BK " "bidirectional pin \"HPS_LCM_BK\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_D_C " "bidirectional pin \"HPS_LCM_D_C\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_RST_N " "bidirectional pin \"HPS_LCM_RST_N\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADA_SDA " "bidirectional pin \"ADA_SDA\" has no driver" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1689108640598 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 7 1689108640598 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108641665 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689108641665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_CLK GND " "Pin \"HPS_LCM_SPIM_CLK\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HPS_LCM_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_MOSI GND " "Pin \"HPS_LCM_SPIM_MOSI\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HPS_LCM_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_SS GND " "Pin \"HPS_LCM_SPIM_SS\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HPS_LCM_SPIM_SS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_SS GND " "Pin \"HPS_SPIM_SS\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|HPS_SPIM_SS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SCL GND " "Pin \"ADA_SCL\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|ADA_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A GND " "Pin \"ADC_OEB_A\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B GND " "Pin \"ADC_OEB_B\" is stuck at GND" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689108641666 "|ada_hsmc|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689108641666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108641930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4910 " "4910 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689108643188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108643587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.map.smsg " "Generated suppressed messages file C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108644016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 1 0 0 " "Adding 23 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689108645347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689108645347 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_65:pll_65\|pll_65_0002:pll_65_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_65:pll_65\|pll_65_0002:pll_65_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1689108645685 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1689108645685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_LCM_SPIM_MISO " "No output dependent on input pin \"HPS_LCM_SPIM_MISO\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|HPS_LCM_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[0\] " "No output dependent on input pin \"ADC_DB\[0\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[1\] " "No output dependent on input pin \"ADC_DB\[1\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[2\] " "No output dependent on input pin \"ADC_DB\[2\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[3\] " "No output dependent on input pin \"ADC_DB\[3\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[4\] " "No output dependent on input pin \"ADC_DB\[4\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[5\] " "No output dependent on input pin \"ADC_DB\[5\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[6\] " "No output dependent on input pin \"ADC_DB\[6\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[7\] " "No output dependent on input pin \"ADC_DB\[7\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[8\] " "No output dependent on input pin \"ADC_DB\[8\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[9\] " "No output dependent on input pin \"ADC_DB\[9\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[10\] " "No output dependent on input pin \"ADC_DB\[10\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[11\] " "No output dependent on input pin \"ADC_DB\[11\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[12\] " "No output dependent on input pin \"ADC_DB\[12\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[13\] " "No output dependent on input pin \"ADC_DB\[13\]\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_DB[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_A " "No output dependent on input pin \"ADC_OTR_A\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_OTR_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_B " "No output dependent on input pin \"ADC_OTR_B\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|ADC_OTR_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_SMA_ADC4 " "No output dependent on input pin \"OSC_SMA_ADC4\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|OSC_SMA_ADC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_DAC4 " "No output dependent on input pin \"SMA_DAC4\"" {  } { { "ada_hsmc.v" "" { Text "C:/Users/joaot/Desktop/Tese/0_thesis/ada_hsmc/ada_hsmc.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689108645971 "|ada_hsmc|SMA_DAC4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689108645971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14733 " "Implemented 14733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689108645986 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689108645986 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "73 " "Implemented 73 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1689108645986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13811 " "Implemented 13811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689108645986 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1689108645986 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1689108645986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689108645986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 235 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 235 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689108646088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 21:50:46 2023 " "Processing ended: Tue Jul 11 21:50:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689108646088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689108646088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689108646088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689108646088 ""}
