<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v</a>
defines: 
time_elapsed: 3.225s
ram usage: 52220 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmph446qigk/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmph446qigk/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmph446qigk/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmph446qigk/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_test&#39;.
verilog-ast&gt; AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b43650] str=&#39;\work_test&#39;
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b43a40]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:2</a>.0-2.0&gt; [0x2b43ce0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b44010]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x2b44410] str=&#39;\A.a&#39; basic_prep range=[4:0]
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x2b44980] basic_prep range=[4:0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x2b44fe0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x2b451d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b44e10]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b45390] str=&#39;\A.b&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b454b0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b457f0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b459b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b45b70]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b45c90] str=&#39;\A.c&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b45db0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b460d0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b46290] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b45f30]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b46450] str=&#39;\A.d&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b46570]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b46870] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b46a30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x2b466f0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x2b46bf0] str=&#39;\A.a&#39;
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x2b46ef0] bits=&#39;00000000000000000000000000010100&#39;(32) range=[31:0] int=20
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x2b46dd0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x2b47070] str=&#39;\b&#39;
verilog-ast&gt;         AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x2b47250] str=&#39;\$signed&#39;
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x2b473b0] str=&#39;\A.a&#39;
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b475b0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b476d0] str=&#39;\c&#39;
verilog-ast&gt;         AST_CONCAT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b478b0]
verilog-ast&gt;           AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b479f0] str=&#39;\_$Finv5&#39;
verilog-ast&gt;             AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b47bd0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;               AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b47db0] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;                 AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b481d0]
verilog-ast&gt;                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b54c10] bits=&#39;00000000000000000000000010101010&#39;(32) range=[31:0] int=170
verilog-ast&gt;                   AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b487a0]
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b553b0] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
verilog-ast&gt;                     AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b551c0] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b55a30] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b56120] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b56a60] bits=&#39;00000000000000000000000001111000&#39;(32) range=[31:0] int=120
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b56c70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b56e30] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b56fb0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b57130] bits=&#39;00000000000000000000000001101001&#39;(32) range=[31:0] int=105
verilog-ast&gt;               AST_MUL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b56870]
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b57430] bits=&#39;00000000000000000000000001010000&#39;(32) range=[31:0] int=80
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b575b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b572b0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b57730] str=&#39;\d&#39;
verilog-ast&gt;         AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b57910] str=&#39;\$signed&#39;
verilog-ast&gt;           AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b57a30] str=&#39;\_$Finv5&#39;
verilog-ast&gt;             AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b57bb0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;               AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b57d30] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;                 AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b57ed0]
verilog-ast&gt;                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b58270] bits=&#39;00000000000000000000000010101010&#39;(32) range=[31:0] int=170
verilog-ast&gt;                   AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b580b0]
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b58630] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
verilog-ast&gt;                     AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b58470] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b58830] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b58a10] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b58db0] bits=&#39;00000000000000000000000001111000&#39;(32) range=[31:0] int=120
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b58f90] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b59150] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b592d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b59450] bits=&#39;00000000000000000000000001101001&#39;(32) range=[31:0] int=105
verilog-ast&gt;               AST_MUL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b58bf0]
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b59750] bits=&#39;00000000000000000000000001010000&#39;(32) range=[31:0] int=80
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2b598d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2b595d0] str=&#39;\$write&#39;
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2b59d30] str=&#39;&#34;a is %0h; b is %0h; c is %0h; d is %0h\n&#34;&#39; bits=&#39;001000100110000100100000011010010111001100100000001001010011000001101000001110110010000001100010001000000110100101110011001000000010010100110000011010000011101100100000011000110010000001101001011100110010000000100101001100000110100000111011001000000110010000100000011010010111001100100000001001010011000001101000010111000110111000100010&#39;(336) range=[335:0] int=1750887970
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2b59a50] str=&#39;\A.a&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2b59fb0] str=&#39;\b&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2b5a0d0] str=&#39;\c&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2b5a250] str=&#39;\d&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2b5a460] str=&#39;\_$Finv5&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2b5a580] str=&#39;\_$Finv5&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2b5a700]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2b5aa00] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2b5aca0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x2b5ab80]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x2b5adc0] str=&#39;\_$Finv5&#39;
verilog-ast&gt;       AST_BIT_NOT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x2b5afa0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x2b5b0c0] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:13</a>.0-13.0&gt; [0x2b5b2a0] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2b5b420] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2b5b5a0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2b5b6c0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2b5b840]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2b5bb40] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2b5bce0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2b5b9c0]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2b5bea0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;       AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2b5c080]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2b5c1c0] str=&#39;\l&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2b5c3c0] str=&#39;\r&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:19</a>.0-19.0&gt; [0x2b5c560] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2b5c6e0] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2b5c860] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2b5c980] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2b5cb00]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2b5ce00] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2b5cf80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2b5cc80]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2b5d140] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2b5d320]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2b5d460] str=&#39;\l&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2b5d660] str=&#39;\r&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:25</a>.0-25.0&gt; [0x2b5d800] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2b5d980] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2b5db00] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2b5dc20] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2b5dda0]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2b5e0a0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2b5e240] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:34</a>.0-34.0&gt; [0x2b5df20]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2b5e400]
verilog-ast&gt;         AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b5e580]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2b5e6a0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2b5e880] str=&#39;\r&#39;
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2b5ebc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b5ea80]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b5ed80] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b55e80]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2b5eea0]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b5efe0]
verilog-ast&gt;                   AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b5f160]
verilog-ast&gt;                     AST_LE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b5f2c0]
verilog-ast&gt;                       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b5f4a0]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b5f680] str=&#39;\r&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b5f9c0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b5fb80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b5f880]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b5fd00] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b55c00]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b5fe20]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b446d0] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b48680] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b44b50]
verilog-ast&gt;                       AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b44830]
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b55910]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2b562f0]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2b54d90] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_SHIFT_RIGHT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2b555a0]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2b56690] str=&#39;\l&#39;
verilog-ast&gt;                             AST_NEG &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2b54fb0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2b557c0] str=&#39;\r&#39;
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b55fa0]
verilog-ast&gt;             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b5ff40]
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b627c0]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2b60060]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b60180]
verilog-ast&gt;                   AST_GT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2b602a0]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2b603c0] str=&#39;\r&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2b60600] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b604e0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b60720] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b61ec0]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2b60840]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2b60960]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b60a80]
verilog-ast&gt;                             AST_GE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2b60ba0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2b60cc0] str=&#39;\r&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2b60f00] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b60de0]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b61020] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b61380]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2b61140]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2b61260] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2b614a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b615c0]
verilog-ast&gt;                               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b616e0]
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b61da0]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2b61800]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2b61920] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                                   AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2b61a40]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2b61b60] str=&#39;\l&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2b61c80] str=&#39;\r&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b61fe0]
verilog-ast&gt;                     AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b62100]
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b626a0]
verilog-ast&gt;                       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x2b62220]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x2b62340] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x2b62520] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:31</a>.0-31.0&gt; [0x2b628e0] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2b62a60] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2b62be0] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2b62e00] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2b62f20] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2b630a0]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2b633a0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2b63520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:49</a>.0-49.0&gt; [0x2b63220]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2b636e0]
verilog-ast&gt;         AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b63860]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2b63980]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2b63b60] str=&#39;\r&#39;
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2b63ea0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b63d60]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b64060] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b664a0]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2b64180]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b642c0]
verilog-ast&gt;                   AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b64440]
verilog-ast&gt;                     AST_LE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b645a0]
verilog-ast&gt;                       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b64780]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b64960] str=&#39;\r&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b64ca0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b64e60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b64b60]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b64fe0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b65400]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b65100]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b65220] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2b65560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b65720]
verilog-ast&gt;                       AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b65840]
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b66380]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2b65960]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2b65a80] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                           AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2b65c80]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2b65e00] str=&#39;\l&#39;
verilog-ast&gt;                             AST_NEG &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2b66000]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2b66180] str=&#39;\r&#39;
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b665c0]
verilog-ast&gt;             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b666e0]
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b69860]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2b66800]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b66920]
verilog-ast&gt;                   AST_GT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2b66a40]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2b66bc0] str=&#39;\r&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2b66ec0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b66da0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b67040] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b68f60]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2b67160]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2b672a0]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b67420]
verilog-ast&gt;                             AST_GE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2b67580]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2b67760] str=&#39;\r&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2b67aa0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b67960]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b67c60] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b680a0]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2b67d80]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2b67ea0] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2b68200] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b683c0]
verilog-ast&gt;                               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b684e0]
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b68e40]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2b68600]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2b68720] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                                   AST_SHIFT_RIGHT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2b68920]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2b68aa0] str=&#39;\l&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2b68ca0] str=&#39;\r&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b69080]
verilog-ast&gt;                     AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b691a0]
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b69740]
verilog-ast&gt;                       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x2b692c0]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x2b693e0] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x2b695c0] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:46</a>.0-46.0&gt; [0x2b69980] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2b69b00] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2b69c80] str=&#39;\__BAD_SYMBOL__&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>