INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Could not open output file
ERROR:sim -    'C:/.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/_dbg/xil_245.out'.
ERROR:sim - Could not close output stream to
ERROR:sim -    'C:/.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/_dbg/xil_245.out'.
ERROR:sim - Could not make customization output file
ERROR:sim -    'C:/.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/_dbg/xil_245.out'
   writable.
ERROR:sim - Error writing to customization output file
ERROR:sim -    'C:/.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/_dbg/xil_245.out'.
WARNING:coreutil - couldn't open
   "C:/.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/_dbg/xil_245.out": no such file
   or directory
       while executing
   "open ${outFileName} r"
       (procedure "::xilinx::GeneratorUtils::readOutFile" line 17)
       invoked from within
   "::xilinx::GeneratorUtils::readOutFile $componentInstanceID $outFileName"
       (procedure "main" line 40)
       invoked from within
   "main $argc $argv"
       invoked from within
   "return [main $argc $argv]"
       (file
   "C:\Xilinx\14.7\ISE_DS\ISE\coregen\repository\xilinx.com\generators\customiza
   tion_generator_v1_0.tcl" line 58)ERROR:sim - Unable to evaluate Tcl file:
   C:\Xilinx\14.7\ISE_DS\ISE\coregen\repository\xilinx.com\generators\customizat
   ion_generator_v1_0.tcl
ERROR:sim - Failed executing Tcl generator.
ERROR:sim - Failed to generate 'DRAM'.  Failed executing Tcl generator.

Wrote CGP file for project 'DRAM'.
.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/ROM.sym -view all -origin_type
imported
Adding C:/.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/ROM.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/ROM.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/.Xilinx/RiscV_CPU_G7/ipcore_dir/tmp/_cg/ROM.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM'.
