

================================================================
== Vitis HLS Report for 'Block_entry30_proc'
================================================================
* Date:           Thu Nov 28 14:40:03 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rsa_baseline_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.090 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      627|      627|  6.270 us|  6.270 us|  627|  627|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   30|       -|      -|    -|
|Expression       |        -|    -|       0|    258|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   12224|   7386|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   2711|    -|
|Register         |        -|    -|     708|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   30|   12932|  10355|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   13|      12|     19|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |urem_16ns_16ns_16_20_seq_1_U1   |urem_16ns_16ns_16_20_seq_1  |        0|   0|  202|  123|    0|
    |urem_16ns_16ns_16_20_seq_1_U3   |urem_16ns_16ns_16_20_seq_1  |        0|   0|  202|  123|    0|
    |urem_32ns_16ns_16_36_seq_1_U2   |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U4   |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U6   |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U8   |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U10  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U12  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U14  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U16  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U18  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U20  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U22  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U24  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U26  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U28  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_16_36_seq_1_U30  |urem_32ns_16ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_16ns_32_36_seq_1_U5   |urem_32ns_16ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32s_16ns_16_36_seq_1_U32   |urem_32s_16ns_16_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U7    |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U9    |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U11   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U13   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U15   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U17   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U19   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U21   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U23   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U25   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U27   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U29   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_32s_16ns_32_36_seq_1_U31   |urem_32s_16ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                           |                            |        0|   0|12224| 7386|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U33  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U34  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U35  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U36  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U38  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U40  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U42  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U44  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U46  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U48  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U50  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U52  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U54  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U56  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U58  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16ns_16ns_32_4_1_U60  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_16s_16ns_32_4_1_U37   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U39   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U41   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U43   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U45   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U47   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U49   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U51   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U53   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U55   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U57   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U59   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U61   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U62   |mul_mul_16s_16ns_32_4_1   |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |grp_fu_220_p0       |    select|   0|  0|  16|           1|          16|
    |rhs_V_15_fu_233_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_16_fu_263_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_17_fu_290_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_18_fu_317_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_19_fu_344_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_20_fu_371_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_21_fu_398_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_22_fu_425_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_23_fu_452_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_24_fu_479_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_25_fu_506_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_26_fu_533_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_27_fu_560_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_28_fu_587_p3  |    select|   0|  0|  16|           1|          16|
    |rhs_V_29_fu_610_p3  |    select|   0|  0|  16|           1|          16|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 258|          17|         257|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  2693|        629|    1|        629|
    |ap_done    |     9|          2|    1|          2|
    |x          |     9|          2|   16|         32|
    +-----------+------+-----------+-----+-----------+
    |Total      |  2711|        633|   18|        663|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+----+-----+-----------+
    |         Name        |  FF | LUT| Bits| Const Bits|
    +---------------------+-----+----+-----+-----------+
    |ap_CS_fsm            |  628|   0|  628|          0|
    |ap_done_reg          |    1|   0|    1|          0|
    |ret_V_61_reg_852     |   16|   0|   16|          0|
    |ret_V_78_reg_982     |   16|   0|   16|          0|
    |tmp_10_reg_957       |    1|   0|    1|          0|
    |tmp_11_reg_962       |    1|   0|    1|          0|
    |tmp_12_reg_967       |    1|   0|    1|          0|
    |tmp_13_reg_972       |    1|   0|    1|          0|
    |tmp_14_reg_977       |    1|   0|    1|          0|
    |tmp_1_reg_912        |    1|   0|    1|          0|
    |tmp_2_reg_917        |    1|   0|    1|          0|
    |tmp_3_reg_922        |    1|   0|    1|          0|
    |tmp_4_reg_927        |    1|   0|    1|          0|
    |tmp_5_reg_932        |    1|   0|    1|          0|
    |tmp_6_reg_937        |    1|   0|    1|          0|
    |tmp_7_reg_942        |    1|   0|    1|          0|
    |tmp_8_reg_947        |    1|   0|    1|          0|
    |tmp_9_reg_952        |    1|   0|    1|          0|
    |tmp_reg_907          |    1|   0|    1|          0|
    |x_preg               |   16|   0|   16|          0|
    |zext_ln1514_reg_863  |   16|   0|   32|         16|
    +---------------------+-----+----+-----+-----------+
    |Total                |  708|   0|  724|         16|
    +---------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_entry30_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_entry30_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_entry30_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_entry30_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_entry30_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_entry30_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_entry30_proc|  return value|
|N            |   in|   16|     ap_none|                   N|        scalar|
|y            |   in|   16|     ap_none|                   y|        scalar|
|d            |   in|   16|     ap_none|                   d|        scalar|
|x            |  out|   16|      ap_vld|                   x|       pointer|
|x_ap_vld     |  out|    1|      ap_vld|                   x|       pointer|
+-------------+-----+-----+------------+--------------------+--------------+

