FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * linux/arch/sh/boards/sh03/rtc.c -- CTP/PCI-SH03 on-chip RTC support
 *
 *  Copyright (C) 2004  Saito.K & Jeanne(ksaito@interface.co.jp)
 *
 */

#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/time.h>
/* bench 18812.1.0 7459a96b07fe */
/* bench 18812.1.1 b04b719dd178 */
/* bench 18812.1.2 a1d88d74b608 */
/* bench 18812.1.3 e6712f078576 */
/* bench 18812.1.4 0ec5336eb60d */
/* bench 18812.1.5 fe246b46e188 */
/* bench 18812.1.6 d45b1f8ac27a */
/* bench 18812.1.7 2993dfa9a48c */
/* bench 18812.1.8 d91c427a0aa0 */
/* bench 18812.1.9 9da0ee57e3aa */
/* bench 18812.1.10 aa173936010c */
#include <linux/io.h>
#include <linux/rtc.h>
#include <linux/platform_device.h>

#define RTC_BASE	0xb0000000
#define RTC_SEC1	(RTC_BASE + 0)
#define RTC_SEC10	(RTC_BASE + 1)
#define RTC_MIN1	(RTC_BASE + 2)
#define RTC_MIN10	(RTC_BASE + 3)
#define RTC_HOU1	(RTC_BASE + 4)
#define RTC_HOU10	(RTC_BASE + 5)
#define RTC_WEE1	(RTC_BASE + 6)
#define RTC_DAY1	(RTC_BASE + 7)
#define RTC_DAY10	(RTC_BASE + 8)
#define RTC_MON1	(RTC_BASE + 9)
#define RTC_MON10	(RTC_BASE + 10)
#define RTC_YEA1	(RTC_BASE + 11)
#define RTC_YEA10	(RTC_BASE + 12)
#define RTC_YEA100	(RTC_BASE + 13)
#define RTC_YEA1000	(RTC_BASE + 14)
#define RTC_CTL		(RTC_BASE + 15)
#define RTC_BUSY	1
#define RTC_STOP	2

static DEFINE_SPINLOCK(sh03_rtc_lock);

static int sh03_rtc_gettimeofday(struct device *dev, struct rtc_time *tm)
{
	unsigned int year, mon, day, hour, min, sec;

	spin_lock(&sh03_rtc_lock);
 again:
	do {
		sec  = (__raw_readb(RTC_SEC1) & 0xf) + (__raw_readb(RTC_SEC10) & 0x7) * 10;
		min  = (__raw_readb(RTC_MIN1) & 0xf) + (__raw_readb(RTC_MIN10) & 0xf) * 10;
		hour = (__raw_readb(RTC_HOU1) & 0xf) + (__raw_readb(RTC_HOU10) & 0xf) * 10;
		day  = (__raw_readb(RTC_DAY1) & 0xf) + (__raw_readb(RTC_DAY10) & 0xf) * 10;
		mon  = (__raw_readb(RTC_MON1) & 0xf) + (__raw_readb(RTC_MON10) & 0xf) * 10;
		year = (__raw_readb(RTC_YEA1) & 0xf) + (__raw_readb(RTC_YEA10) & 0xf) * 10
		     + (__raw_readb(RTC_YEA100 ) & 0xf) * 100
		     + (__raw_readb(RTC_YEA1000) & 0xf) * 1000;
	} while (sec != (__raw_readb(RTC_SEC1) & 0xf) + (__raw_readb(RTC_SEC10) & 0x7) * 10);
	if (year == 0 || mon < 1 || mon > 12 || day > 31 || day < 1 ||
	    hour > 23 || min > 59 || sec > 59) {
		printk(KERN_ERR
		       "SH-03 RTC: invalid value, resetting to 1 Jan 2000\n");
		printk("year=%d, mon=%d, day=%d, hour=%d, min=%d, sec=%d\n",
		       year, mon, day, hour, min, sec);

		__raw_writeb(0, RTC_SEC1); __raw_writeb(0, RTC_SEC10);
		__raw_writeb(0, RTC_MIN1); __raw_writeb(0, RTC_MIN10);
		__raw_writeb(0, RTC_HOU1); __raw_writeb(0, RTC_HOU10);
		__raw_writeb(6, RTC_WEE1);
		__raw_writeb(1, RTC_DAY1); __raw_writeb(0, RTC_DAY10);
		__raw_writeb(1, RTC_MON1); __raw_writeb(0, RTC_MON10);
		__raw_writeb(0, RTC_YEA1); __raw_writeb(0, RTC_YEA10);
		__raw_writeb(0, RTC_YEA100);
		__raw_writeb(2, RTC_YEA1000);
		__raw_writeb(0, RTC_CTL);
		goto again;
	}

	spin_unlock(&sh03_rtc_lock);

	tm->tm_sec  = sec;
	tm->tm_min  = min;
	tm->tm_hour = hour;
/* bench 4429.2.0 c3d5c6f0fdd1 */
/* bench 4429.2.1 ea544df9232d */
/* bench 4429.2.2 721e21b7a460 */
/* bench 4429.2.3 18a76f2bff00 */
/* bench 29341.0.0 d13554dabb41 */
/* bench 29341.0.1 d6f0c8104153 */
/* bench 29341.0.2 00ae92dde2bf */
/* bench 29341.0.3 a9627d1ecb7e */
/* bench 29341.0.4 557874aa1f9a */
/* bench 29341.0.5 772ab62fa706 */
/* bench 29341.0.6 9877210012b7 */
/* bench 29341.0.7 8849712e213d */
/* bench 29341.0.8 43bb5b369dd7 */
/* bench 29341.0.9 d2ceba845212 */
/* bench 29341.0.10 684ff14ede28 */
/* bench 29341.0.11 1218e242780d */
	return 0;
}

static int set_rtc_mmss(struct rtc_time *tm)
{
	int retval = 0;
	int real_seconds, real_minutes, cmos_minutes;
	int i;

	/* gets recalled with irq locally disabled */
	spin_lock(&sh03_rtc_lock);
	for (i = 0 ; i < 1000000 ; i++)	/* may take up to 1 second... */
		if (!(__raw_readb(RTC_CTL) & RTC_BUSY))
			break;
	cmos_minutes = (__raw_readb(RTC_MIN1) & 0xf) + (__raw_readb(RTC_MIN10) & 0xf) * 10;
	real_seconds = tm->tm_sec;
	real_minutes = tm->tm_min;
	if (((abs(real_minutes - cmos_minutes) + 15)/30) & 1)
		real_minutes += 30;		/* correct for half hour time zone */
	real_minutes %= 60;

	if (abs(real_minutes - cmos_minutes) < 30) {
		__raw_writeb(real_seconds % 10, RTC_SEC1);
		__raw_writeb(real_seconds / 10, RTC_SEC10);
		__raw_writeb(real_minutes % 10, RTC_MIN1);
		__raw_writeb(real_minutes / 10, RTC_MIN10);
	} else {
		printk_once(KERN_NOTICE
/* bench 29365.1.0 59cc9e205d2b */
/* bench 29365.1.1 10770a92d792 */
/* bench 29365.1.2 659117621a7b */
/* bench 29365.1.3 72368a01e709 */
/* bench 29365.1.4 e5ddc45fd187 */
/* bench 29365.1.5 10a6405ca75a */
/* bench 29365.1.6 222c0817c698 */
/* bench 29365.1.7 f1c6310f40f1 */
/* bench 29365.1.8 4b5633ff042b */
/* bench 29365.1.9 32651a8adc44 */
/* bench 29365.1.10 91dc49087224 */
/* bench 29365.1.11 6e44c3d756c9 */
		       cmos_minutes, real_minutes);
		retval = -EINVAL;
	}
	spin_unlock(&sh03_rtc_lock);

	return retval;
}

int sh03_rtc_settimeofday(struct device *dev, struct rtc_time *tm)
{
	return set_rtc_mmss(tm);
}

static const struct rtc_class_ops rtc_generic_ops = {
	.read_time = sh03_rtc_gettimeofday,
	.set_time = sh03_rtc_settimeofday,
};

static int __init sh03_time_init(void)
{
	struct platform_device *pdev;
/* bench 12744.3.0 1be2c6ebe8d6 */
/* bench 12744.3.1 21669828f744 */
/* bench 12744.3.2 f4c774571234 */
/* bench 12744.3.3 3aad5e06c756 */
/* bench 12744.3.4 bd60a5826465 */
/* bench 12744.3.5 bf0463402317 */
/* bench 12744.3.6 39f8e0dc2871 */
/* bench 12744.3.7 f4dda94d2d6f */
					     sizeof(rtc_generic_ops));

	return PTR_ERR_OR_ZERO(pdev);
}
arch_initcall(sh03_time_init);
