{
  "design": {
    "design_info": {
      "boundary_crc": "0xD05789A2A45322A3",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../aula.gen/sources_1/bd/memoryAf",
      "name": "memoryAf",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0_bram": "",
      "blk_mem_gen_0": ""
    },
    "ports": {
      "addra_0": {
        "direction": "I",
        "left": "6",
        "right": "0"
      },
      "clka_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "memoryAf_clka_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ena_0": {
        "direction": "I"
      },
      "dina_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "wea_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "addrb_0": {
        "direction": "I",
        "left": "6",
        "right": "0"
      },
      "clkb_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "memoryAf_clkb_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "enb_0": {
        "direction": "I"
      },
      "clka_1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "memoryAf_clka_1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "douta_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "addra_1": {
        "direction": "I",
        "left": "4",
        "right": "0"
      }
    },
    "components": {
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "memoryAf_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip/memoryAf_axi_bram_ctrl_0_bram_0/memoryAf_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "load_ram.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "128"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "memoryAf_blk_mem_gen_0_1",
        "xci_path": "ip/memoryAf_blk_mem_gen_0_1/memoryAf_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "rom_loader.coe"
          },
          "Disable_Out_of_Range_Warnings": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "false"
          },
          "Remaining_Memory_Locations": {
            "value": "1"
          },
          "Write_Depth_A": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "addra_0",
          "axi_bram_ctrl_0_bram/addra"
        ]
      },
      "addra_1_1": {
        "ports": [
          "addra_1",
          "blk_mem_gen_0/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "addrb_0",
          "axi_bram_ctrl_0_bram/addrb"
        ]
      },
      "axi_bram_ctrl_0_bram_doutb": {
        "ports": [
          "axi_bram_ctrl_0_bram/doutb",
          "doutb_0"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "douta_0"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clka_0",
          "axi_bram_ctrl_0_bram/clka"
        ]
      },
      "clka_1_1": {
        "ports": [
          "clka_1",
          "blk_mem_gen_0/clka"
        ]
      },
      "clkb_0_1": {
        "ports": [
          "clkb_0",
          "axi_bram_ctrl_0_bram/clkb"
        ]
      },
      "dina_0_1": {
        "ports": [
          "dina_0",
          "axi_bram_ctrl_0_bram/dina"
        ]
      },
      "ena_0_1": {
        "ports": [
          "ena_0",
          "axi_bram_ctrl_0_bram/ena"
        ]
      },
      "enb_0_1": {
        "ports": [
          "enb_0",
          "axi_bram_ctrl_0_bram/enb"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wea_0",
          "axi_bram_ctrl_0_bram/wea"
        ]
      }
    }
  }
}