Analysis & Synthesis report for top_i2c
Sat Aug  3 16:36:58 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |top_i2c|stt
 10. State Machine - |top_i2c|topSRAM:u4|sttRead
 11. State Machine - |top_i2c|topSRAM:u4|sttWrite
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: PLL_I2C:u2|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: VGA_Ctrl:u5
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "VGA_Ctrl:u5"
 21. Port Connectivity Checks: "camera_read_data:u3"
 22. Port Connectivity Checks: "i2c:u1"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug  3 16:36:58 2024          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; top_i2c                                        ;
; Top-level Entity Name              ; top_i2c                                        ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 540                                            ;
;     Total combinational functions  ; 442                                            ;
;     Dedicated logic registers      ; 242                                            ;
; Total registers                    ; 242                                            ;
; Total pins                         ; 90                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_i2c            ; top_i2c            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; top_i2c.v                        ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v                       ;         ;
; i2c_de2.v                        ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v                       ;         ;
; PLL_I2C.v                        ; yes             ; User Wizard-Generated File   ; D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v                       ;         ;
; output_files/camera_read_data.v  ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/camera_read_data.v ;         ;
; sram.v                           ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/sram.v                          ;         ;
; vga.v                            ; yes             ; User Verilog HDL File        ; D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/aglobal221.inc             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/fpga/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/pll_i2c_altpll.v              ; yes             ; Auto-Generated Megafunction  ; D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 540                                                                               ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 442                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 218                                                                               ;
;     -- 3 input functions                    ; 72                                                                                ;
;     -- <=2 input functions                  ; 152                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 323                                                                               ;
;     -- arithmetic mode                      ; 119                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 242                                                                               ;
;     -- Dedicated logic registers            ; 242                                                                               ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 90                                                                                ;
;                                             ;                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; PLL_I2C:u2|altpll:altpll_component|PLL_I2C_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 198                                                                               ;
; Total fan-out                               ; 2344                                                                              ;
; Average fan-out                             ; 2.66                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Entity Name      ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+------------------+--------------+
; |top_i2c                                 ; 442 (249)           ; 242 (95)                  ; 0           ; 0            ; 0       ; 0         ; 90   ; 0            ; |top_i2c                                                                  ; top_i2c          ; work         ;
;    |PLL_I2C:u2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_i2c|PLL_I2C:u2                                                       ; PLL_I2C          ; work         ;
;       |altpll:altpll_component|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_i2c|PLL_I2C:u2|altpll:altpll_component                               ; altpll           ; work         ;
;          |PLL_I2C_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_i2c|PLL_I2C:u2|altpll:altpll_component|PLL_I2C_altpll:auto_generated ; PLL_I2C_altpll   ; work         ;
;    |VGA_Ctrl:u5|                         ; 96 (96)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_i2c|VGA_Ctrl:u5                                                      ; VGA_Ctrl         ; work         ;
;    |camera_read_data:u3|                 ; 35 (35)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_i2c|camera_read_data:u3                                              ; camera_read_data ; work         ;
;    |i2c:u1|                              ; 36 (36)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_i2c|i2c:u1                                                           ; i2c              ; work         ;
;    |topSRAM:u4|                          ; 26 (26)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_i2c|topSRAM:u4                                                       ; topSRAM          ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |top_i2c|PLL_I2C:u2 ; PLL_I2C.v       ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_i2c|stt                                                                                                    ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; stt.000000 ; stt.000111 ; stt.000110 ; stt.000101 ; stt.000100 ; stt.000011 ; stt.000010 ; stt.000001 ; stt.111111 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; stt.111111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; stt.000001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; stt.000010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; stt.000011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; stt.000100 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; stt.000101 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; stt.000110 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; stt.000111 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; stt.000000 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |top_i2c|topSRAM:u4|sttRead                                                            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; sttRead.0000 ; sttRead.0100 ; sttRead.0011 ; sttRead.0010 ; sttRead.0001 ; sttRead.0101 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; sttRead.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sttRead.0001 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; sttRead.0010 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; sttRead.0011 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; sttRead.0100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; sttRead.0000 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |top_i2c|topSRAM:u4|sttWrite                                                  ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; sttWrite.0000 ; sttWrite.0011 ; sttWrite.0010 ; sttWrite.0001 ; sttWrite.0100 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; sttWrite.0100 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; sttWrite.0001 ; 0             ; 0             ; 0             ; 1             ; 1             ;
; sttWrite.0010 ; 0             ; 0             ; 1             ; 0             ; 1             ;
; sttWrite.0011 ; 0             ; 1             ; 0             ; 0             ; 1             ;
; sttWrite.0000 ; 1             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; i_i2c_data[23]                         ; Stuck at GND due to stuck port data_in ;
; i_i2c_data[22]                         ; Stuck at VCC due to stuck port data_in ;
; i_i2c_data[18..21]                     ; Stuck at GND due to stuck port data_in ;
; i_i2c_data[17]                         ; Stuck at VCC due to stuck port data_in ;
; i_i2c_data[16]                         ; Stuck at GND due to stuck port data_in ;
; i2c:u1|SD[23]                          ; Stuck at GND due to stuck port data_in ;
; i2c:u1|SD[22]                          ; Stuck at VCC due to stuck port data_in ;
; i2c:u1|SD[18..21]                      ; Stuck at GND due to stuck port data_in ;
; i2c:u1|SD[17]                          ; Stuck at VCC due to stuck port data_in ;
; i2c:u1|SD[16]                          ; Stuck at GND due to stuck port data_in ;
; topSRAM:u4|LB                          ; Merged with topSRAM:u4|CE              ;
; topSRAM:u4|UB                          ; Merged with topSRAM:u4|CE              ;
; stt~13                                 ; Lost fanout                            ;
; stt~14                                 ; Lost fanout                            ;
; stt~15                                 ; Lost fanout                            ;
; stt~17                                 ; Lost fanout                            ;
; stt~18                                 ; Lost fanout                            ;
; topSRAM:u4|sttRead~9                   ; Lost fanout                            ;
; topSRAM:u4|sttRead~10                  ; Lost fanout                            ;
; topSRAM:u4|sttRead~11                  ; Lost fanout                            ;
; topSRAM:u4|sttRead~12                  ; Lost fanout                            ;
; topSRAM:u4|sttWrite~8                  ; Lost fanout                            ;
; topSRAM:u4|sttWrite~9                  ; Lost fanout                            ;
; topSRAM:u4|sttWrite~11                 ; Lost fanout                            ;
; Total Number of Removed Registers = 30 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                         ;
+----------------+---------------------------+----------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------+---------------------------+----------------------------------------+
; i_i2c_data[23] ; Stuck at GND              ; i2c:u1|SD[23]                          ;
;                ; due to stuck port data_in ;                                        ;
; i_i2c_data[22] ; Stuck at VCC              ; i2c:u1|SD[22]                          ;
;                ; due to stuck port data_in ;                                        ;
; i_i2c_data[21] ; Stuck at GND              ; i2c:u1|SD[21]                          ;
;                ; due to stuck port data_in ;                                        ;
; i_i2c_data[20] ; Stuck at GND              ; i2c:u1|SD[20]                          ;
;                ; due to stuck port data_in ;                                        ;
; i_i2c_data[19] ; Stuck at GND              ; i2c:u1|SD[19]                          ;
;                ; due to stuck port data_in ;                                        ;
; i_i2c_data[18] ; Stuck at GND              ; i2c:u1|SD[18]                          ;
;                ; due to stuck port data_in ;                                        ;
; i_i2c_data[17] ; Stuck at VCC              ; i2c:u1|SD[17]                          ;
;                ; due to stuck port data_in ;                                        ;
; i_i2c_data[16] ; Stuck at GND              ; i2c:u1|SD[16]                          ;
;                ; due to stuck port data_in ;                                        ;
+----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 242   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 76    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 185   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; i2c:u1|SD_COUNTER[4]                    ; 8       ;
; i2c:u1|SD_COUNTER[3]                    ; 15      ;
; i2c:u1|SD_COUNTER[0]                    ; 13      ;
; i2c:u1|SD_COUNTER[2]                    ; 12      ;
; i2c:u1|SD_COUNTER[1]                    ; 10      ;
; i2c:u1|SD_COUNTER[5]                    ; 8       ;
; i2c:u1|SCLK                             ; 3       ;
; topSRAM:u4|CE                           ; 4       ;
; topSRAM:u4|OE                           ; 2       ;
; topSRAM:u4|WE                           ; 2       ;
; VGA_Ctrl:u5|oVGA_HS                     ; 14      ;
; VGA_Ctrl:u5|oVGA_VS                     ; 2       ;
; i2c:u1|END                              ; 10      ;
; i2c:u1|SDO                              ; 4       ;
; index[0]                                ; 59      ;
; Total number of inverted registers = 15 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_i2c|addr_sram[14]                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_i2c|camera_read_data:u3|counter_row[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_i2c|i_i2c_data[12]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_i2c|addr_sram[5]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_i2c|i2c:u1|SD_COUNTER[1]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_i2c|stt                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_I2C:u2|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_I2C ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Signed Integer      ;
; CLK2_MULTIPLY_BY              ; 4                         ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 12                        ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 2                         ; Signed Integer      ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 25                        ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 500                       ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; PLL_I2C_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 11    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 31    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 44    ; Signed Integer                  ;
; V_TOTAL        ; 524   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL_I2C:u2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u5"                                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; oCurrent_X       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCurrent_Y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oAddress[21..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oRequest         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_read_data:u3"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c:u1"                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; ACK        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; SD_COUNTER ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "SD_COUNTER[5..1]" have no fanouts ;
; SD_COUNTER ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; SDO        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 90                          ;
; cycloneiii_ff         ; 242                         ;
;     CLR               ; 30                          ;
;     CLR SCLR          ; 22                          ;
;     ENA               ; 158                         ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SLD           ; 3                           ;
;     plain             ; 5                           ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 450                         ;
;     arith             ; 119                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 28                          ;
;     normal            ; 331                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 218                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Aug  3 16:36:50 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_i2c -c top_i2c
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_i2c.v
    Info (12023): Found entity 1: top_i2c File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_de2.v
    Info (12023): Found entity 1: i2c File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pll_i2c.v
    Info (12023): Found entity 1: PLL_I2C File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file output_files/camera_read_data.v
    Info (12023): Found entity 1: camera_read_data File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/camera_read_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: topSRAM File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/sram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: VGA_Ctrl File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v Line: 1
Info (12127): Elaborating entity "top_i2c" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_i2c.v(231): truncated value with size 32 to match size of target (7) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 231
Info (10264): Verilog HDL Case Statement information at top_i2c.v(222): all case item expressions in this case statement are onehot File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 222
Warning (10240): Verilog HDL Always Construct warning at top_i2c.v(206): inferring latch(es) for variable "i_WR", which holds its previous value in one or more paths through the always construct File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 206
Warning (10230): Verilog HDL assignment warning at top_i2c.v(248): truncated value with size 32 to match size of target (20) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 248
Warning (10230): Verilog HDL assignment warning at top_i2c.v(259): truncated value with size 22 to match size of target (20) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 259
Warning (10230): Verilog HDL assignment warning at top_i2c.v(355): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 355
Warning (10030): Net "message.data_a" at top_i2c.v(108) has no driver or initial value, using a default initial value '0' File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 108
Warning (10030): Net "message.waddr_a" at top_i2c.v(108) has no driver or initial value, using a default initial value '0' File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 108
Warning (10030): Net "message.we_a" at top_i2c.v(108) has no driver or initial value, using a default initial value '0' File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 108
Info (10041): Inferred latch for "i_WR" at top_i2c.v(206) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 206
Info (12128): Elaborating entity "i2c" for hierarchy "i2c:u1" File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 292
Warning (10230): Verilog HDL assignment warning at i2c_de2.v(85): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v Line: 85
Warning (10230): Verilog HDL assignment warning at i2c_de2.v(84): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c_de2.v(109): truncated value with size 32 to match size of target (6) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v Line: 109
Info (12128): Elaborating entity "PLL_I2C" for hierarchy "PLL_I2C:u2" File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 300
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_I2C:u2|altpll:altpll_component" File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL_I2C:u2|altpll:altpll_component" File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v Line: 103
Info (12133): Instantiated megafunction "PLL_I2C:u2|altpll:altpll_component" with the following parameter: File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/PLL_I2C.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_I2C"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_i2c_altpll.v
    Info (12023): Found entity 1: PLL_I2C_altpll File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/pll_i2c_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_I2C_altpll" for hierarchy "PLL_I2C:u2|altpll:altpll_component|PLL_I2C_altpll:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "camera_read_data" for hierarchy "camera_read_data:u3" File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 312
Warning (10230): Verilog HDL assignment warning at camera_read_data.v(60): truncated value with size 32 to match size of target (10) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/camera_read_data.v Line: 60
Warning (10230): Verilog HDL assignment warning at camera_read_data.v(67): truncated value with size 32 to match size of target (9) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/output_files/camera_read_data.v Line: 67
Info (12128): Elaborating entity "topSRAM" for hierarchy "topSRAM:u4" File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 327
Info (10264): Verilog HDL Case Statement information at sram.v(54): all case item expressions in this case statement are onehot File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/sram.v Line: 54
Info (10264): Verilog HDL Case Statement information at sram.v(64): all case item expressions in this case statement are onehot File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/sram.v Line: 64
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u5" File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 349
Warning (10230): Verilog HDL assignment warning at vga.v(71): truncated value with size 32 to match size of target (22) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v Line: 71
Warning (10230): Verilog HDL assignment warning at vga.v(74): truncated value with size 32 to match size of target (11) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v Line: 74
Warning (10230): Verilog HDL assignment warning at vga.v(75): truncated value with size 32 to match size of target (11) File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/vga.v Line: 75
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "message" is uninferred due to asynchronous read logic File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 108
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/top_i2c.ram0_top_i2c_70426437.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/db/top_i2c.ram0_top_i2c_70426437.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/i2c_de2.v Line: 79
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pin_oVGA_SYNC" is stuck at VCC File: D:/2024/FPGA/codeFPGAL_LIB/LIB_I2C/top_i2c.v Line: 67
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 632 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 541 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Sat Aug  3 16:36:58 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


