INFO: [HLS 200-10] Running '/media/manolis/90GB/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'manolis' on host 'ThinkStation-C20' (Linux_x86_64 version 5.0.0-37-generic) on Sun Dec 15 16:30:31 EET 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4'
Sourcing Tcl script '/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/csim.tcl'
INFO: [HLS 200-10] Opening project '/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint'.
INFO: [HLS 200-10] Opening solution '/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
make: Warning: File '/dev/null' has modification time 4196 s in the future
make: warning:  Clock skew detected.  Your build may be incomplete.

Seed 0
Size 10
Dimension 4
Threshold 80.000000

Software execution time: 0.000003
Hardware execution time: 0.000052

no errors

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
