
*** Running vivado
    with args -log Uart_ETH_smartconnect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_smartconnect_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_smartconnect_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 263.828 ; gain = 43.543
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 448.207 ; gain = 89.309
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_smartconnect_0_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/synth/Uart_ETH_smartconnect_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_NFQSI8' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:2253]
INFO: [Synth 8-638] synthesizing module 'bd_5544_one_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_5544_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_one_0' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_5544_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_psr_aclk_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_5544_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_psr_aclk_0' (9#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_5544_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_NFQSI8' (10#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:2253]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1BYGAA3' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:2315]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00e_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_5544_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00e_0' (25#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_5544_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1BYGAA3' (26#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:2315]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_1Y5ZRJB' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:2686]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00arn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_5544_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (32#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (35#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00arn_0' (41#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_5544_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00awn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_5544_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00awn_0' (42#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_5544_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00bn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_5544_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (42#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (42#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00bn_0' (43#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_5544_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00rn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_5544_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (43#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00rn_0' (44#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_5544_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00wn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_5544_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (44#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (44#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00wn_0' (45#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_5544_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_1Y5ZRJB' (46#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:2686]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00s2a_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_5544_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00s2a_0' (48#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_5544_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_5544_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00a2s_0' (50#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_5544_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_DBF1U0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:2991]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_5544_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00mmu_0' (54#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_5544_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_5544_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00sic_0' (57#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_5544_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_5544_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00tr_0' (60#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_5544_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_DBF1U0' (61#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:2991]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_G657GY' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:3596]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_5544_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (61#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (61#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_0' (62#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_5544_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_5544_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_0' (63#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_5544_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_5544_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (63#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_0' (64#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_5544_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_5544_srn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_0' (66#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_5544_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_5544_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (68#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_0' (69#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_5544_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_G657GY' (70#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:3596]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s01a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_5544_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s01a2s_0' (71#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_5544_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1E3H4NW' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:3892]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s01mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_5544_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s01mmu_0' (72#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_5544_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s01sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_5544_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s01sic_0' (73#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_5544_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s01tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_5544_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s01tr_0' (74#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_5544_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1E3H4NW' (75#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:3892]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1AEXTNO' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:4497]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_5544_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_1' (76#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_5544_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_5544_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_1' (77#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_5544_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_5544_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_1' (78#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_5544_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_5544_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_1' (79#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_5544_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_5544_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_1' (80#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_5544_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1AEXTNO' (81#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:4497]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s02a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_5544_s02a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s02a2s_0' (82#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_5544_s02a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_1HXVISH' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:4793]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s02mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_5544_s02mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s02mmu_0' (83#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_5544_s02mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s02sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_5544_s02sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s02sic_0' (84#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_5544_s02sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s02tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_5544_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s02tr_0' (85#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_5544_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_1HXVISH' (86#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:4793]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_1OT5DBZ' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:5398]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_5544_sarn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_2' (87#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_5544_sarn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_5544_sawn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_2' (88#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_5544_sawn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_5544_sbn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_2' (89#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_5544_sbn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_5544_srn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_2' (90#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_5544_srn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_2' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_5544_swn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_2' (91#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_5544_swn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_1OT5DBZ' (92#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:5398]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s03a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_5544_s03a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s03a2s_0' (93#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_5544_s03a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's03_entry_pipeline_imp_OQ2XBP' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:5694]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s03mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_5544_s03mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s03mmu_0' (94#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_5544_s03mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s03sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_5544_s03sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s03sic_0' (95#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_5544_s03sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s03tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_5544_s03tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s03tr_0' (96#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_5544_s03tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's03_entry_pipeline_imp_OQ2XBP' (97#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:5694]
INFO: [Synth 8-638] synthesizing module 's03_nodes_imp_JGPTQH' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:6299]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_5544_sarn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_3' (98#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_5544_sarn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_5544_sawn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_3' (99#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_5544_sawn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_5544_sbn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_3' (100#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_5544_sbn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_5544_srn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_3' (101#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_5544_srn_3.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_3' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_5544_swn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_3' (102#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_5544_swn_3.sv:58]
INFO: [Synth 8-256] done synthesizing module 's03_nodes_imp_JGPTQH' (103#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:6299]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_MNYMME' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:6595]
INFO: [Synth 8-638] synthesizing module 'bd_5544_arsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_5544_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_arsw_0' (106#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_5544_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_awsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_5544_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_awsw_0' (107#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_5544_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_bsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_5544_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_bsw_0' (108#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_5544_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_rsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_5544_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_rsw_0' (109#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_5544_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_wsw_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_5544_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_wsw_0' (110#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_5544_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_MNYMME' (111#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:6595]
INFO: [Synth 8-256] done synthesizing module 'bd_5544' (112#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_smartconnect_0_0' (113#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970410_LEDPanel_LCD_KeyPad_Modif/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/synth/Uart_ETH_smartconnect_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 625.180 ; gain = 266.281
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 625.180 ; gain = 266.281
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1742.047 ; gain = 88.477
Finished Constraint Validation : Time (s): cpu = 00:02:15 ; elapsed = 00:02:12 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:15 ; elapsed = 00:02:12 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:12 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:23 ; elapsed = 00:02:21 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:03:35 . Memory (MB): peak = 1742.047 ; gain = 1383.148
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_4/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28    | 
|inst/i_4/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28    | 
|inst/i_4/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4     | 
|inst/i_4/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 11              | RAM32M x 2     | 
|inst/i_4/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4     | 
|inst/i_4/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 89              | RAM32M x 15    | 
|inst/i_4/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_4/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_4/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_4/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_4/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_4/\s03_nodes/s03_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s03_nodes/s03_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 144             | RAM32M x 24    | 
|inst/i_4/\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 144             | RAM32M x 24    | 
|inst/i_4/\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 29              | RAM32M x 5     | 
|inst/i_4/\s03_nodes/s03_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\s03_nodes/s03_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_4/\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|inst/i_4/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 144             | RAM32M x 24    | 
|inst/i_4/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 144             | RAM32M x 24    | 
|inst/i_4/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 29              | RAM32M x 5     | 
|inst/i_4/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_4/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|inst/i_4/\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 144             | RAM32M x 24    | 
|inst/i_4/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 144             | RAM32M x 24    | 
|inst/i_4/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 29              | RAM32M x 5     | 
|inst/i_4/\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_4/\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_4/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_4/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|inst/i_5/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_5/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 144             | RAM32M x 24    | 
|inst/i_5/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_5/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 144             | RAM32M x 24    | 
|inst/i_5/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_5/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 29              | RAM32M x 5     | 
|inst/i_5/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_5/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_5/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_5/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Timing Optimization : Time (s): cpu = 00:04:15 ; elapsed = 00:04:18 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Technology Mapping : Time (s): cpu = 00:04:25 ; elapsed = 00:04:29 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished IO Insertion : Time (s): cpu = 00:04:27 ; elapsed = 00:04:30 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Renaming Generated Instances : Time (s): cpu = 00:04:27 ; elapsed = 00:04:31 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:30 ; elapsed = 00:04:34 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Renaming Generated Ports : Time (s): cpu = 00:04:30 ; elapsed = 00:04:34 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Handling Custom Attributes : Time (s): cpu = 00:04:31 ; elapsed = 00:04:34 . Memory (MB): peak = 1742.047 ; gain = 1383.148
Finished Renaming Generated Nets : Time (s): cpu = 00:04:31 ; elapsed = 00:04:35 . Memory (MB): peak = 1742.047 ; gain = 1383.148

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |   300|
|3     |LUT2     |   773|
|4     |LUT3     |   574|
|5     |LUT4     |  2073|
|6     |LUT5     |   707|
|7     |LUT6     |  1980|
|8     |RAM16X1D |     4|
|9     |RAM32M   |   479|
|10    |RAM32X1D |    11|
|11    |SRL16    |     1|
|12    |SRLC32E  |    92|
|13    |FDR      |     4|
|14    |FDRE     |  5690|
|15    |FDSE     |   209|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:31 ; elapsed = 00:04:35 . Memory (MB): peak = 1742.047 ; gain = 1383.148
synth_design: Time (s): cpu = 00:04:43 ; elapsed = 00:04:47 . Memory (MB): peak = 1742.047 ; gain = 1390.906
