// Seed: 950658551
module module_0 (
    input id_0,
    input id_1
);
  wire id_2;
  assign id_2[1] = 1;
  logic id_3;
endmodule
