tegra_cpufreq_exit	,	F_20
frequency	,	V_7
suspend_freq	,	V_19
"cpu"	,	L_5
tegra_cpu_exit	,	F_13
ifreq	,	V_4
tegra_cpufreq_init	,	F_14
clk_put	,	F_18
freq_table	,	V_6
cpufreq_register_driver	,	F_19
tegra_cpu_init	,	F_11
ret	,	V_9
cpufreq_unregister_driver	,	F_21
tegra_get_intermediate	,	F_1
clk	,	V_18
index	,	V_3
cpu	,	V_15
tegra_target_intermediate	,	F_3
"pll_x"	,	L_3
PTR_ERR	,	F_17
clk_set_parent	,	F_5
clk_get_rate	,	F_2
"Failed to change pll_x to %lu\n"	,	L_1
tegra_target	,	F_7
pll_x_clk	,	V_10
pr_err	,	F_9
clk_set_rate	,	F_8
cur	,	V_8
tegra_cpufreq_driver	,	V_20
pll_p_clk	,	V_5
NUM_CPUS	,	V_16
cpu_clk	,	V_11
"pll_p"	,	L_4
rate	,	V_13
clk_prepare_enable	,	F_4
policy	,	V_2
clk_get_sys	,	F_15
"cclk"	,	L_2
"emc"	,	L_6
clk_disable_unprepare	,	F_6
WARN_ON	,	F_10
emc_clk	,	V_14
cpufreq_generic_init	,	F_12
cpufreq_policy	,	V_1
EINVAL	,	V_17
__init	,	T_1
__exit	,	T_2
pll_x_prepared	,	V_12
IS_ERR	,	F_16
