<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>QSPI</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">QSPI<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9d8696814261ff493528b50c255eb7d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d8696814261ff493528b50c255eb7d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga9d8696814261ff493528b50c255eb7d3">QSPI_CLKSWITCH_MASK</a>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="memdesc:ga9d8696814261ff493528b50c255eb7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value to get input clock select value 0 - 128 MHz input clock 1 - 192 MHz input clock 2 - 76.8 MHz input clock. <br /></td></tr>
<tr class="separator:ga9d8696814261ff493528b50c255eb7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad668f8a8851c72997dca76c805f9c501"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad668f8a8851c72997dca76c805f9c501"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gad668f8a8851c72997dca76c805f9c501">QSPI_CLKSWITCH_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:gad668f8a8851c72997dca76c805f9c501"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift value to get input clock select value. <br /></td></tr>
<tr class="separator:gad668f8a8851c72997dca76c805f9c501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c94124204e3271f1601ba3a090dfe7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7c94124204e3271f1601ba3a090dfe7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gac7c94124204e3271f1601ba3a090dfe7">QSPI_CLKDIVIDER_MASK</a>&#160;&#160;&#160;(0x0FFFFU)</td></tr>
<tr class="memdesc:gac7c94124204e3271f1601ba3a090dfe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value to get input clock divider value to be set in QSPI IP internal divider. <br /></td></tr>
<tr class="separator:gac7c94124204e3271f1601ba3a090dfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d49f4a0f917e7bef99b37f56706a078"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d49f4a0f917e7bef99b37f56706a078"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga0d49f4a0f917e7bef99b37f56706a078">QSPI_CLKDIVIDER_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga0d49f4a0f917e7bef99b37f56706a078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift value to get input clock divider value. <br /></td></tr>
<tr class="separator:ga0d49f4a0f917e7bef99b37f56706a078"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga19b4895fd355afe8a9da7d3555fa834c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19b4895fd355afe8a9da7d3555fa834c"></a>
typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga30d7e8a837c57eb47fc6855f3668e1f2">qspiIntrMask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga19b4895fd355afe8a9da7d3555fa834c">qspiIntrMask_t</a></td></tr>
<tr class="memdesc:ga19b4895fd355afe8a9da7d3555fa834c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumerates the flags for word or frame interrupt for QSPI module. <br /></td></tr>
<tr class="separator:ga19b4895fd355afe8a9da7d3555fa834c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e43148c4e00a26b73bda42428f56238"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e43148c4e00a26b73bda42428f56238"></a>
typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga963e5aff4dc96e673b1577e1e400f583">qspiClkMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga2e43148c4e00a26b73bda42428f56238">qspiClkMode_t</a></td></tr>
<tr class="memdesc:ga2e43148c4e00a26b73bda42428f56238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the four possible clock modes for QSPI. Each mode has different values of clock phase(CKPH) and clock polarity(CKP) <br /></td></tr>
<tr class="separator:ga2e43148c4e00a26b73bda42428f56238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9ebf431e357f8df176890778e16450"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc9ebf431e357f8df176890778e16450"></a>
typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#gaae730ec1509b63af1ab1e7682bbe60cc">qspiChipSelect</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450">qspiChipSelect_t</a></td></tr>
<tr class="memdesc:gacc9ebf431e357f8df176890778e16450"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connect to four external devices. <br /></td></tr>
<tr class="separator:gacc9ebf431e357f8df176890778e16450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8ae51d7494a5885aa3f1431f082ecb"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#gae486799e51e5022c5a0226f2e12a1be6">qspiCsPol</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga9b8ae51d7494a5885aa3f1431f082ecb">qspiCsPol_t</a></td></tr>
<tr class="separator:ga9b8ae51d7494a5885aa3f1431f082ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e4efb05662762a5966317fad47d962"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72e4efb05662762a5966317fad47d962"></a>
typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#gaac68fbd78a6213ecb7e6bdc050b3c4e0">qspiDataDelay</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga72e4efb05662762a5966317fad47d962">qspiDataDelay_t</a></td></tr>
<tr class="memdesc:ga72e4efb05662762a5966317fad47d962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the value of Data delay value for each chip select. Data is output on the same cycle as CS_N goes active, or 1, 2 or 3 DCLK cycles after the CS_N goes active depending on the data delay provided. <br /></td></tr>
<tr class="separator:ga72e4efb05662762a5966317fad47d962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab291ad9b3a40d5b90b6e6eda59873281"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab291ad9b3a40d5b90b6e6eda59873281"></a>
typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#gac44516f53febaf8b99ce3863e695399d">qspiMemMapNumAddrBytes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gab291ad9b3a40d5b90b6e6eda59873281">qspiMemMapNumAddrBytes_t</a></td></tr>
<tr class="memdesc:gab291ad9b3a40d5b90b6e6eda59873281"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the number of Address bytes to be sent before transfer in memory mapped mode for each chip select. <br /></td></tr>
<tr class="separator:gab291ad9b3a40d5b90b6e6eda59873281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1834f1638a3e7bf1c7655906d12e77b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1834f1638a3e7bf1c7655906d12e77b5"></a>
typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#gaf3dbe86346fdc7b1f6c5dc93570e8e63">qspiMemMapPortSel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga1834f1638a3e7bf1c7655906d12e77b5">qspiMemMapPortSel_t</a></td></tr>
<tr class="memdesc:ga1834f1638a3e7bf1c7655906d12e77b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumerates the values for switch to be set in the QSPI switch register for selection between config port and memory mapped port. If 0 (default) config port has is selected to control config of core SPI module module. If 1, Memory Mapped Protocol Translator is selected to control config port of core SPI module. <br /></td></tr>
<tr class="separator:ga1834f1638a3e7bf1c7655906d12e77b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579b15a4f38bc50c5df28096047b45a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga579b15a4f38bc50c5df28096047b45a4"></a>
typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#gae108934798a84e8c17f2778f3d718a5a">qspiMemMapReadType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga579b15a4f38bc50c5df28096047b45a4">qspiMemMapReadType_t</a></td></tr>
<tr class="memdesc:ga579b15a4f38bc50c5df28096047b45a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum Enumerates the different read types for each chip select for transfer in memory mapped mode. <br /></td></tr>
<tr class="separator:ga579b15a4f38bc50c5df28096047b45a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4bfe5874f99bdea627b5af77bc2366"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b4bfe5874f99bdea627b5af77bc2366"></a>
typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#gaae9a2f8457669d09f0539c135e22367c">qspiCfgModeTxCmd</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga0b4bfe5874f99bdea627b5af77bc2366">qspiCfgModeTxCmd_t</a></td></tr>
<tr class="memdesc:ga0b4bfe5874f99bdea627b5af77bc2366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the various transfer commands to be set in the command register for transfer using configuration registers. <br /></td></tr>
<tr class="separator:ga0b4bfe5874f99bdea627b5af77bc2366"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gae487518fe9e77af2c9f45cebe2af5e76"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gae487518fe9e77af2c9f45cebe2af5e76">qspi_DeviceType_e</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76a6797254dc51236d7cf9f96d77c275cb6">DEVICE_TYPE_QSPI4</a> = 0x01U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76ae62ae7973138c1c10353f487daba0e1d">DEVICE_TYPE_QSPI1</a> = 0x02U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76ace167165e575fbf0d8ef659a51b2daff">DEVICE_TYPE_MICRON_QSPI4</a> = 0x11U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76a1932ed87329538681e9f4c5a4d5b42e8">DEVICE_TYPE_MICRON_QSPI1</a> = 0x12U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76a6d621c32ac0a992f812369168a491d8a">DEVICE_TYPE_MICRON_1GBIT_QSPI4</a> = 0x13U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76aae09ad954d791795d044f6276f94515e">DEVICE_TYPE_MICRON_1GBIT_QSPI1</a> = 0x14U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76a5bf1a0fc069b872524fc707970333c3d">DEVICE_TYPE_WINBOND_QSPI4</a> = 0x21U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76aa7186bdb5a4c471e02d474dd71e61b31">DEVICE_TYPE_WINBOND_QSPI1</a> = 0x22U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76a082b8bfa4cfe1617eec994c51614a08e">DEVICE_TYPE_ISSI_QSPI4</a> = 0x31U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76a4a8364ed96674d431b986fe42c4a33da">DEVICE_TYPE_ISSI_QSPI1</a> = 0x32U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76aedf7a59b81d74ea925215ccb8f4e8784">DEVICE_TYPE_SPANSION_QSPI4</a> = 0x41U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76a05476ecb76d81934aecfc8274e70bbbb">DEVICE_TYPE_SPANSION_QSPI1</a> = 0x42U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggae487518fe9e77af2c9f45cebe2af5e76a10207da2a5b76d82cbe2f8bd71d2aff1">DEVICE_TYPE_CUSTOM</a> = 0xF0U
<br />
 }</td></tr>
<tr class="memdesc:gae487518fe9e77af2c9f45cebe2af5e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the values used to represent QSPI device type.  <a href="group___c_s_l___q_s_p_i.html#gae487518fe9e77af2c9f45cebe2af5e76">More...</a><br /></td></tr>
<tr class="separator:gae487518fe9e77af2c9f45cebe2af5e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6123b8b87a464bd8871176a7081dc37a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga6123b8b87a464bd8871176a7081dc37a">qspi_ClockFreq_e</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga6123b8b87a464bd8871176a7081dc37aae96fbff9f62ab5930457d790e48e0b51">QSPI_SCLK_FREQ_64MHz</a> = 0x00001U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga6123b8b87a464bd8871176a7081dc37aabf0d80be0f1433c2b038e0764d725c5c">QSPI_SCLK_FREQ_32MHz</a> = 0x00003U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga6123b8b87a464bd8871176a7081dc37aa3149c413d28cef7a580c43d6234a0c0d">QSPI_SCLK_FREQ_16MHz</a> = 0x00007U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga6123b8b87a464bd8871176a7081dc37aa3290ef4bdce5e6625b9c4d7ed00fe357">QSPI_SCLK_FREQ_96MHz</a> = 0x10001U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga6123b8b87a464bd8871176a7081dc37aa4b6b1530805f652e0729b2cdc7477ccb">QSPI_SCLK_FREQ_48MHz</a> = 0x10003U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga6123b8b87a464bd8871176a7081dc37aa3e4c91cdc6694b5c961c686e4a1b9ed2">QSPI_SCLK_FREQ_24MHz</a> = 0x10007U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga6123b8b87a464bd8871176a7081dc37aafd96237f872134043a1070cc810ca474">QSPI_SCLK_FREQ_12MHz</a> = 0x1000FU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga6123b8b87a464bd8871176a7081dc37aa3a3a02143832190c8c5e2fe138a1003d">QSPI_SCLK_FREQ_76_8MHz</a> = 0x20000U
<br />
 }</td></tr>
<tr class="memdesc:ga6123b8b87a464bd8871176a7081dc37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the values used to represent QSPI flash clock frequency.  <a href="group___c_s_l___q_s_p_i.html#ga6123b8b87a464bd8871176a7081dc37a">More...</a><br /></td></tr>
<tr class="separator:ga6123b8b87a464bd8871176a7081dc37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a6f2df0a2bbf9ed434285cc9056aeb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga92a6f2df0a2bbf9ed434285cc9056aeb">qspi_ChipSelect_e</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga92a6f2df0a2bbf9ed434285cc9056aeba5bd2d43ad8edd080d2eeaed8ff4e5d86">QSPI_MMR</a> = 0, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga92a6f2df0a2bbf9ed434285cc9056aeba1b31f3ed942fb43d0de2f225138b5569">QSPI_CS0</a> = 1, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga92a6f2df0a2bbf9ed434285cc9056aeba7347fd9336ba242e5cca0e0d5ec7a7b7">QSPI_CS1</a> = 2, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga92a6f2df0a2bbf9ed434285cc9056aeba12c9099fc5cc7f11c0316d0a2648ab45">QSPI_CS2</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga92a6f2df0a2bbf9ed434285cc9056aeba6c89491928351c90edd1e7033ffc0ced">QSPI_CS3</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:ga92a6f2df0a2bbf9ed434285cc9056aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the values used to represent Chip select value.  <a href="group___c_s_l___q_s_p_i.html#ga92a6f2df0a2bbf9ed434285cc9056aeb">More...</a><br /></td></tr>
<tr class="separator:ga92a6f2df0a2bbf9ed434285cc9056aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c3222f62d35dbc56b8bee94ab3abe0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga95c3222f62d35dbc56b8bee94ab3abe0">qspi_ReadCommand_e</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a20d0533365a50dbfd4d387985a32bb13">QSPI_CMD_READ_24</a> = 0x03U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a956829bb841e72330afad1ce27f6341c">QSPI_CMD_READ</a> = 0x13U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0ab7a7555a347dd7bae34961c245848c2d">QSPI_CMD_RDSR</a> = 0x05U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a4b9dc0ec2bc9803ca0bc7567a8c45b5a">QSPI_CMD_RDSR2</a> = 0x07U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0af41ac5e0289812c1aff4740a4ee60adb">QSPI_CMD_RDCR</a> = 0x35U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a35398be7f49c51a1b243bc8eb366ad0e">QSPI_CMD_WREN</a> = 0x06U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a86a1741df3244060f171eba4e14ab406">QSPI_CMD_WRREG</a> = 0x01U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a676c5f2e02de969a80e1a63d06a0f65b">QSPI_CMD_WRITE_24</a> = 0x02U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a6a902ac6cb563f08e9e8b971ab060b65">QSPI_CMD_WRITE</a> = 0x12U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a05518f0d19e97077ca97a9cdc0dd166e">QSPI_CMD_FAST_READ_24</a> = 0x0BU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0ac320e11f55d5b52d3444d9b981a983a7">QSPI_CMD_FAST_READ</a> = 0x0CU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0aeb80c8ca071cd926bec796c0f9745010">QSPI_CMD_FAST_DREAD_24</a> = 0x3BU, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0ae43192abe66f5cba25683da87eb11486">QSPI_CMD_FAST_DREAD</a> = 0x3CU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a6ce48ed3d7266c7f93fd47c1dd0be05e">QSPI_CMD_FAST_QREAD_24</a> = 0x6BU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a87059aa9ddb117593176ec87b9bb27d4">QSPI_CMD_FAST_QREAD</a> = 0x6CU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a645fc8b7b7e33f8e3dac35eb0f5af855">QSPI_CMD_MFGID</a> = 0x90U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0ac57799a2992cd8723275e1f5a0826f75">QSPI_CMD_BLKERASE_24</a> = 0xD8U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0ae54732a1ffa83bb3746148b6254e9a72">QSPI_CMD_BLKERASE</a> = 0xDCU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a5934933b99c32b04361935b1f0806838">QSPI_CMD_PAGEERASE</a> = 0x21U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a696e359d930e2a9037eb8c660969ae6a">QSPI_CMD_PAGEERASE_24</a> = 0x20U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a96c236e7247a4b3868aa8ae85e06b79c">QSPI_CMD_FULLERASE</a> = 0x60U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0afb2f49907b0b7f43aad1b5ef99c4ff32">QSPI_CMD_SPANSION_RESET</a> = 0xF0U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a9f0db6a8389bff0d6c90b0fa576d3c42">QSPI_CMD_MICRON_READ_24</a> = 0x03U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a0c8864a865c7a97d0ecb5957825b6f5e">QSPI_CMD_MICRON_RDSR</a> = 0x05U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a1e8271c0c621ed5be6f36eb904c4aeb6">QSPI_CMD_MICRON_QREAD_24</a> = 0x6BU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0aa240f0d45428c4399013224eb9c35894">QSPI_CMD_MICRON_WRITE_24</a> = 0x02U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a7b4ddeaa4abb5036a5bba19e7776b2a4">QSPI_CMD_MICRON_MFGID</a> = 0x9EU, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a0a69d66fdb71dd68cb0d631a02f8a3fb">QSPI_CMD_MICRON_WREN</a> = 0x06U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a6426bf8bb11f3a0e270b9a59d0e06e8f">QSPI_CMD_MICRON_BLKERASE_24</a> = 0xD8U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0ae2212a1093b6a4abbf69d2ee73ccff7f">QSPI_CMD_MICRON_FULLERASE</a> = 0xC7U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0af1de047f98bd2b58a81b48c536f2191e">QSPI_CMD_MICRON_RDNVCR</a> = 0xB5U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a4cc35c72dd9cb4ee5627e5da7c5a3c71">QSPI_CMD_MICRON_WRNVCR</a> = 0xB1U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a3a1027258f4667acfb3657238427669c">QSPI_CMD_MICRON_RDEVCR</a> = 0x65U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a2eb8cb63342e00828d8900809c89a20c">QSPI_CMD_MICRON_WREVCR</a> = 0x61U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a75b52240e9977fd7951dc4008afacc96">QSPI_CMD_MICRON_1GBIT_FULLERASE</a> = 0xC4U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a89b3acbf27574241aa136bf6d7edd5d4">QSPI_CMD_WINBOND_RDSR2</a> = 0x35U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a5afb74d36a9a8805747de0388d3e8ab0">QSPI_CMD_WINBOND_WRSR2</a> = 0x31U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a06a056ca51392721dca7a1e33d1aa5e3">QSPI_CMD_RESET_ENABLE</a> = 0x66U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a8c9eacacde229fc90f4ecf617e60b156">QSPI_CMD_RESET_DEVICE</a> = 0x99U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga95c3222f62d35dbc56b8bee94ab3abe0a88075931c5bd81777fdf1e0cda8830d3">QSPI_CMD_JDEC_DEVICE_ID</a> = 0x9FU
<br />
 }</td></tr>
<tr class="memdesc:ga95c3222f62d35dbc56b8bee94ab3abe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the values used to represent QSPI commands.  <a href="group___c_s_l___q_s_p_i.html#ga95c3222f62d35dbc56b8bee94ab3abe0">More...</a><br /></td></tr>
<tr class="separator:ga95c3222f62d35dbc56b8bee94ab3abe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d7e8a837c57eb47fc6855f3668e1f2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga30d7e8a837c57eb47fc6855f3668e1f2">qspiIntrMask</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a993696b112893b49eddf886bd1a658b0">QSPI_INTR_MASK_MODE_M_FAIL</a> = CSL_QSPI_IRQ_STATUS_REG_MODE_M_FAIL_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a1d0377d79c3ce1b3182915239d9b4e17">QSPI_INTR_MASK_UNDERFLOW_DET</a> = CSL_QSPI_IRQ_STATUS_REG_UNDERFLOW_DET_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a72869a4b81b683cb3c96ed04047c9b8b">QSPI_INTR_MASK_IND_OP_DONE</a> = CSL_QSPI_IRQ_STATUS_REG_INDIRECT_OP_DONE_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a5ae1c90b39c8314ead85ab34978f1385">QSPI_INTR_MASK_IND_RD_REJECT</a> = CSL_QSPI_IRQ_STATUS_REG_INDIRECT_READ_REJECT_FLD_MASK, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2ad48f85e68f145849480d3cf50f5b7027">QSPI_INTR_MASK_PROT_WR_ATTEMPT</a> = CSL_QSPI_IRQ_STATUS_REG_PROT_WR_ATTEMPT_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a056879da7dedeb66008602f4af1f03b7">QSPI_INTR_MASK_ILLEGAL_ACCESS_DET</a> = CSL_QSPI_IRQ_STATUS_REG_ILLEGAL_ACCESS_DET_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2acecc1b488ea33c0fed7a28400dfe0597">QSPI_INTR_MASK_IND_XFER_LVL_BREACH</a> = CSL_QSPI_IRQ_STATUS_REG_INDIRECT_XFER_LEVEL_BREACH_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a430c166b606b2c67e45277e9050ea925">QSPI_INTR_MASK_RECV_OVERFLOW_DET</a> = CSL_QSPI_IRQ_STATUS_REG_RECV_OVERFLOW_FLD_MASK, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2acda71ad9e379c359a7303557b25ac66b">QSPI_INTR_MASK_TX_FIFO_NOT_FULL</a> = CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_NOT_FULL_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a94d7545ad02dd730bef9c2c0cc2ab352">QSPI_INTR_MASK_TX_FIFO_FULL</a> = CSL_QSPI_IRQ_STATUS_REG_TX_FIFO_FULL_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2aae2f93e6bd26c40142b76783cdff0c12">QSPI_INTR_MASK_RX_FIFO_NOT_EMPTY</a> = CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_NOT_EMPTY_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2ac1d0a511019a6a512e07487f560f92d6">QSPI_INTR_MASK_RX_FIFO_FULL</a> = CSL_QSPI_IRQ_STATUS_REG_RX_FIFO_FULL_FLD_MASK, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2ad1266da0bd1b9d84784c3d1827a884c5">QSPI_INTR_MASK_IND_RD_SRAM_FULL</a> = CSL_QSPI_IRQ_STATUS_REG_INDRD_SRAM_FULL_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a53aeba27a49c853a147397310994ae45">QSPI_INTR_MASK_POLL_EXP_INT</a> = CSL_QSPI_IRQ_STATUS_REG_POLL_EXP_INT_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a8b3c7c839c73f36e339e5dddbfcf9a99">QSPI_INTR_MASK_IRQ_STAT_RESV</a> = CSL_QSPI_IRQ_STATUS_REG_IRQ_STAT_RESV_FLD_MASK, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2aa0e8384231243486a58b0f13b5c4ecce">QSPI_INTR_MASK_FRAME</a> = QSPI_INTR_ENABLE_SET_REG_FIRQ_ENA_SET_MASK, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga30d7e8a837c57eb47fc6855f3668e1f2a54a4e3af8064b0a492c5f117941ea328">QSPI_INTR_MASK_WORD</a> = QSPI_INTR_ENABLE_SET_REG_WIRQ_ENA_SET_MASK
<br />
 }</td></tr>
<tr class="memdesc:ga30d7e8a837c57eb47fc6855f3668e1f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumerates the flags for word or frame interrupt for QSPI module.  <a href="group___c_s_l___q_s_p_i.html#ga30d7e8a837c57eb47fc6855f3668e1f2">More...</a><br /></td></tr>
<tr class="separator:ga30d7e8a837c57eb47fc6855f3668e1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963e5aff4dc96e673b1577e1e400f583"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga963e5aff4dc96e673b1577e1e400f583">qspiClkMode</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga963e5aff4dc96e673b1577e1e400f583a1c16d667ddc82e0fbef1ca4d87bcdba5">QSPI_CLK_MODE_0</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga963e5aff4dc96e673b1577e1e400f583aadc20332066dbe348d768744ac53362d">QSPI_CLK_MODE_1</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga963e5aff4dc96e673b1577e1e400f583a755beb880af455a8d52b9527bc7a1a88">QSPI_CLK_MODE_2</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga963e5aff4dc96e673b1577e1e400f583a1a22c561900077594dcc20fb39a1ec1f">QSPI_CLK_MODE_3</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#gga963e5aff4dc96e673b1577e1e400f583a1c16d667ddc82e0fbef1ca4d87bcdba5">QSPI_CLK_MODE_0</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga963e5aff4dc96e673b1577e1e400f583aadc20332066dbe348d768744ac53362d">QSPI_CLK_MODE_1</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga963e5aff4dc96e673b1577e1e400f583a755beb880af455a8d52b9527bc7a1a88">QSPI_CLK_MODE_2</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#gga963e5aff4dc96e673b1577e1e400f583a1a22c561900077594dcc20fb39a1ec1f">QSPI_CLK_MODE_3</a>
<br />
 }</td></tr>
<tr class="memdesc:ga963e5aff4dc96e673b1577e1e400f583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the four possible clock modes for QSPI. Each mode has different values of clock phase(CKPH) and clock polarity(CKP)  <a href="group___c_s_l___q_s_p_i.html#ga963e5aff4dc96e673b1577e1e400f583">More...</a><br /></td></tr>
<tr class="separator:ga963e5aff4dc96e673b1577e1e400f583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae730ec1509b63af1ab1e7682bbe60cc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gaae730ec1509b63af1ab1e7682bbe60cc">qspiChipSelect</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae730ec1509b63af1ab1e7682bbe60cca92f381b5ef192a15699d6e7ede86084b">QSPI_CHIP_SELECT_CS0</a> = 0x0U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae730ec1509b63af1ab1e7682bbe60ccaabfa179105e213410e4c9d9fea38b8cb">QSPI_CHIP_SELECT_CS1</a> = 0x1U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae730ec1509b63af1ab1e7682bbe60ccab889fc97b0da1b63365371e90622457f">QSPI_CHIP_SELECT_CS2</a> = 0x2U
, <a class="el" href="group___c_s_l___q_s_p_i.html#ggaae730ec1509b63af1ab1e7682bbe60cca92f381b5ef192a15699d6e7ede86084b">QSPI_CHIP_SELECT_CS0</a> = 0x0U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae730ec1509b63af1ab1e7682bbe60ccaabfa179105e213410e4c9d9fea38b8cb">QSPI_CHIP_SELECT_CS1</a> = 0x1U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae730ec1509b63af1ab1e7682bbe60ccab889fc97b0da1b63365371e90622457f">QSPI_CHIP_SELECT_CS2</a> = 0x2U
<br />
 }</td></tr>
<tr class="memdesc:gaae730ec1509b63af1ab1e7682bbe60cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connect to four external devices.  <a href="group___c_s_l___q_s_p_i.html#gaae730ec1509b63af1ab1e7682bbe60cc">More...</a><br /></td></tr>
<tr class="separator:gaae730ec1509b63af1ab1e7682bbe60cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae486799e51e5022c5a0226f2e12a1be6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gae486799e51e5022c5a0226f2e12a1be6">qspiCsPol</a> { <a class="el" href="group___c_s_l___q_s_p_i.html#ggae486799e51e5022c5a0226f2e12a1be6a39d3f8a9b1a7e669e6c7b0b00e89ea77">QSPI_CS_POL_ACTIVE_LOW</a> = QSPI_SPI_DC_REG_CSP0_ACTIVE_LOW, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae486799e51e5022c5a0226f2e12a1be6a1bd7c6b368333b2cc6258542495af847">QSPI_CS_POL_ACTIVE_HIGH</a> = QSPI_SPI_DC_REG_CSP0_ACTIVE_HIGH
 }</td></tr>
<tr class="separator:gae486799e51e5022c5a0226f2e12a1be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac68fbd78a6213ecb7e6bdc050b3c4e0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gaac68fbd78a6213ecb7e6bdc050b3c4e0">qspiDataDelay</a> { <a class="el" href="group___c_s_l___q_s_p_i.html#ggaac68fbd78a6213ecb7e6bdc050b3c4e0a7c7ca2ebbcda47cdddccd98cda4240b4">QSPI_DATA_DELAY_0</a> = QSPI_SPI_DC_REG_DD0_CS_TO_DATA_DELAY_0, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaac68fbd78a6213ecb7e6bdc050b3c4e0ad49b47dcb4d4d8015aadbb31e6665783">QSPI_DATA_DELAY_1</a> = QSPI_SPI_DC_REG_DD0_CS_TO_DATA_DELAY_1, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaac68fbd78a6213ecb7e6bdc050b3c4e0af8a0d4dd4737c3356d41ba9cf8d5a69d">QSPI_DATA_DELAY_2</a> = QSPI_SPI_DC_REG_DD0_CS_TO_DATA_DELAY_2, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaac68fbd78a6213ecb7e6bdc050b3c4e0a57db0ffa26c26d39f65bfb5a9529ed69">QSPI_DATA_DELAY_3</a> = QSPI_SPI_DC_REG_DD0_CS_TO_DATA_DELAY_3
 }</td></tr>
<tr class="memdesc:gaac68fbd78a6213ecb7e6bdc050b3c4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the value of Data delay value for each chip select. Data is output on the same cycle as CS_N goes active, or 1, 2 or 3 DCLK cycles after the CS_N goes active depending on the data delay provided.  <a href="group___c_s_l___q_s_p_i.html#gaac68fbd78a6213ecb7e6bdc050b3c4e0">More...</a><br /></td></tr>
<tr class="separator:gaac68fbd78a6213ecb7e6bdc050b3c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac44516f53febaf8b99ce3863e695399d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gac44516f53febaf8b99ce3863e695399d">qspiMemMapNumAddrBytes</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggac44516f53febaf8b99ce3863e695399da54b33e35d18f981815a5aed76102dd7e">QSPI_MEM_MAP_NUM_ADDR_BYTES_ONE</a> = 0U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggac44516f53febaf8b99ce3863e695399daf4bd92808766ebe6d7130681c36f39ef">QSPI_MEM_MAP_NUM_ADDR_BYTES_TWO</a> = 1U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggac44516f53febaf8b99ce3863e695399da7dd9af416ed19f33d8040aaf83096e70">QSPI_MEM_MAP_NUM_ADDR_BYTES_THREE</a> = 2U, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggac44516f53febaf8b99ce3863e695399dadce08d28a488ae62eecd8dfe46e8ecfc">QSPI_MEM_MAP_NUM_ADDR_BYTES_FOUR</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggac44516f53febaf8b99ce3863e695399da54b33e35d18f981815a5aed76102dd7e">QSPI_MEM_MAP_NUM_ADDR_BYTES_ONE</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggac44516f53febaf8b99ce3863e695399daf4bd92808766ebe6d7130681c36f39ef">QSPI_MEM_MAP_NUM_ADDR_BYTES_TWO</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggac44516f53febaf8b99ce3863e695399da7dd9af416ed19f33d8040aaf83096e70">QSPI_MEM_MAP_NUM_ADDR_BYTES_THREE</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggac44516f53febaf8b99ce3863e695399dadce08d28a488ae62eecd8dfe46e8ecfc">QSPI_MEM_MAP_NUM_ADDR_BYTES_FOUR</a>
<br />
 }</td></tr>
<tr class="memdesc:gac44516f53febaf8b99ce3863e695399d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the number of Address bytes to be sent before transfer in memory mapped mode for each chip select.  <a href="group___c_s_l___q_s_p_i.html#gac44516f53febaf8b99ce3863e695399d">More...</a><br /></td></tr>
<tr class="separator:gac44516f53febaf8b99ce3863e695399d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dbe86346fdc7b1f6c5dc93570e8e63"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gaf3dbe86346fdc7b1f6c5dc93570e8e63">qspiMemMapPortSel</a> { , <a class="el" href="group___c_s_l___q_s_p_i.html#ggaf3dbe86346fdc7b1f6c5dc93570e8e63a686e52e18e454ff76f1dbd4d0a306223">QSPI_MEM_MAP_PORT_SEL_MEM_MAP_PORT</a>
 }</td></tr>
<tr class="memdesc:gaf3dbe86346fdc7b1f6c5dc93570e8e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumerates the values for switch to be set in the QSPI switch register for selection between config port and memory mapped port. If 0 (default) config port has is selected to control config of core SPI module module. If 1, Memory Mapped Protocol Translator is selected to control config port of core SPI module.  <a href="group___c_s_l___q_s_p_i.html#gaf3dbe86346fdc7b1f6c5dc93570e8e63">More...</a><br /></td></tr>
<tr class="separator:gaf3dbe86346fdc7b1f6c5dc93570e8e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae108934798a84e8c17f2778f3d718a5a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gae108934798a84e8c17f2778f3d718a5a">qspiMemMapReadType</a> { <a class="el" href="group___c_s_l___q_s_p_i.html#ggae108934798a84e8c17f2778f3d718a5aaf8ed10ccaf743a4421f803fcd9f9ea00">QSPI_MEM_MAP_READ_TYPE_NORMAL</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae108934798a84e8c17f2778f3d718a5aadb17f924fe3222ca44737168375b81f0">QSPI_MEM_MAP_READ_TYPE_DUAL</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae108934798a84e8c17f2778f3d718a5aad39e6ba575eb3182aef355aec9f6bc08">QSPI_MEM_MAP_READ_TYPE_NORMAL_READTYPE</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggae108934798a84e8c17f2778f3d718a5aa234decb29b4cdb5e6386b18917598170">QSPI_MEM_MAP_READ_TYPE_QUAD</a>
 }</td></tr>
<tr class="memdesc:gae108934798a84e8c17f2778f3d718a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum Enumerates the different read types for each chip select for transfer in memory mapped mode.  <a href="group___c_s_l___q_s_p_i.html#gae108934798a84e8c17f2778f3d718a5a">More...</a><br /></td></tr>
<tr class="separator:gae108934798a84e8c17f2778f3d718a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9a2f8457669d09f0539c135e22367c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gaae9a2f8457669d09f0539c135e22367c">qspiCfgModeTxCmd</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae9a2f8457669d09f0539c135e22367cad68298fe3faa06128adb3e88dc8318a0">QSPI_CFG_MODE_TX_CMD_FOUR_PIN_READ_SINGLE</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae9a2f8457669d09f0539c135e22367ca0f56dfcd702ac5793c40af4e11ee3ff4">QSPI_CFG_MODE_TX_CMD_FOUR_PIN_WRITE_SINGLE</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae9a2f8457669d09f0539c135e22367cab913aa2f6b740c77b64dc350e5bdbbb4">QSPI_CFG_MODE_TX_CMD_FOUR_PIN_READ_DUAL</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae9a2f8457669d09f0539c135e22367ca64713988d4578d197c4ad2186b44e572">QSPI_CFG_MODE_TX_CMD_THREE_PIN_READ_SINGLE</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae9a2f8457669d09f0539c135e22367caceca8e8f6d913924ce8c15d476b7dffa">QSPI_CFG_MODE_TX_CMD_THREE_PIN_WRITE_SINGLE</a>, 
<a class="el" href="group___c_s_l___q_s_p_i.html#ggaae9a2f8457669d09f0539c135e22367ca7ea25f32da17dfd99fedba8562d8b74f">QSPI_CFG_MODE_TX_CMD_SIX_PIN_READ_QUAD</a>
<br />
 }</td></tr>
<tr class="memdesc:gaae9a2f8457669d09f0539c135e22367c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerates the various transfer commands to be set in the command register for transfer using configuration registers.  <a href="group___c_s_l___q_s_p_i.html#gaae9a2f8457669d09f0539c135e22367c">More...</a><br /></td></tr>
<tr class="separator:gaae9a2f8457669d09f0539c135e22367c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac23bbfe934f2bdb030982cfb129e827e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gac23bbfe934f2bdb030982cfb129e827e">QSPIconfigIdleMode</a> (uint32_t baseAdd, uint32_t idleMode)</td></tr>
<tr class="memdesc:gac23bbfe934f2bdb030982cfb129e827e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the idle mode of the QSPI.  <a href="#gac23bbfe934f2bdb030982cfb129e827e">More...</a><br /></td></tr>
<tr class="separator:gac23bbfe934f2bdb030982cfb129e827e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5df8b558e6a39320659c84f1216c26"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga7f5df8b558e6a39320659c84f1216c26">QSPISetClockControl</a> (uint32_t baseAdd, <a class="el" href="group___c_s_l___q_s_p_i.html#ga6123b8b87a464bd8871176a7081dc37a">qspi_ClockFreq_e</a> in_ClockSettings)</td></tr>
<tr class="memdesc:ga7f5df8b558e6a39320659c84f1216c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets DCLK_DIV feild in SPICC register and enables clock.  <a href="#ga7f5df8b558e6a39320659c84f1216c26">More...</a><br /></td></tr>
<tr class="separator:ga7f5df8b558e6a39320659c84f1216c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabced5d7edc1cfd81c86af72fdaa4f197"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gabced5d7edc1cfd81c86af72fdaa4f197">QSPIsetDeviceControl</a> (uint32_t baseAdd, uint32_t value)</td></tr>
<tr class="memdesc:gabced5d7edc1cfd81c86af72fdaa4f197"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets Device Control register.  <a href="#gabced5d7edc1cfd81c86af72fdaa4f197">More...</a><br /></td></tr>
<tr class="separator:gabced5d7edc1cfd81c86af72fdaa4f197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac7c78e311d139015ee27afb0a38a00"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gabac7c78e311d139015ee27afb0a38a00">QSPIgetDeviceControl</a> (uint32_t baseAdd)</td></tr>
<tr class="memdesc:gabac7c78e311d139015ee27afb0a38a00"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns value of device control register.  <a href="#gabac7c78e311d139015ee27afb0a38a00">More...</a><br /></td></tr>
<tr class="separator:gabac7c78e311d139015ee27afb0a38a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bb79de1c829ae0e019c949614b14d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gad4bb79de1c829ae0e019c949614b14d0">QSPIsetCommandReg</a> (uint32_t baseAdd, uint32_t cmd)</td></tr>
<tr class="memdesc:gad4bb79de1c829ae0e019c949614b14d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets Command register.  <a href="#gad4bb79de1c829ae0e019c949614b14d0">More...</a><br /></td></tr>
<tr class="separator:gad4bb79de1c829ae0e019c949614b14d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2e8482a1c838d8425c8202e9c8ffbf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga7c2e8482a1c838d8425c8202e9c8ffbf">QSPIgetCommandReg</a> (uint32_t baseAdd)</td></tr>
<tr class="memdesc:ga7c2e8482a1c838d8425c8202e9c8ffbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns value of Command register.  <a href="#ga7c2e8482a1c838d8425c8202e9c8ffbf">More...</a><br /></td></tr>
<tr class="separator:ga7c2e8482a1c838d8425c8202e9c8ffbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25fe3f04f8ee7f8b6810f1c68ce6cf9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gab25fe3f04f8ee7f8b6810f1c68ce6cf9">QSPIgetStatus</a> (uint32_t baseAdd)</td></tr>
<tr class="memdesc:gab25fe3f04f8ee7f8b6810f1c68ce6cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns value of Status register.  <a href="#gab25fe3f04f8ee7f8b6810f1c68ce6cf9">More...</a><br /></td></tr>
<tr class="separator:gab25fe3f04f8ee7f8b6810f1c68ce6cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28925aecf97fae4ececc34444e900304"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga28925aecf97fae4ececc34444e900304">QSPIgetStatusWordCount</a> (uint32_t baseAdd)</td></tr>
<tr class="memdesc:ga28925aecf97fae4ececc34444e900304"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns Word count value of Status register.  <a href="#ga28925aecf97fae4ececc34444e900304">More...</a><br /></td></tr>
<tr class="separator:ga28925aecf97fae4ececc34444e900304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0166f97f3a18fe4a43667e2319321e1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga0166f97f3a18fe4a43667e2319321e1a">QSPIWaitIdle</a> (uint32_t baseAdd)</td></tr>
<tr class="memdesc:ga0166f97f3a18fe4a43667e2319321e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is blocking and waits till busy bit in status register is reset.  <a href="#ga0166f97f3a18fe4a43667e2319321e1a">More...</a><br /></td></tr>
<tr class="separator:ga0166f97f3a18fe4a43667e2319321e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5a12cb1d932faefd29eb8c926033f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga5a5a12cb1d932faefd29eb8c926033f1">QSPIwriteData</a> (uint32_t baseAdd, const uint32_t *<a class="el" href="csl__udmap__tr_8h.html#ae4abda5e3cab325153762e904fd3f1e8">data</a>, int32_t length)</td></tr>
<tr class="memdesc:ga5a5a12cb1d932faefd29eb8c926033f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes to data register: data, data1, data2, data3.  <a href="#ga5a5a12cb1d932faefd29eb8c926033f1">More...</a><br /></td></tr>
<tr class="separator:ga5a5a12cb1d932faefd29eb8c926033f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2720a30a24df98299b29c4bb9e7d0a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gabe2720a30a24df98299b29c4bb9e7d0a">QSPIreadData</a> (uint32_t baseAdd, uint32_t *<a class="el" href="csl__udmap__tr_8h.html#ae4abda5e3cab325153762e904fd3f1e8">data</a>, int32_t length)</td></tr>
<tr class="memdesc:gabe2720a30a24df98299b29c4bb9e7d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads value of data register: data, data1, data2, data3.  <a href="#gabe2720a30a24df98299b29c4bb9e7d0a">More...</a><br /></td></tr>
<tr class="separator:gabe2720a30a24df98299b29c4bb9e7d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c6180814a0b2c9ae0d1f00c6c4612d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga74c6180814a0b2c9ae0d1f00c6c4612d">QSPISetMemoryMapSetup</a> (uint32_t baseAdd, uint32_t value, uint32_t chipSelect)</td></tr>
<tr class="memdesc:ga74c6180814a0b2c9ae0d1f00c6c4612d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets Memory Map Setup register.  <a href="#ga74c6180814a0b2c9ae0d1f00c6c4612d">More...</a><br /></td></tr>
<tr class="separator:ga74c6180814a0b2c9ae0d1f00c6c4612d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2327e1b96dbfc6a068c796000e134c16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga2327e1b96dbfc6a068c796000e134c16">QSPIgetMemoryMapSetup</a> (uint32_t baseAdd, uint32_t chipSelect)</td></tr>
<tr class="memdesc:ga2327e1b96dbfc6a068c796000e134c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns value of Memory Map Setup register.  <a href="#ga2327e1b96dbfc6a068c796000e134c16">More...</a><br /></td></tr>
<tr class="separator:ga2327e1b96dbfc6a068c796000e134c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2eae383f97275f809edd74d91b4364"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga2e2eae383f97275f809edd74d91b4364">QSPISetMAddrSpace</a> (uint32_t baseAdd, uint8_t MMPT_S)</td></tr>
<tr class="memdesc:ga2e2eae383f97275f809edd74d91b4364"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function selects the memory mapped mode in SPI switch register.  <a href="#ga2e2eae383f97275f809edd74d91b4364">More...</a><br /></td></tr>
<tr class="separator:ga2e2eae383f97275f809edd74d91b4364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b206a132be31fb6377751e757f89b81"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga6b206a132be31fb6377751e757f89b81">QSPIintEnable</a> (uint32_t baseAdd, uint32_t intFlag)</td></tr>
<tr class="memdesc:ga6b206a132be31fb6377751e757f89b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function enables only specified QSPI interrupts.  <a href="#ga6b206a132be31fb6377751e757f89b81">More...</a><br /></td></tr>
<tr class="separator:ga6b206a132be31fb6377751e757f89b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bffac220424062cc8e801e840c04d1f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga2bffac220424062cc8e801e840c04d1f">QSPIintDisable</a> (uint32_t baseAdd, uint32_t intFlag)</td></tr>
<tr class="memdesc:ga2bffac220424062cc8e801e840c04d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function disables only specified QSPI interrupts.  <a href="#ga2bffac220424062cc8e801e840c04d1f">More...</a><br /></td></tr>
<tr class="separator:ga2bffac220424062cc8e801e840c04d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577b0437945cb0ad8971309977e68dfe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga577b0437945cb0ad8971309977e68dfe">QSPIgetEnabledIntStatus</a> (uint32_t baseAdd)</td></tr>
<tr class="memdesc:ga577b0437945cb0ad8971309977e68dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of enabled interrupts.  <a href="#ga577b0437945cb0ad8971309977e68dfe">More...</a><br /></td></tr>
<tr class="separator:ga577b0437945cb0ad8971309977e68dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f96786ccfc74720ae0e11d89597625"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gac0f96786ccfc74720ae0e11d89597625">QSPIintStatus</a> (uint32_t baseAdd)</td></tr>
<tr class="memdesc:gac0f96786ccfc74720ae0e11d89597625"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the status of interrupts.  <a href="#gac0f96786ccfc74720ae0e11d89597625">More...</a><br /></td></tr>
<tr class="separator:gac0f96786ccfc74720ae0e11d89597625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eae872268a2f82618b690394586dae2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga4eae872268a2f82618b690394586dae2">QSPIintClear</a> (uint32_t baseAdd, uint32_t intFlag)</td></tr>
<tr class="memdesc:ga4eae872268a2f82618b690394586dae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the interrupts.  <a href="#ga4eae872268a2f82618b690394586dae2">More...</a><br /></td></tr>
<tr class="separator:ga4eae872268a2f82618b690394586dae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1907d2818e87fe61afe5a2a7d4b86caf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga1907d2818e87fe61afe5a2a7d4b86caf">QSPIintRawStatus</a> (uint32_t baseAdd)</td></tr>
<tr class="memdesc:ga1907d2818e87fe61afe5a2a7d4b86caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the raw status of interrupts.  <a href="#ga1907d2818e87fe61afe5a2a7d4b86caf">More...</a><br /></td></tr>
<tr class="separator:ga1907d2818e87fe61afe5a2a7d4b86caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843a25c53a07943f758a90a1f2e5078e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga843a25c53a07943f758a90a1f2e5078e">QSPIintRawStatusClear</a> (uint32_t baseAdd, uint32_t intFlag)</td></tr>
<tr class="memdesc:ga843a25c53a07943f758a90a1f2e5078e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the raw status of interrupts.  <a href="#ga843a25c53a07943f758a90a1f2e5078e">More...</a><br /></td></tr>
<tr class="separator:ga843a25c53a07943f758a90a1f2e5078e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d7fbf515c99e26242818358b9199c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga09d7fbf515c99e26242818358b9199c8">QSPISetClkMode</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t clkMode)</td></tr>
<tr class="memdesc:ga09d7fbf515c99e26242818358b9199c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the QSPI to work in different clock modes for each output chip select.  <a href="#ga09d7fbf515c99e26242818358b9199c8">More...</a><br /></td></tr>
<tr class="separator:ga09d7fbf515c99e26242818358b9199c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72e907a3a671b047f60df96449fd661"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gad72e907a3a671b047f60df96449fd661">QSPISetCsPol</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t csPol)</td></tr>
<tr class="memdesc:gad72e907a3a671b047f60df96449fd661"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the chip select polarity for a selected chip select. This can only be done if QSPI module is not busy.  <a href="#gad72e907a3a671b047f60df96449fd661">More...</a><br /></td></tr>
<tr class="separator:gad72e907a3a671b047f60df96449fd661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b9f8d5e33b9eb1ae3dbb0a3632f44b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gae2b9f8d5e33b9eb1ae3dbb0a3632f44b">QSPISetDataDelay</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t dataDelay)</td></tr>
<tr class="memdesc:gae2b9f8d5e33b9eb1ae3dbb0a3632f44b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the Data delay for each chip select. This can only be done if QSPI module is not busy.  <a href="#gae2b9f8d5e33b9eb1ae3dbb0a3632f44b">More...</a><br /></td></tr>
<tr class="separator:gae2b9f8d5e33b9eb1ae3dbb0a3632f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8b3a36822c1aced9e5d14d1ea5a5b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gadd8b3a36822c1aced9e5d14d1ea5a5b2">QSPISetPreScaler</a> (uint32_t baseAddr, uint32_t clkDividerVal)</td></tr>
<tr class="memdesc:gadd8b3a36822c1aced9e5d14d1ea5a5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the QSPI clock register divider value.  <a href="#gadd8b3a36822c1aced9e5d14d1ea5a5b2">More...</a><br /></td></tr>
<tr class="separator:gadd8b3a36822c1aced9e5d14d1ea5a5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf615b9dab8fe02fa3ef4adb2ef75db0c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gaf615b9dab8fe02fa3ef4adb2ef75db0c">QSPISetMemMapNumAddrBytes</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t numAddrBytes)</td></tr>
<tr class="memdesc:gaf615b9dab8fe02fa3ef4adb2ef75db0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set number of address bytes for memory mapped mode.  <a href="#gaf615b9dab8fe02fa3ef4adb2ef75db0c">More...</a><br /></td></tr>
<tr class="separator:gaf615b9dab8fe02fa3ef4adb2ef75db0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1439d3089efe70116a72f1065a62423b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga1439d3089efe70116a72f1065a62423b">QSPISetMemAddrSpace</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t memMappedPortSwitch)</td></tr>
<tr class="memdesc:ga1439d3089efe70116a72f1065a62423b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory address space.  <a href="#ga1439d3089efe70116a72f1065a62423b">More...</a><br /></td></tr>
<tr class="separator:ga1439d3089efe70116a72f1065a62423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca0f80409d0fdfd896d424b5ffc5743"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga6ca0f80409d0fdfd896d424b5ffc5743">QSPISetMemMapReadCmd</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t readCmd)</td></tr>
<tr class="memdesc:ga6ca0f80409d0fdfd896d424b5ffc5743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Read Command in memory mapped mode.  <a href="#ga6ca0f80409d0fdfd896d424b5ffc5743">More...</a><br /></td></tr>
<tr class="separator:ga6ca0f80409d0fdfd896d424b5ffc5743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02297876d503d0c8818259a841edec0e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga02297876d503d0c8818259a841edec0e">QSPISetMemMapReadType</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t readType)</td></tr>
<tr class="memdesc:ga02297876d503d0c8818259a841edec0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set read type in memory mapped mode.  <a href="#ga02297876d503d0c8818259a841edec0e">More...</a><br /></td></tr>
<tr class="separator:ga02297876d503d0c8818259a841edec0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffad5f0ea4ccd364865f05ffd148f69d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#gaffad5f0ea4ccd364865f05ffd148f69d">QSPISetMemMapNumDummyBits</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t numDummyBits)</td></tr>
<tr class="memdesc:gaffad5f0ea4ccd364865f05ffd148f69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Number of dummy bits for memory mapped mode.  <a href="#gaffad5f0ea4ccd364865f05ffd148f69d">More...</a><br /></td></tr>
<tr class="separator:gaffad5f0ea4ccd364865f05ffd148f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c846776d3ae3413f311119d368cad4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga31c846776d3ae3413f311119d368cad4">QSPISetCfgModeTxCmd</a> (uint32_t baseAddr, uint32_t qspitxcmd)</td></tr>
<tr class="memdesc:ga31c846776d3ae3413f311119d368cad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Transfer Command.  <a href="#ga31c846776d3ae3413f311119d368cad4">More...</a><br /></td></tr>
<tr class="separator:ga31c846776d3ae3413f311119d368cad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b93dbcd70ebddd3487e2a1afc35fb54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___q_s_p_i.html#ga1b93dbcd70ebddd3487e2a1afc35fb54">QSPISetMemMapWriteCmd</a> (uint32_t baseAddr, uint32_t chipSelect, uint32_t writeCmd)</td></tr>
<tr class="memdesc:ga1b93dbcd70ebddd3487e2a1afc35fb54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set write command in memory mapped mode.  <a href="#ga1b93dbcd70ebddd3487e2a1afc35fb54">More...</a><br /></td></tr>
<tr class="separator:ga1b93dbcd70ebddd3487e2a1afc35fb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga9b8ae51d7494a5885aa3f1431f082ecb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___c_s_l___q_s_p_i.html#gae486799e51e5022c5a0226f2e12a1be6">qspiCsPol</a>  <a class="el" href="group___c_s_l___q_s_p_i.html#ga9b8ae51d7494a5885aa3f1431f082ecb">qspiCsPol_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>/brief Enumerates the polarities for different chip select available. (Chip Select 0 to Chip Select 3) </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga92a6f2df0a2bbf9ed434285cc9056aeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga92a6f2df0a2bbf9ed434285cc9056aeb">qspi_ChipSelect_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the values used to represent Chip select value. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga92a6f2df0a2bbf9ed434285cc9056aeba5bd2d43ad8edd080d2eeaed8ff4e5d86"></a>QSPI_MMR&#160;</td><td class="fielddoc">
<p>Configuration port registers </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga92a6f2df0a2bbf9ed434285cc9056aeba1b31f3ed942fb43d0de2f225138b5569"></a>QSPI_CS0&#160;</td><td class="fielddoc">
<p>select chip select 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga92a6f2df0a2bbf9ed434285cc9056aeba7347fd9336ba242e5cca0e0d5ec7a7b7"></a>QSPI_CS1&#160;</td><td class="fielddoc">
<p>select chip select 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga92a6f2df0a2bbf9ed434285cc9056aeba12c9099fc5cc7f11c0316d0a2648ab45"></a>QSPI_CS2&#160;</td><td class="fielddoc">
<p>select chip select 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga92a6f2df0a2bbf9ed434285cc9056aeba6c89491928351c90edd1e7033ffc0ced"></a>QSPI_CS3&#160;</td><td class="fielddoc">
<p>select chip select 3 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga6123b8b87a464bd8871176a7081dc37a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga6123b8b87a464bd8871176a7081dc37a">qspi_ClockFreq_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the values used to represent QSPI flash clock frequency. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga6123b8b87a464bd8871176a7081dc37aae96fbff9f62ab5930457d790e48e0b51"></a>QSPI_SCLK_FREQ_64MHz&#160;</td><td class="fielddoc">
<p>Selects QSPI SCLK Freq as 64 MHz clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6123b8b87a464bd8871176a7081dc37aabf0d80be0f1433c2b038e0764d725c5c"></a>QSPI_SCLK_FREQ_32MHz&#160;</td><td class="fielddoc">
<p>Selects QSPI SCLK Freq as 32 MHz clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6123b8b87a464bd8871176a7081dc37aa3149c413d28cef7a580c43d6234a0c0d"></a>QSPI_SCLK_FREQ_16MHz&#160;</td><td class="fielddoc">
<p>Selects QSPI SCLK Freq as 16 MHz clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6123b8b87a464bd8871176a7081dc37aa3290ef4bdce5e6625b9c4d7ed00fe357"></a>QSPI_SCLK_FREQ_96MHz&#160;</td><td class="fielddoc">
<p>Selects QSPI SCLK Freq as 96 MHz clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6123b8b87a464bd8871176a7081dc37aa4b6b1530805f652e0729b2cdc7477ccb"></a>QSPI_SCLK_FREQ_48MHz&#160;</td><td class="fielddoc">
<p>Selects QSPI SCLK Freq as 48 MHz clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6123b8b87a464bd8871176a7081dc37aa3e4c91cdc6694b5c961c686e4a1b9ed2"></a>QSPI_SCLK_FREQ_24MHz&#160;</td><td class="fielddoc">
<p>Selects QSPI SCLK Freq as 24 MHz clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6123b8b87a464bd8871176a7081dc37aafd96237f872134043a1070cc810ca474"></a>QSPI_SCLK_FREQ_12MHz&#160;</td><td class="fielddoc">
<p>Selects QSPI SCLK Freq as 12 MHz clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6123b8b87a464bd8871176a7081dc37aa3a3a02143832190c8c5e2fe138a1003d"></a>QSPI_SCLK_FREQ_76_8MHz&#160;</td><td class="fielddoc">
<p>Selects QSPI SCLK Freq as 76.8 MHz clock </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gae487518fe9e77af2c9f45cebe2af5e76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#gae487518fe9e77af2c9f45cebe2af5e76">qspi_DeviceType_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the values used to represent QSPI device type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76a6797254dc51236d7cf9f96d77c275cb6"></a>DEVICE_TYPE_QSPI4&#160;</td><td class="fielddoc">
<p>4 Bit Quad Fast read at 48 MHz.This is used for flash auto detect </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76ae62ae7973138c1c10353f487daba0e1d"></a>DEVICE_TYPE_QSPI1&#160;</td><td class="fielddoc">
<p>1 Bit Normal read at 12 MHz. This is used for flash auto detect </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76ace167165e575fbf0d8ef659a51b2daff"></a>DEVICE_TYPE_MICRON_QSPI4&#160;</td><td class="fielddoc">
<p>4 bit (Quad) read from Micron Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76a1932ed87329538681e9f4c5a4d5b42e8"></a>DEVICE_TYPE_MICRON_QSPI1&#160;</td><td class="fielddoc">
<p>1 bit read from Micron Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76a6d621c32ac0a992f812369168a491d8a"></a>DEVICE_TYPE_MICRON_1GBIT_QSPI4&#160;</td><td class="fielddoc">
<p>4 bit read from 1 GigaBit Micron Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76aae09ad954d791795d044f6276f94515e"></a>DEVICE_TYPE_MICRON_1GBIT_QSPI1&#160;</td><td class="fielddoc">
<p>1 bit read from 1 GigaBit Micron Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76a5bf1a0fc069b872524fc707970333c3d"></a>DEVICE_TYPE_WINBOND_QSPI4&#160;</td><td class="fielddoc">
<p>4 bit (Quad) read from Winbond Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76aa7186bdb5a4c471e02d474dd71e61b31"></a>DEVICE_TYPE_WINBOND_QSPI1&#160;</td><td class="fielddoc">
<p>1 bit read from Winbond Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76a082b8bfa4cfe1617eec994c51614a08e"></a>DEVICE_TYPE_ISSI_QSPI4&#160;</td><td class="fielddoc">
<p>4 bit (Quad) read from ISSI Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76a4a8364ed96674d431b986fe42c4a33da"></a>DEVICE_TYPE_ISSI_QSPI1&#160;</td><td class="fielddoc">
<p>1 bit read from ISSI Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76aedf7a59b81d74ea925215ccb8f4e8784"></a>DEVICE_TYPE_SPANSION_QSPI4&#160;</td><td class="fielddoc">
<p>4 bit (Quad) read from Spansion Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76a05476ecb76d81934aecfc8274e70bbbb"></a>DEVICE_TYPE_SPANSION_QSPI1&#160;</td><td class="fielddoc">
<p>1 bit read from Spansion Flash </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae487518fe9e77af2c9f45cebe2af5e76a10207da2a5b76d82cbe2f8bd71d2aff1"></a>DEVICE_TYPE_CUSTOM&#160;</td><td class="fielddoc">
<p>Custom Flash Mode </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga95c3222f62d35dbc56b8bee94ab3abe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga95c3222f62d35dbc56b8bee94ab3abe0">qspi_ReadCommand_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the values used to represent QSPI commands. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a20d0533365a50dbfd4d387985a32bb13"></a>QSPI_CMD_READ_24&#160;</td><td class="fielddoc">
<p>Read command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a956829bb841e72330afad1ce27f6341c"></a>QSPI_CMD_READ&#160;</td><td class="fielddoc">
<p>Normal Read command for 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0ab7a7555a347dd7bae34961c245848c2d"></a>QSPI_CMD_RDSR&#160;</td><td class="fielddoc">
<p>Command to Read Status Register-1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a4b9dc0ec2bc9803ca0bc7567a8c45b5a"></a>QSPI_CMD_RDSR2&#160;</td><td class="fielddoc">
<p>Command to Read Status Register-2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0af41ac5e0289812c1aff4740a4ee60adb"></a>QSPI_CMD_RDCR&#160;</td><td class="fielddoc">
<p>Command to Read Configuration Register-1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a35398be7f49c51a1b243bc8eb366ad0e"></a>QSPI_CMD_WREN&#160;</td><td class="fielddoc">
<p>Write enable command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a86a1741df3244060f171eba4e14ab406"></a>QSPI_CMD_WRREG&#160;</td><td class="fielddoc">
<p>Write register command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a676c5f2e02de969a80e1a63d06a0f65b"></a>QSPI_CMD_WRITE_24&#160;</td><td class="fielddoc">
<p>Write command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a6a902ac6cb563f08e9e8b971ab060b65"></a>QSPI_CMD_WRITE&#160;</td><td class="fielddoc">
<p>Normal write command for 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a05518f0d19e97077ca97a9cdc0dd166e"></a>QSPI_CMD_FAST_READ_24&#160;</td><td class="fielddoc">
<p>Fast read command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0ac320e11f55d5b52d3444d9b981a983a7"></a>QSPI_CMD_FAST_READ&#160;</td><td class="fielddoc">
<p>Fast read command for 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0aeb80c8ca071cd926bec796c0f9745010"></a>QSPI_CMD_FAST_DREAD_24&#160;</td><td class="fielddoc">
<p>Fast dual read command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0ae43192abe66f5cba25683da87eb11486"></a>QSPI_CMD_FAST_DREAD&#160;</td><td class="fielddoc">
<p>Fast dual read command for 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a6ce48ed3d7266c7f93fd47c1dd0be05e"></a>QSPI_CMD_FAST_QREAD_24&#160;</td><td class="fielddoc">
<p>Fast quad read command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a87059aa9ddb117593176ec87b9bb27d4"></a>QSPI_CMD_FAST_QREAD&#160;</td><td class="fielddoc">
<p>Fast quad read command for 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a645fc8b7b7e33f8e3dac35eb0f5af855"></a>QSPI_CMD_MFGID&#160;</td><td class="fielddoc">
<p>Read manufacturer Id command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0ac57799a2992cd8723275e1f5a0826f75"></a>QSPI_CMD_BLKERASE_24&#160;</td><td class="fielddoc">
<p>Block Erase(64 kB or 256 kB) command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0ae54732a1ffa83bb3746148b6254e9a72"></a>QSPI_CMD_BLKERASE&#160;</td><td class="fielddoc">
<p>Block Erase(64 kB or 256 kB) command for 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a5934933b99c32b04361935b1f0806838"></a>QSPI_CMD_PAGEERASE&#160;</td><td class="fielddoc">
<p>4 kB Sector Erase command for 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a696e359d930e2a9037eb8c660969ae6a"></a>QSPI_CMD_PAGEERASE_24&#160;</td><td class="fielddoc">
<p>4 kB Sector Erase command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a96c236e7247a4b3868aa8ae85e06b79c"></a>QSPI_CMD_FULLERASE&#160;</td><td class="fielddoc">
<p>Full Flash Erase command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0afb2f49907b0b7f43aad1b5ef99c4ff32"></a>QSPI_CMD_SPANSION_RESET&#160;</td><td class="fielddoc">
<p>Spansion Flash: Software Reset command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a9f0db6a8389bff0d6c90b0fa576d3c42"></a>QSPI_CMD_MICRON_READ_24&#160;</td><td class="fielddoc">
<p>Micron Flash: Read command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a0c8864a865c7a97d0ecb5957825b6f5e"></a>QSPI_CMD_MICRON_RDSR&#160;</td><td class="fielddoc">
<p>Micron Flash: Command to Read Status Register-1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a1e8271c0c621ed5be6f36eb904c4aeb6"></a>QSPI_CMD_MICRON_QREAD_24&#160;</td><td class="fielddoc">
<p>Micron Flash: Fast quad read command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0aa240f0d45428c4399013224eb9c35894"></a>QSPI_CMD_MICRON_WRITE_24&#160;</td><td class="fielddoc">
<p>Micron Flash: Write command for 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a7b4ddeaa4abb5036a5bba19e7776b2a4"></a>QSPI_CMD_MICRON_MFGID&#160;</td><td class="fielddoc">
<p>Micron Flash: Read manufacturer Id command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a0a69d66fdb71dd68cb0d631a02f8a3fb"></a>QSPI_CMD_MICRON_WREN&#160;</td><td class="fielddoc">
<p>Micron Flash: Write enable command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a6426bf8bb11f3a0e270b9a59d0e06e8f"></a>QSPI_CMD_MICRON_BLKERASE_24&#160;</td><td class="fielddoc">
<p>Micron Flash: Block Erase(64 kB or 256 kB) command for 3 or 4 Byte Address </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0ae2212a1093b6a4abbf69d2ee73ccff7f"></a>QSPI_CMD_MICRON_FULLERASE&#160;</td><td class="fielddoc">
<p>Micron Flash: Full Flash Erase command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0af1de047f98bd2b58a81b48c536f2191e"></a>QSPI_CMD_MICRON_RDNVCR&#160;</td><td class="fielddoc">
<p>Micron Flash: Command to Read Non Volatile Configuration Register </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a4cc35c72dd9cb4ee5627e5da7c5a3c71"></a>QSPI_CMD_MICRON_WRNVCR&#160;</td><td class="fielddoc">
<p>Micron Flash: Command to Write Non Volatile Configuration Register </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a3a1027258f4667acfb3657238427669c"></a>QSPI_CMD_MICRON_RDEVCR&#160;</td><td class="fielddoc">
<p>Micron Flash: Command to Read Enhanced Volatile Configuration Register </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a2eb8cb63342e00828d8900809c89a20c"></a>QSPI_CMD_MICRON_WREVCR&#160;</td><td class="fielddoc">
<p>Micron Flash: Command to Write Enhanced Volatile Configuration Register </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a75b52240e9977fd7951dc4008afacc96"></a>QSPI_CMD_MICRON_1GBIT_FULLERASE&#160;</td><td class="fielddoc">
<p>Micron 1G Bit Flash: Full Flash Erase command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a89b3acbf27574241aa136bf6d7edd5d4"></a>QSPI_CMD_WINBOND_RDSR2&#160;</td><td class="fielddoc">
<p>Winbond Flash: Command to Read Status Register-2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a5afb74d36a9a8805747de0388d3e8ab0"></a>QSPI_CMD_WINBOND_WRSR2&#160;</td><td class="fielddoc">
<p>Winbond Flash: Command to Write Status Register-2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a06a056ca51392721dca7a1e33d1aa5e3"></a>QSPI_CMD_RESET_ENABLE&#160;</td><td class="fielddoc">
<p>Reset Enable command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a8c9eacacde229fc90f4ecf617e60b156"></a>QSPI_CMD_RESET_DEVICE&#160;</td><td class="fielddoc">
<p>Reset Memory command </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga95c3222f62d35dbc56b8bee94ab3abe0a88075931c5bd81777fdf1e0cda8830d3"></a>QSPI_CMD_JDEC_DEVICE_ID&#160;</td><td class="fielddoc">
<p>Command to detect flash Device Id </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaae9a2f8457669d09f0539c135e22367c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#gaae9a2f8457669d09f0539c135e22367c">qspiCfgModeTxCmd</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the various transfer commands to be set in the command register for transfer using configuration registers. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaae9a2f8457669d09f0539c135e22367cad68298fe3faa06128adb3e88dc8318a0"></a>QSPI_CFG_MODE_TX_CMD_FOUR_PIN_READ_SINGLE&#160;</td><td class="fielddoc">
<p>Four Pin single read command . </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae9a2f8457669d09f0539c135e22367ca0f56dfcd702ac5793c40af4e11ee3ff4"></a>QSPI_CFG_MODE_TX_CMD_FOUR_PIN_WRITE_SINGLE&#160;</td><td class="fielddoc">
<p>Four pin single write command . </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae9a2f8457669d09f0539c135e22367cab913aa2f6b740c77b64dc350e5bdbbb4"></a>QSPI_CFG_MODE_TX_CMD_FOUR_PIN_READ_DUAL&#160;</td><td class="fielddoc">
<p>Four pin dual read command. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae9a2f8457669d09f0539c135e22367ca64713988d4578d197c4ad2186b44e572"></a>QSPI_CFG_MODE_TX_CMD_THREE_PIN_READ_SINGLE&#160;</td><td class="fielddoc">
<p>Three pin single read command. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae9a2f8457669d09f0539c135e22367caceca8e8f6d913924ce8c15d476b7dffa"></a>QSPI_CFG_MODE_TX_CMD_THREE_PIN_WRITE_SINGLE&#160;</td><td class="fielddoc">
<p>Three pin single write command. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae9a2f8457669d09f0539c135e22367ca7ea25f32da17dfd99fedba8562d8b74f"></a>QSPI_CFG_MODE_TX_CMD_SIX_PIN_READ_QUAD&#160;</td><td class="fielddoc">
<p>Six pin quad read command. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaae730ec1509b63af1ab1e7682bbe60cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum qspiChipSelect</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connect to four external devices. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaae730ec1509b63af1ab1e7682bbe60cca92f381b5ef192a15699d6e7ede86084b"></a>QSPI_CHIP_SELECT_CS0&#160;</td><td class="fielddoc">
<p>Chip select 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae730ec1509b63af1ab1e7682bbe60ccaabfa179105e213410e4c9d9fea38b8cb"></a>QSPI_CHIP_SELECT_CS1&#160;</td><td class="fielddoc">
<p>Chip select 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae730ec1509b63af1ab1e7682bbe60ccab889fc97b0da1b63365371e90622457f"></a>QSPI_CHIP_SELECT_CS2&#160;</td><td class="fielddoc">
<p>Chip select 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae730ec1509b63af1ab1e7682bbe60cca92f381b5ef192a15699d6e7ede86084b"></a>QSPI_CHIP_SELECT_CS0&#160;</td><td class="fielddoc">
<p>Chip select 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae730ec1509b63af1ab1e7682bbe60ccaabfa179105e213410e4c9d9fea38b8cb"></a>QSPI_CHIP_SELECT_CS1&#160;</td><td class="fielddoc">
<p>Chip select 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae730ec1509b63af1ab1e7682bbe60ccab889fc97b0da1b63365371e90622457f"></a>QSPI_CHIP_SELECT_CS2&#160;</td><td class="fielddoc">
<p>Chip select 2 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga963e5aff4dc96e673b1577e1e400f583"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum qspiClkMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the four possible clock modes for QSPI. Each mode has different values of clock phase(CKPH) and clock polarity(CKP) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga963e5aff4dc96e673b1577e1e400f583a1c16d667ddc82e0fbef1ca4d87bcdba5"></a>QSPI_CLK_MODE_0&#160;</td><td class="fielddoc">
<p>Mode 0 - Clock polarity = 0, clock phase = 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga963e5aff4dc96e673b1577e1e400f583aadc20332066dbe348d768744ac53362d"></a>QSPI_CLK_MODE_1&#160;</td><td class="fielddoc">
<p>Mode 1 - clock polarity = 0, clock phase = 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga963e5aff4dc96e673b1577e1e400f583a755beb880af455a8d52b9527bc7a1a88"></a>QSPI_CLK_MODE_2&#160;</td><td class="fielddoc">
<p>Mode 2 - clock polarity = 1, clock phase = 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga963e5aff4dc96e673b1577e1e400f583a1a22c561900077594dcc20fb39a1ec1f"></a>QSPI_CLK_MODE_3&#160;</td><td class="fielddoc">
<p>Mode 3 - clock polarity = 1, clock phase = 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga963e5aff4dc96e673b1577e1e400f583a1c16d667ddc82e0fbef1ca4d87bcdba5"></a>QSPI_CLK_MODE_0&#160;</td><td class="fielddoc">
<p>Mode 0 - Clock polarity = 0, clock phase = 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga963e5aff4dc96e673b1577e1e400f583aadc20332066dbe348d768744ac53362d"></a>QSPI_CLK_MODE_1&#160;</td><td class="fielddoc">
<p>Mode 1 - clock polarity = 0, clock phase = 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga963e5aff4dc96e673b1577e1e400f583a755beb880af455a8d52b9527bc7a1a88"></a>QSPI_CLK_MODE_2&#160;</td><td class="fielddoc">
<p>Mode 2 - clock polarity = 1, clock phase = 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga963e5aff4dc96e673b1577e1e400f583a1a22c561900077594dcc20fb39a1ec1f"></a>QSPI_CLK_MODE_3&#160;</td><td class="fielddoc">
<p>Mode 3 - clock polarity = 1, clock phase = 1 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gae486799e51e5022c5a0226f2e12a1be6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#gae486799e51e5022c5a0226f2e12a1be6">qspiCsPol</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>/brief Enumerates the polarities for different chip select available. (Chip Select 0 to Chip Select 3) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggae486799e51e5022c5a0226f2e12a1be6a39d3f8a9b1a7e669e6c7b0b00e89ea77"></a>QSPI_CS_POL_ACTIVE_LOW&#160;</td><td class="fielddoc">
<p>Chip select polarity active low </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae486799e51e5022c5a0226f2e12a1be6a1bd7c6b368333b2cc6258542495af847"></a>QSPI_CS_POL_ACTIVE_HIGH&#160;</td><td class="fielddoc">
<p>Chip select polarity active high </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaac68fbd78a6213ecb7e6bdc050b3c4e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#gaac68fbd78a6213ecb7e6bdc050b3c4e0">qspiDataDelay</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the value of Data delay value for each chip select. Data is output on the same cycle as CS_N goes active, or 1, 2 or 3 DCLK cycles after the CS_N goes active depending on the data delay provided. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaac68fbd78a6213ecb7e6bdc050b3c4e0a7c7ca2ebbcda47cdddccd98cda4240b4"></a>QSPI_DATA_DELAY_0&#160;</td><td class="fielddoc">
<p>Data is output on the same cycle as the CS N goes active. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaac68fbd78a6213ecb7e6bdc050b3c4e0ad49b47dcb4d4d8015aadbb31e6665783"></a>QSPI_DATA_DELAY_1&#160;</td><td class="fielddoc">
<p>Data is output 1 DCLK cycle after the CS N goes active. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaac68fbd78a6213ecb7e6bdc050b3c4e0af8a0d4dd4737c3356d41ba9cf8d5a69d"></a>QSPI_DATA_DELAY_2&#160;</td><td class="fielddoc">
<p>Data is output 2 DCLK cycle after the CS N goes active. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaac68fbd78a6213ecb7e6bdc050b3c4e0a57db0ffa26c26d39f65bfb5a9529ed69"></a>QSPI_DATA_DELAY_3&#160;</td><td class="fielddoc">
<p>Data is output 3 DCLK cycle after the CS N goes active. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga30d7e8a837c57eb47fc6855f3668e1f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum qspiIntrMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enumerates the flags for word or frame interrupt for QSPI module. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a993696b112893b49eddf886bd1a658b0"></a>QSPI_INTR_MASK_MODE_M_FAIL&#160;</td><td class="fielddoc">
<p>Interrupt mask for mode fail interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a1d0377d79c3ce1b3182915239d9b4e17"></a>QSPI_INTR_MASK_UNDERFLOW_DET&#160;</td><td class="fielddoc">
<p>Interrupt mask for underflow detected interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a72869a4b81b683cb3c96ed04047c9b8b"></a>QSPI_INTR_MASK_IND_OP_DONE&#160;</td><td class="fielddoc">
<p>Interrupt mask for complete last triggered indirect operation interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a5ae1c90b39c8314ead85ab34978f1385"></a>QSPI_INTR_MASK_IND_RD_REJECT&#160;</td><td class="fielddoc">
<p>Interrupt mask for indirect op request rejected interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2ad48f85e68f145849480d3cf50f5b7027"></a>QSPI_INTR_MASK_PROT_WR_ATTEMPT&#160;</td><td class="fielddoc">
<p>Interrupt mask for write to protected area rejected interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a056879da7dedeb66008602f4af1f03b7"></a>QSPI_INTR_MASK_ILLEGAL_ACCESS_DET&#160;</td><td class="fielddoc">
<p>Interrupt mask for illegal AHB access detected interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2acecc1b488ea33c0fed7a28400dfe0597"></a>QSPI_INTR_MASK_IND_XFER_LVL_BREACH&#160;</td><td class="fielddoc">
<p>Interrupt mask for indirect transfer watermark level breached interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a430c166b606b2c67e45277e9050ea925"></a>QSPI_INTR_MASK_RECV_OVERFLOW_DET&#160;</td><td class="fielddoc">
<p>Interrupt mask for receive overflow interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2acda71ad9e379c359a7303557b25ac66b"></a>QSPI_INTR_MASK_TX_FIFO_NOT_FULL&#160;</td><td class="fielddoc">
<p>Interrupt mask for small TX FIFO not full interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a94d7545ad02dd730bef9c2c0cc2ab352"></a>QSPI_INTR_MASK_TX_FIFO_FULL&#160;</td><td class="fielddoc">
<p>Interrupt mask for small TX FIFO full interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2aae2f93e6bd26c40142b76783cdff0c12"></a>QSPI_INTR_MASK_RX_FIFO_NOT_EMPTY&#160;</td><td class="fielddoc">
<p>Interrupt mask for small RX FIFO not empty interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2ac1d0a511019a6a512e07487f560f92d6"></a>QSPI_INTR_MASK_RX_FIFO_FULL&#160;</td><td class="fielddoc">
<p>Interrupt mask for small RX FIFO full interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2ad1266da0bd1b9d84784c3d1827a884c5"></a>QSPI_INTR_MASK_IND_RD_SRAM_FULL&#160;</td><td class="fielddoc">
<p>Interrupt mask for indirect read partion of sram full interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a53aeba27a49c853a147397310994ae45"></a>QSPI_INTR_MASK_POLL_EXP_INT&#160;</td><td class="fielddoc">
<p>Interrupt mask for max num of programmed polls cycles expired interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a8b3c7c839c73f36e339e5dddbfcf9a99"></a>QSPI_INTR_MASK_IRQ_STAT_RESV&#160;</td><td class="fielddoc">
<p>Interrupt mask for reserved interrupts </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2aa0e8384231243486a58b0f13b5c4ecce"></a>QSPI_INTR_MASK_FRAME&#160;</td><td class="fielddoc">
<p>Interrupt mask for frame interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30d7e8a837c57eb47fc6855f3668e1f2a54a4e3af8064b0a492c5f117941ea328"></a>QSPI_INTR_MASK_WORD&#160;</td><td class="fielddoc">
<p>Interrupt mask for word interrupt . </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gac44516f53febaf8b99ce3863e695399d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum qspiMemMapNumAddrBytes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerates the number of Address bytes to be sent before transfer in memory mapped mode for each chip select. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac44516f53febaf8b99ce3863e695399da54b33e35d18f981815a5aed76102dd7e"></a>QSPI_MEM_MAP_NUM_ADDR_BYTES_ONE&#160;</td><td class="fielddoc">
<p>One address byte for Chip Select N </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac44516f53febaf8b99ce3863e695399daf4bd92808766ebe6d7130681c36f39ef"></a>QSPI_MEM_MAP_NUM_ADDR_BYTES_TWO&#160;</td><td class="fielddoc">
<p>Two address bytes for chip select N </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac44516f53febaf8b99ce3863e695399da7dd9af416ed19f33d8040aaf83096e70"></a>QSPI_MEM_MAP_NUM_ADDR_BYTES_THREE&#160;</td><td class="fielddoc">
<p>Three address bytes for chip select N </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac44516f53febaf8b99ce3863e695399dadce08d28a488ae62eecd8dfe46e8ecfc"></a>QSPI_MEM_MAP_NUM_ADDR_BYTES_FOUR&#160;</td><td class="fielddoc">
<p>Four address bytes for Chip select N </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac44516f53febaf8b99ce3863e695399da54b33e35d18f981815a5aed76102dd7e"></a>QSPI_MEM_MAP_NUM_ADDR_BYTES_ONE&#160;</td><td class="fielddoc">
<p>One address byte for Chip Select N </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac44516f53febaf8b99ce3863e695399daf4bd92808766ebe6d7130681c36f39ef"></a>QSPI_MEM_MAP_NUM_ADDR_BYTES_TWO&#160;</td><td class="fielddoc">
<p>Two address bytes for chip select N </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac44516f53febaf8b99ce3863e695399da7dd9af416ed19f33d8040aaf83096e70"></a>QSPI_MEM_MAP_NUM_ADDR_BYTES_THREE&#160;</td><td class="fielddoc">
<p>Three address bytes for chip select N </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac44516f53febaf8b99ce3863e695399dadce08d28a488ae62eecd8dfe46e8ecfc"></a>QSPI_MEM_MAP_NUM_ADDR_BYTES_FOUR&#160;</td><td class="fielddoc">
<p>Four address bytes for Chip select N </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaf3dbe86346fdc7b1f6c5dc93570e8e63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#gaf3dbe86346fdc7b1f6c5dc93570e8e63">qspiMemMapPortSel</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enumerates the values for switch to be set in the QSPI switch register for selection between config port and memory mapped port. If 0 (default) config port has is selected to control config of core SPI module module. If 1, Memory Mapped Protocol Translator is selected to control config port of core SPI module. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf3dbe86346fdc7b1f6c5dc93570e8e63a686e52e18e454ff76f1dbd4d0a306223"></a>QSPI_MEM_MAP_PORT_SEL_MEM_MAP_PORT&#160;</td><td class="fielddoc">
<p>&lt; config port is selected to control config of core SPI module. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gae108934798a84e8c17f2778f3d718a5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_s_l___q_s_p_i.html#gae108934798a84e8c17f2778f3d718a5a">qspiMemMapReadType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enum Enumerates the different read types for each chip select for transfer in memory mapped mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggae108934798a84e8c17f2778f3d718a5aaf8ed10ccaf743a4421f803fcd9f9ea00"></a>QSPI_MEM_MAP_READ_TYPE_NORMAL&#160;</td><td class="fielddoc">
<p>Normal read type for Chip select 0 Normal means single read mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae108934798a84e8c17f2778f3d718a5aadb17f924fe3222ca44737168375b81f0"></a>QSPI_MEM_MAP_READ_TYPE_DUAL&#160;</td><td class="fielddoc">
<p>Dual read type for chip select 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae108934798a84e8c17f2778f3d718a5aad39e6ba575eb3182aef355aec9f6bc08"></a>QSPI_MEM_MAP_READ_TYPE_NORMAL_READTYPE&#160;</td><td class="fielddoc">
<p>Normal read type for Chip select 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae108934798a84e8c17f2778f3d718a5aa234decb29b4cdb5e6386b18917598170"></a>QSPI_MEM_MAP_READ_TYPE_QUAD&#160;</td><td class="fielddoc">
<p>Quad read type for chip select 1 </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gac23bbfe934f2bdb030982cfb129e827e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIconfigIdleMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>idleMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures the idle mode of the QSPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">idleMode</td><td>Idle mode to be configured. Possible values are 0x0: Force-idle. An idle request is acknowledged unconditionally 0x1: No-idle. An idle request is never acknowledged 0x2: Smart-idle. Acknowledgement to an idle request is given based on the internal activity of the module </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga7c2e8482a1c838d8425c8202e9c8ffbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t QSPIgetCommandReg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns value of Command register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Command register value </dd></dl>

</div>
</div>
<a class="anchor" id="gabac7c78e311d139015ee27afb0a38a00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t QSPIgetDeviceControl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns value of device control register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Deivce Control register value </dd></dl>

</div>
</div>
<a class="anchor" id="ga577b0437945cb0ad8971309977e68dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t QSPIgetEnabledIntStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the status of enabled interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>all the enabled interrupts. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2327e1b96dbfc6a068c796000e134c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t QSPIgetMemoryMapSetup </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns value of Memory Map Setup register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>External Chip Select value - supported values 0 to 3 for cs0 to cs3 respectively</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Memory Map Setup register value </dd></dl>

</div>
</div>
<a class="anchor" id="gab25fe3f04f8ee7f8b6810f1c68ce6cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t QSPIgetStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns value of Status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status register value </dd></dl>

</div>
</div>
<a class="anchor" id="ga28925aecf97fae4ececc34444e900304"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t QSPIgetStatusWordCount </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns Word count value of Status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Word count field in Status register </dd></dl>

</div>
</div>
<a class="anchor" id="ga4eae872268a2f82618b690394586dae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIintClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Function clears the interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">intFlag</td><td>mask value for the interrupts to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2bffac220424062cc8e801e840c04d1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIintDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Function disables only specified QSPI interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">intFlag</td><td>mask value for the interrupts to be enabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga6b206a132be31fb6377751e757f89b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIintEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Function enables only specified QSPI interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">intFlag</td><td>mask value for the interrupts to be enabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga1907d2818e87fe61afe5a2a7d4b86caf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t QSPIintRawStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the raw status of interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>all the raw interrupt status. </dd></dl>

</div>
</div>
<a class="anchor" id="ga843a25c53a07943f758a90a1f2e5078e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIintRawStatusClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Function clears the raw status of interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">intFlag</td><td>mask value for the raw status interrupts to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gac0f96786ccfc74720ae0e11d89597625"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t QSPIintStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the status of interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>all the interrupt status. </dd></dl>

</div>
</div>
<a class="anchor" id="gabe2720a30a24df98299b29c4bb9e7d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIreadData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads value of data register: data, data1, data2, data3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">data</td><td>pointer to destination address. </td></tr>
    <tr><td class="paramname">length</td><td>number of words to be read - accepted values from 1 to 4.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga31c846776d3ae3413f311119d368cad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetCfgModeTxCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>qspitxcmd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Transfer Command. </p>
<p>This function sets the transfer command in the command for transfer of data in configuration mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of QSPI module registers </td></tr>
    <tr><td class="paramname">qspitxcmd</td><td>The transfer commnand to be set for initiating the qspi transfer in config mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga09d7fbf515c99e26242818358b9199c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetClkMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures the QSPI to work in different clock modes for each output chip select. </p>
<p>The combination of Clock phase and clock polarity creates the SPI mode. Most serial flash devices support only mode 0 and mode 3. Changing the clock polarity also swaps the transmit/receive clock edge relationship. If a slave device states that it receives data on the rising edge and transmits on the falling edge of the clock, then it can only support mode 0 or 3. This can only be done if QSPI module is not busy.</p>
<p>The 4 possible modes are :</p>
<p>CKP CKPH Description 0 0 Data input captured on rising edge of qspi1_sclk clock. Data output generated on falling edge of qspi1_sclk clock 0 1 Data input captured on falling edge of qspi1_sclk clock. Data output generate on rising edge of qspi1_sclk clock 1 0 Data input captured on falling edge of qspi1_sclk clock. Data output generated on rising edge of qspi1_sclk clock 1 1 Data input captured on rising edge of qspi1_sclk clock. Data output generated on falling edge of qspi1_sclk clock</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of QSPI module registers. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chipSelect for which the mode is to be configured. Supported values according to enum <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
    <tr><td class="paramname">clkMode</td><td>Mode required to be selected. Supported values given by enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga2e43148c4e00a26b73bda42428f56238" title="Enumerates the four possible clock modes for QSPI. Each mode has different values of clock phase(CKPH...">qspiClkMode_t</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga7f5df8b558e6a39320659c84f1216c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetClockControl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_s_l___q_s_p_i.html#ga6123b8b87a464bd8871176a7081dc37a">qspi_ClockFreq_e</a>&#160;</td>
          <td class="paramname"><em>in_ClockSettings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets DCLK_DIV feild in SPICC register and enables clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">in_ClockSettings</td><td>Clock Settings based on enum qspi_ClockFreq_e.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gad4bb79de1c829ae0e019c949614b14d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIsetCommandReg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets Command register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">cmd</td><td>Value to be written to Command register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gad72e907a3a671b047f60df96449fd661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetCsPol </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>csPol</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures the chip select polarity for a selected chip select. This can only be done if QSPI module is not busy. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chip select for which polarity is to be configured. Supported values are according to enum <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
    <tr><td class="paramname">csPol</td><td>Polarity value of the chip select selected. Supported values are given by the enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga9b8ae51d7494a5885aa3f1431f082ecb">qspiCsPol_t</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae2b9f8d5e33b9eb1ae3dbb0a3632f44b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetDataDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dataDelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures the Data delay for each chip select. This can only be done if QSPI module is not busy. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chip select for which polarity is to be configured. Supported values are according to enum <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
    <tr><td class="paramname">dataDelay</td><td>Value of Data Delay. Supported values are given by enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga72e4efb05662762a5966317fad47d962" title="Enumerates the value of Data delay value for each chip select. Data is output on the same cycle as CS...">qspiDataDelay_t</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gabced5d7edc1cfd81c86af72fdaa4f197"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIsetDeviceControl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets Device Control register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">value</td><td>Value to be written to Device Control register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga2e2eae383f97275f809edd74d91b4364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetMAddrSpace </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>MMPT_S</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function selects the memory mapped mode in SPI switch register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">MMPT_S</td><td>Memory map switch value</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga1439d3089efe70116a72f1065a62423b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetMemAddrSpace </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>memMappedPortSwitch</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Memory address space. </p>
<p>This function selects the memory mapped mode in SPI switch register and configures mapped address for different chip select in control module. It provides a functionality for remapping the memory mapped address space to one of the four supported chip selects or to the configuration registers.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers </td></tr>
    <tr><td class="paramname">memMappedPortSwitch</td><td>Switch for selection of memory mapped port and configuration port. Supported values are given by enum qspiMemMapPortSel_t. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chip select for which polarity is to be configured. Supported values given by <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf615b9dab8fe02fa3ef4adb2ef75db0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetMemMapNumAddrBytes </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>numAddrBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set number of address bytes for memory mapped mode. </p>
<p>This function configures the number af Address Bytes to be sent for memory mapped protocol translator for selected chip select.By default, the device uses 3 address bytes. This can only be done if QSPI module is not busy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chip select for which polarity is to be configured. Supported values are according to enum <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
    <tr><td class="paramname">numAddrBytes</td><td>Number of Address bytes to be sent for memory mapped protocol translator. Supported values are : for each chip select given by enum <a class="el" href="group___c_s_l___q_s_p_i.html#gab291ad9b3a40d5b90b6e6eda59873281" title="Enumerates the number of Address bytes to be sent before transfer in memory mapped mode for each chip...">qspiMemMapNumAddrBytes_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaffad5f0ea4ccd364865f05ffd148f69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetMemMapNumDummyBits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>numDummyBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Number of dummy bits for memory mapped mode. </p>
<p>This function configures the number of Dummy Bits to be sent for memory mapped protocol translator for selected chip select for fast read mode. This can only be done if QSPI module is not busy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chip select for which polarity is to be configured. Supported values are according to enum <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
    <tr><td class="paramname">numDummyBits</td><td>Number of Dummy Bits to be sent for memory mapped protocol translator. User can pass any value from 0 to 32 bits. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6ca0f80409d0fdfd896d424b5ffc5743"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetMemMapReadCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>readCmd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Read Command in memory mapped mode. </p>
<p>This function configures the read command for memory mapped protocol translator in memory mapped SPI setup register. The command send is according to the slave device connected. By default, the device uses a read command of 0x3. This can only be done if QSPI module is not busy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chip select for which polarity is to be configured. Supported values are according to enum <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
    <tr><td class="paramname">readCmd</td><td>Read Command to be sent to the flash device. This command is specific to the flash device being used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga02297876d503d0c8818259a841edec0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetMemMapReadType </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>readType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set read type in memory mapped mode. </p>
<p>This function configures the read type for QSPI in memory mapped mode for selected chip select.Determines if the read command is a single, dual or quad read mode. This can only be done if QSPI module is not busy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chip select for which polarity is to be configured. Supported values are according to enum <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
    <tr><td class="paramname">readType</td><td>Read type to be chosen. Supported values are given by enum <a class="el" href="group___c_s_l___q_s_p_i.html#ga579b15a4f38bc50c5df28096047b45a4" title="This enum Enumerates the different read types for each chip select for transfer in memory mapped mode...">qspiMemMapReadType_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1b93dbcd70ebddd3487e2a1afc35fb54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetMemMapWriteCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>writeCmd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set write command in memory mapped mode. </p>
<p>This function configures the write command for memory mapped protocol translator in memory mapped SPI setup register. The command send is according to the slave device connected. By default, the device uses a write command of 0x2. This can only be done if QSPI module is not busy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers. </td></tr>
    <tr><td class="paramname">chipSelect</td><td>chip select for which polarity is to be configured. Supported values are according to enum <a class="el" href="group___c_s_l___q_s_p_i.html#gacc9ebf431e357f8df176890778e16450" title="Enumerates the different chip selects available to QSPI. QSPI module have four chip selects to connec...">qspiChipSelect_t</a>. </td></tr>
    <tr><td class="paramname">writeCmd</td><td>Write Command to be sent to the flash device. This command is specific to the flash device being used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga74c6180814a0b2c9ae0d1f00c6c4612d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetMemoryMapSetup </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chipSelect</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets Memory Map Setup register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">value</td><td>Value to be written to Memory Map Setup register </td></tr>
    <tr><td class="paramname">chipSelect</td><td>External Chip Select value - supported values 0 to 3 for cs0 to cs3 respectively</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="gadd8b3a36822c1aced9e5d14d1ea5a5b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPISetPreScaler </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkDividerVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the QSPI clock register divider value. </p>
<p>This function sets the QSPI clock control register with serial data clock divider ratio (DCLK_DIV) according to the input clock provided and the output clock required. DCLK_DIV = ((input clock) / (output clock)) - 1. This function also enables the clock for QSPI module. This can only be done if QSPI module is not busy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address for QSPI module registers. </td></tr>
    <tr><td class="paramname">clkDividerVal</td><td>clock divider value to be set. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0166f97f3a18fe4a43667e2319321e1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIWaitIdle </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is blocking and waits till busy bit in status register is reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga5a5a12cb1d932faefd29eb8c926033f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void QSPIwriteData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAdd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function writes to data register: data, data1, data2, data3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAdd</td><td>QSPI base address. </td></tr>
    <tr><td class="paramname">data</td><td>pointer to source address. </td></tr>
    <tr><td class="paramname">length</td><td>number of words to be written - accepted values from 1 to 4.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
