{
  "name": "core::core_arch::arm_shared::neon::generated::vshlq_n_s32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:61309:1: 61309:60",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vshlq_n_s32(_1: core_arch::arm_shared::neon::int32x4_t) -> core_arch::arm_shared::neon::int32x4_t {\n    let mut _0: core_arch::arm_shared::neon::int32x4_t;\n    let mut _2: core_arch::arm_shared::neon::int32x4_t;\n    let mut _3: i32;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = N;\n        _2 = core_arch::arm_shared::neon::generated::vdupq_n_s32(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        _0 = intrinsics::simd::simd_shl::<core_arch::arm_shared::neon::int32x4_t>(_1, move _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}