Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Dec  2 16:43:40 2022
| Host         : DESKTOP-CRRKENA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file newTop_timing_summary_routed.rpt -pb newTop_timing_summary_routed.pb -rpx newTop_timing_summary_routed.rpx -warn_on_violation
| Design       : newTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  843         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2431)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2284)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2431)
---------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 794 register/latch pins with no clock driven by root clock pin: debouncer/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 794 register/latch pins with no clock driven by root clock pin: debouncer/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 794 register/latch pins with no clock driven by root clock pin: debouncer/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2284)
---------------------------------------------------
 There are 2284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2297          inf        0.000                      0                 2297           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2297 Endpoints
Min Delay          2297 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.331ns  (logic 7.507ns (33.617%)  route 14.824ns (66.383%))
  Logic Levels:           17  (CARRY4=6 FDCE=1 LUT3=1 LUT4=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[0]/C
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top1/dataPath/pipe4/WriteRegM_reg[0]/Q
                         net (fo=7, routed)           0.965     1.483    top1/dataPath/pipe3/i__carry__6_i_8_0[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I4_O)        0.124     1.607 f  top1/dataPath/pipe3/WriteDataM[31]_i_7/O
                         net (fo=25, routed)          2.661     4.268    top1/dataPath/pipe3/WriteDataM[31]_i_7_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.392 r  top1/dataPath/pipe3/WriteDataM[31]_i_3/O
                         net (fo=39, routed)          2.729     7.121    top1/dataPath/pipe3/RtE_reg[1]_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  top1/dataPath/pipe3/WriteDataM[0]_i_1/O
                         net (fo=2, routed)           1.064     8.308    top1/dataPath/pipe3/D[0]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.146     8.454 r  top1/dataPath/pipe3/i__carry_i_15/O
                         net (fo=7, routed)           1.148     9.602    top1/dataPath/pipe3/i__carry_i_15_n_0
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  top1/dataPath/pipe3/result2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.930    top1/dataPath/alu/result2_carry__0_0[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.443 r  top1/dataPath/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    top1/dataPath/alu/result2_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  top1/dataPath/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.560    top1/dataPath/alu/result2_carry__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.677 r  top1/dataPath/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    top1/dataPath/alu/result2_carry__1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.794 r  top1/dataPath/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.313    12.108    top1/dataPath/pipe3/CO[0]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.232 r  top1/dataPath/pipe3/y_carry_i_17/O
                         net (fo=1, routed)           0.593    12.825    top1/dataPath/pipe3/y_carry_i_17_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.949 r  top1/dataPath/pipe3/y_carry_i_8/O
                         net (fo=1, routed)           0.000    12.949    top1/dataPath/sraccAdder/ALUOutM_reg[3]_0[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.462 r  top1/dataPath/sraccAdder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    13.462    top1/dataPath/sraccAdder/y_carry_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.793 f  top1/dataPath/sraccAdder/y_carry__0/O[3]
                         net (fo=2, routed)           1.128    14.921    top1/dataPath/pipe1/ssd_OBUF[2]_inst_i_1_0[5]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.307    15.228 f  top1/dataPath/pipe1/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.557    16.784    top1/dataPath/pipe1/sel0[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.152    16.936 r  top1/dataPath/pipe1/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667    18.603    ssd_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    22.331 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.331    ssd[4]
    U5                                                                r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.309ns  (logic 7.287ns (32.662%)  route 15.023ns (67.338%))
  Logic Levels:           17  (CARRY4=6 FDCE=1 LUT3=1 LUT4=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[0]/C
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top1/dataPath/pipe4/WriteRegM_reg[0]/Q
                         net (fo=7, routed)           0.965     1.483    top1/dataPath/pipe3/i__carry__6_i_8_0[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I4_O)        0.124     1.607 f  top1/dataPath/pipe3/WriteDataM[31]_i_7/O
                         net (fo=25, routed)          2.661     4.268    top1/dataPath/pipe3/WriteDataM[31]_i_7_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.392 r  top1/dataPath/pipe3/WriteDataM[31]_i_3/O
                         net (fo=39, routed)          2.729     7.121    top1/dataPath/pipe3/RtE_reg[1]_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  top1/dataPath/pipe3/WriteDataM[0]_i_1/O
                         net (fo=2, routed)           1.064     8.308    top1/dataPath/pipe3/D[0]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.146     8.454 r  top1/dataPath/pipe3/i__carry_i_15/O
                         net (fo=7, routed)           1.148     9.602    top1/dataPath/pipe3/i__carry_i_15_n_0
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  top1/dataPath/pipe3/result2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.930    top1/dataPath/alu/result2_carry__0_0[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.443 r  top1/dataPath/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    top1/dataPath/alu/result2_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  top1/dataPath/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.560    top1/dataPath/alu/result2_carry__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.677 r  top1/dataPath/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    top1/dataPath/alu/result2_carry__1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.794 r  top1/dataPath/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.313    12.108    top1/dataPath/pipe3/CO[0]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.232 r  top1/dataPath/pipe3/y_carry_i_17/O
                         net (fo=1, routed)           0.593    12.825    top1/dataPath/pipe3/y_carry_i_17_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.949 r  top1/dataPath/pipe3/y_carry_i_8/O
                         net (fo=1, routed)           0.000    12.949    top1/dataPath/sraccAdder/ALUOutM_reg[3]_0[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.462 r  top1/dataPath/sraccAdder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    13.462    top1/dataPath/sraccAdder/y_carry_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.793 r  top1/dataPath/sraccAdder/y_carry__0/O[3]
                         net (fo=2, routed)           1.128    14.921    top1/dataPath/pipe1/ssd_OBUF[2]_inst_i_1_0[5]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.307    15.228 r  top1/dataPath/pipe1/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.557    16.784    top1/dataPath/pipe1/sel0[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.908 r  top1/dataPath/pipe1/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865    18.774    ssd_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    22.309 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.309    ssd[3]
    V8                                                                r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.300ns  (logic 7.494ns (33.604%)  route 14.806ns (66.396%))
  Logic Levels:           17  (CARRY4=6 FDCE=1 LUT3=1 LUT4=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[0]/C
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top1/dataPath/pipe4/WriteRegM_reg[0]/Q
                         net (fo=7, routed)           0.965     1.483    top1/dataPath/pipe3/i__carry__6_i_8_0[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I4_O)        0.124     1.607 f  top1/dataPath/pipe3/WriteDataM[31]_i_7/O
                         net (fo=25, routed)          2.661     4.268    top1/dataPath/pipe3/WriteDataM[31]_i_7_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.392 r  top1/dataPath/pipe3/WriteDataM[31]_i_3/O
                         net (fo=39, routed)          2.729     7.121    top1/dataPath/pipe3/RtE_reg[1]_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  top1/dataPath/pipe3/WriteDataM[0]_i_1/O
                         net (fo=2, routed)           1.064     8.308    top1/dataPath/pipe3/D[0]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.146     8.454 r  top1/dataPath/pipe3/i__carry_i_15/O
                         net (fo=7, routed)           1.148     9.602    top1/dataPath/pipe3/i__carry_i_15_n_0
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  top1/dataPath/pipe3/result2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.930    top1/dataPath/alu/result2_carry__0_0[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.443 r  top1/dataPath/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    top1/dataPath/alu/result2_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  top1/dataPath/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.560    top1/dataPath/alu/result2_carry__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.677 r  top1/dataPath/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    top1/dataPath/alu/result2_carry__1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.794 r  top1/dataPath/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.313    12.108    top1/dataPath/pipe3/CO[0]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.232 r  top1/dataPath/pipe3/y_carry_i_17/O
                         net (fo=1, routed)           0.593    12.825    top1/dataPath/pipe3/y_carry_i_17_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.949 r  top1/dataPath/pipe3/y_carry_i_8/O
                         net (fo=1, routed)           0.000    12.949    top1/dataPath/sraccAdder/ALUOutM_reg[3]_0[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.462 r  top1/dataPath/sraccAdder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    13.462    top1/dataPath/sraccAdder/y_carry_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.793 r  top1/dataPath/sraccAdder/y_carry__0/O[3]
                         net (fo=2, routed)           1.128    14.921    top1/dataPath/pipe1/ssd_OBUF[2]_inst_i_1_0[5]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.307    15.228 r  top1/dataPath/pipe1/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.320    16.547    top1/dataPath/pipe1/sel0[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.153    16.700 r  top1/dataPath/pipe1/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.886    18.586    ssd_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    22.300 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.300    ssd[0]
    W7                                                                r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.115ns  (logic 7.405ns (33.484%)  route 14.710ns (66.516%))
  Logic Levels:           17  (CARRY4=6 FDCE=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[0]/C
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top1/dataPath/pipe4/WriteRegM_reg[0]/Q
                         net (fo=7, routed)           0.965     1.483    top1/dataPath/pipe3/i__carry__6_i_8_0[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I4_O)        0.124     1.607 f  top1/dataPath/pipe3/WriteDataM[31]_i_7/O
                         net (fo=25, routed)          2.661     4.268    top1/dataPath/pipe3/WriteDataM[31]_i_7_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.392 r  top1/dataPath/pipe3/WriteDataM[31]_i_3/O
                         net (fo=39, routed)          2.729     7.121    top1/dataPath/pipe3/RtE_reg[1]_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  top1/dataPath/pipe3/WriteDataM[0]_i_1/O
                         net (fo=2, routed)           1.064     8.308    top1/dataPath/pipe3/D[0]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.146     8.454 r  top1/dataPath/pipe3/i__carry_i_15/O
                         net (fo=7, routed)           1.148     9.602    top1/dataPath/pipe3/i__carry_i_15_n_0
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  top1/dataPath/pipe3/result2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.930    top1/dataPath/alu/result2_carry__0_0[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.443 r  top1/dataPath/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    top1/dataPath/alu/result2_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  top1/dataPath/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.560    top1/dataPath/alu/result2_carry__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.677 r  top1/dataPath/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    top1/dataPath/alu/result2_carry__1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.794 r  top1/dataPath/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.313    12.108    top1/dataPath/pipe3/CO[0]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.232 r  top1/dataPath/pipe3/y_carry_i_17/O
                         net (fo=1, routed)           0.593    12.825    top1/dataPath/pipe3/y_carry_i_17_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.949 r  top1/dataPath/pipe3/y_carry_i_8/O
                         net (fo=1, routed)           0.000    12.949    top1/dataPath/sraccAdder/ALUOutM_reg[3]_0[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.462 r  top1/dataPath/sraccAdder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    13.462    top1/dataPath/sraccAdder/y_carry_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.694 f  top1/dataPath/sraccAdder/y_carry__0/O[0]
                         net (fo=2, routed)           1.225    14.919    top1/dataPath/sraccAdder/D[4]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.295    15.214 f  top1/dataPath/sraccAdder/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.295    16.509    top1/dataPath/pipe1/ssd[2][0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.152    16.661 r  top1/dataPath/pipe1/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717    18.378    ssd_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    22.115 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.115    ssd[2]
    U8                                                                r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.022ns  (logic 7.169ns (32.554%)  route 14.853ns (67.446%))
  Logic Levels:           17  (CARRY4=6 FDCE=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[0]/C
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top1/dataPath/pipe4/WriteRegM_reg[0]/Q
                         net (fo=7, routed)           0.965     1.483    top1/dataPath/pipe3/i__carry__6_i_8_0[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I4_O)        0.124     1.607 f  top1/dataPath/pipe3/WriteDataM[31]_i_7/O
                         net (fo=25, routed)          2.661     4.268    top1/dataPath/pipe3/WriteDataM[31]_i_7_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.392 r  top1/dataPath/pipe3/WriteDataM[31]_i_3/O
                         net (fo=39, routed)          2.729     7.121    top1/dataPath/pipe3/RtE_reg[1]_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  top1/dataPath/pipe3/WriteDataM[0]_i_1/O
                         net (fo=2, routed)           1.064     8.308    top1/dataPath/pipe3/D[0]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.146     8.454 r  top1/dataPath/pipe3/i__carry_i_15/O
                         net (fo=7, routed)           1.148     9.602    top1/dataPath/pipe3/i__carry_i_15_n_0
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  top1/dataPath/pipe3/result2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.930    top1/dataPath/alu/result2_carry__0_0[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.443 r  top1/dataPath/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    top1/dataPath/alu/result2_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  top1/dataPath/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.560    top1/dataPath/alu/result2_carry__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.677 r  top1/dataPath/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    top1/dataPath/alu/result2_carry__1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.794 r  top1/dataPath/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.313    12.108    top1/dataPath/pipe3/CO[0]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.232 r  top1/dataPath/pipe3/y_carry_i_17/O
                         net (fo=1, routed)           0.593    12.825    top1/dataPath/pipe3/y_carry_i_17_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.949 r  top1/dataPath/pipe3/y_carry_i_8/O
                         net (fo=1, routed)           0.000    12.949    top1/dataPath/sraccAdder/ALUOutM_reg[3]_0[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.462 r  top1/dataPath/sraccAdder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    13.462    top1/dataPath/sraccAdder/y_carry_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.694 r  top1/dataPath/sraccAdder/y_carry__0/O[0]
                         net (fo=2, routed)           1.225    14.919    top1/dataPath/sraccAdder/D[4]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.295    15.214 r  top1/dataPath/sraccAdder/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.295    16.509    top1/dataPath/pipe1/ssd[2][0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.633 r  top1/dataPath/pipe1/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860    18.493    ssd_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.022 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.022    ssd[1]
    W6                                                                r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.836ns  (logic 7.255ns (33.226%)  route 14.581ns (66.774%))
  Logic Levels:           17  (CARRY4=6 FDCE=1 LUT3=1 LUT4=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[0]/C
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top1/dataPath/pipe4/WriteRegM_reg[0]/Q
                         net (fo=7, routed)           0.965     1.483    top1/dataPath/pipe3/i__carry__6_i_8_0[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I4_O)        0.124     1.607 f  top1/dataPath/pipe3/WriteDataM[31]_i_7/O
                         net (fo=25, routed)          2.661     4.268    top1/dataPath/pipe3/WriteDataM[31]_i_7_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.392 r  top1/dataPath/pipe3/WriteDataM[31]_i_3/O
                         net (fo=39, routed)          2.729     7.121    top1/dataPath/pipe3/RtE_reg[1]_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  top1/dataPath/pipe3/WriteDataM[0]_i_1/O
                         net (fo=2, routed)           1.064     8.308    top1/dataPath/pipe3/D[0]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.146     8.454 r  top1/dataPath/pipe3/i__carry_i_15/O
                         net (fo=7, routed)           1.148     9.602    top1/dataPath/pipe3/i__carry_i_15_n_0
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  top1/dataPath/pipe3/result2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.930    top1/dataPath/alu/result2_carry__0_0[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.443 r  top1/dataPath/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    top1/dataPath/alu/result2_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  top1/dataPath/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.560    top1/dataPath/alu/result2_carry__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.677 r  top1/dataPath/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    top1/dataPath/alu/result2_carry__1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.794 r  top1/dataPath/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.313    12.108    top1/dataPath/pipe3/CO[0]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.232 r  top1/dataPath/pipe3/y_carry_i_17/O
                         net (fo=1, routed)           0.593    12.825    top1/dataPath/pipe3/y_carry_i_17_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.949 r  top1/dataPath/pipe3/y_carry_i_8/O
                         net (fo=1, routed)           0.000    12.949    top1/dataPath/sraccAdder/ALUOutM_reg[3]_0[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.462 r  top1/dataPath/sraccAdder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    13.462    top1/dataPath/sraccAdder/y_carry_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.793 r  top1/dataPath/sraccAdder/y_carry__0/O[3]
                         net (fo=2, routed)           1.128    14.921    top1/dataPath/pipe1/ssd_OBUF[2]_inst_i_1_0[5]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.307    15.228 r  top1/dataPath/pipe1/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.320    16.547    top1/dataPath/pipe1/sel0[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.671 r  top1/dataPath/pipe1/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661    18.332    ssd_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    21.836 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.836    ssd[5]
    V5                                                                r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.823ns  (logic 7.171ns (32.862%)  route 14.652ns (67.138%))
  Logic Levels:           17  (CARRY4=6 FDCE=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[0]/C
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top1/dataPath/pipe4/WriteRegM_reg[0]/Q
                         net (fo=7, routed)           0.965     1.483    top1/dataPath/pipe3/i__carry__6_i_8_0[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I4_O)        0.124     1.607 f  top1/dataPath/pipe3/WriteDataM[31]_i_7/O
                         net (fo=25, routed)          2.661     4.268    top1/dataPath/pipe3/WriteDataM[31]_i_7_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.392 r  top1/dataPath/pipe3/WriteDataM[31]_i_3/O
                         net (fo=39, routed)          2.729     7.121    top1/dataPath/pipe3/RtE_reg[1]_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.245 r  top1/dataPath/pipe3/WriteDataM[0]_i_1/O
                         net (fo=2, routed)           1.064     8.308    top1/dataPath/pipe3/D[0]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.146     8.454 r  top1/dataPath/pipe3/i__carry_i_15/O
                         net (fo=7, routed)           1.148     9.602    top1/dataPath/pipe3/i__carry_i_15_n_0
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  top1/dataPath/pipe3/result2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.930    top1/dataPath/alu/result2_carry__0_0[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.443 r  top1/dataPath/alu/result2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    top1/dataPath/alu/result2_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  top1/dataPath/alu/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.560    top1/dataPath/alu/result2_carry__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.677 r  top1/dataPath/alu/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.677    top1/dataPath/alu/result2_carry__1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.794 r  top1/dataPath/alu/result2_carry__2/CO[3]
                         net (fo=1, routed)           1.313    12.108    top1/dataPath/pipe3/CO[0]
    SLICE_X51Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.232 r  top1/dataPath/pipe3/y_carry_i_17/O
                         net (fo=1, routed)           0.593    12.825    top1/dataPath/pipe3/y_carry_i_17_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.949 r  top1/dataPath/pipe3/y_carry_i_8/O
                         net (fo=1, routed)           0.000    12.949    top1/dataPath/sraccAdder/ALUOutM_reg[3]_0[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.462 r  top1/dataPath/sraccAdder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    13.462    top1/dataPath/sraccAdder/y_carry_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.694 r  top1/dataPath/sraccAdder/y_carry__0/O[0]
                         net (fo=2, routed)           1.225    14.919    top1/dataPath/sraccAdder/D[4]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.295    15.214 r  top1/dataPath/sraccAdder/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.142    16.356    top1/dataPath/pipe1/ssd[2][0]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.124    16.480 r  top1/dataPath/pipe1/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.812    18.292    ssd_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    21.823 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.823    ssd[6]
    U7                                                                r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe2/instrD_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/pipe2/instrD_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.531ns  (logic 2.639ns (16.992%)  route 12.892ns (83.008%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE                         0.000     0.000 r  top1/dataPath/pipe2/instrD_reg[16]/C
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top1/dataPath/pipe2/instrD_reg[16]/Q
                         net (fo=132, routed)         8.002     8.458    top1/dataPath/regFile/RsData[31]_i_2[0]
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.582 r  top1/dataPath/regFile/RtData[21]_i_6/O
                         net (fo=1, routed)           0.000     8.582    top1/dataPath/regFile/RtData[21]_i_6_n_0
    SLICE_X44Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     8.794 r  top1/dataPath/regFile/RtData_reg[21]_i_3/O
                         net (fo=1, routed)           0.443     9.236    top1/dataPath/pipe2/RtData_reg[21]
    SLICE_X46Y24         LUT6 (Prop_lut6_I1_O)        0.299     9.535 r  top1/dataPath/pipe2/RtData[21]_i_2/O
                         net (fo=2, routed)           1.242    10.777    top1/dataPath/pipe2/RtData[21]_i_2_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.901 r  top1/dataPath/pipe2/EqualD_carry__0_i_5/O
                         net (fo=1, routed)           0.306    11.207    top1/dataPath/pipe2/EqualD_carry__0_i_5_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.331 r  top1/dataPath/pipe2/EqualD_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.331    top1/dataPath/pipe2_n_36
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.732 r  top1/dataPath/EqualD_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.732    top1/dataPath/EqualD_carry__0_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.960 f  top1/dataPath/EqualD_carry__1/CO[2]
                         net (fo=17, routed)          1.444    13.403    top1/dataPath/pipe2/CO[0]
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.339    13.742 f  top1/dataPath/pipe2/instrD[31]_i_2/O
                         net (fo=19, routed)          1.116    14.858    top1/dataPath/pipe1/instrD_reg[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.332    15.190 r  top1/dataPath/pipe1/instrD[17]_i_1/O
                         net (fo=1, routed)           0.340    15.531    top1/dataPath/pipe2/instrD_reg[31]_4[10]
    SLICE_X55Y12         FDCE                                         r  top1/dataPath/pipe2/instrD_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe2/instrD_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/pipe2/instrD_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.257ns  (logic 2.639ns (17.297%)  route 12.618ns (82.703%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE                         0.000     0.000 r  top1/dataPath/pipe2/instrD_reg[16]/C
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top1/dataPath/pipe2/instrD_reg[16]/Q
                         net (fo=132, routed)         8.002     8.458    top1/dataPath/regFile/RsData[31]_i_2[0]
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.582 r  top1/dataPath/regFile/RtData[21]_i_6/O
                         net (fo=1, routed)           0.000     8.582    top1/dataPath/regFile/RtData[21]_i_6_n_0
    SLICE_X44Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     8.794 r  top1/dataPath/regFile/RtData_reg[21]_i_3/O
                         net (fo=1, routed)           0.443     9.236    top1/dataPath/pipe2/RtData_reg[21]
    SLICE_X46Y24         LUT6 (Prop_lut6_I1_O)        0.299     9.535 r  top1/dataPath/pipe2/RtData[21]_i_2/O
                         net (fo=2, routed)           1.242    10.777    top1/dataPath/pipe2/RtData[21]_i_2_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.901 r  top1/dataPath/pipe2/EqualD_carry__0_i_5/O
                         net (fo=1, routed)           0.306    11.207    top1/dataPath/pipe2/EqualD_carry__0_i_5_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.331 r  top1/dataPath/pipe2/EqualD_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.331    top1/dataPath/pipe2_n_36
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.732 r  top1/dataPath/EqualD_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.732    top1/dataPath/EqualD_carry__0_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.960 f  top1/dataPath/EqualD_carry__1/CO[2]
                         net (fo=17, routed)          1.444    13.403    top1/dataPath/pipe2/CO[0]
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.339    13.742 f  top1/dataPath/pipe2/instrD[31]_i_2/O
                         net (fo=19, routed)          0.614    14.356    top1/dataPath/pipe1/instrD_reg[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.332    14.688 r  top1/dataPath/pipe1/instrD[21]_i_1/O
                         net (fo=1, routed)           0.568    15.257    top1/dataPath/pipe2/instrD_reg[31]_4[13]
    SLICE_X55Y12         FDCE                                         r  top1/dataPath/pipe2/instrD_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe2/instrD_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/pipe2/instrD_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.190ns  (logic 2.639ns (17.373%)  route 12.551ns (82.627%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE                         0.000     0.000 r  top1/dataPath/pipe2/instrD_reg[16]/C
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top1/dataPath/pipe2/instrD_reg[16]/Q
                         net (fo=132, routed)         8.002     8.458    top1/dataPath/regFile/RsData[31]_i_2[0]
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.582 r  top1/dataPath/regFile/RtData[21]_i_6/O
                         net (fo=1, routed)           0.000     8.582    top1/dataPath/regFile/RtData[21]_i_6_n_0
    SLICE_X44Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     8.794 r  top1/dataPath/regFile/RtData_reg[21]_i_3/O
                         net (fo=1, routed)           0.443     9.236    top1/dataPath/pipe2/RtData_reg[21]
    SLICE_X46Y24         LUT6 (Prop_lut6_I1_O)        0.299     9.535 r  top1/dataPath/pipe2/RtData[21]_i_2/O
                         net (fo=2, routed)           1.242    10.777    top1/dataPath/pipe2/RtData[21]_i_2_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.901 r  top1/dataPath/pipe2/EqualD_carry__0_i_5/O
                         net (fo=1, routed)           0.306    11.207    top1/dataPath/pipe2/EqualD_carry__0_i_5_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.331 r  top1/dataPath/pipe2/EqualD_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.331    top1/dataPath/pipe2_n_36
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.732 r  top1/dataPath/EqualD_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.732    top1/dataPath/EqualD_carry__0_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.960 f  top1/dataPath/EqualD_carry__1/CO[2]
                         net (fo=17, routed)          1.444    13.403    top1/dataPath/pipe2/CO[0]
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.339    13.742 f  top1/dataPath/pipe2/instrD[31]_i_2/O
                         net (fo=19, routed)          1.116    14.858    top1/dataPath/pipe1/instrD_reg[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.332    15.190 r  top1/dataPath/pipe1/instrD[29]_i_1/O
                         net (fo=1, routed)           0.000    15.190    top1/dataPath/pipe2/instrD_reg[31]_4[17]
    SLICE_X55Y12         FDCE                                         r  top1/dataPath/pipe2/instrD_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteDataM_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/dMem/RAM_reg/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.461%)  route 0.111ns (46.539%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteDataM_reg[3]/C
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  top1/dataPath/pipe4/WriteDataM_reg[3]/Q
                         net (fo=1, routed)           0.111     0.239    top1/dataPath/dMem/RAM_reg_0[3]
    RAMB18_X1Y6          RAMB18E1                                     r  top1/dataPath/dMem/RAM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteDataM_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/dMem/RAM_reg/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.256%)  route 0.110ns (43.744%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteDataM_reg[2]/C
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top1/dataPath/pipe4/WriteDataM_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    top1/dataPath/dMem/RAM_reg_0[2]
    RAMB18_X1Y6          RAMB18E1                                     r  top1/dataPath/dMem/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteDataM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/dMem/RAM_reg/DIADI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.251%)  route 0.110ns (43.749%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteDataM_reg[1]/C
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top1/dataPath/pipe4/WriteDataM_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    top1/dataPath/dMem/RAM_reg_0[1]
    RAMB18_X1Y6          RAMB18E1                                     r  top1/dataPath/dMem/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe3/RegWriteE_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/pipe4/RegWriteM_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  top1/dataPath/pipe3/RegWriteE_reg/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  top1/dataPath/pipe3/RegWriteE_reg/Q
                         net (fo=1, routed)           0.116     0.264    top1/dataPath/pipe4/RegWriteE
    SLICE_X54Y13         FDCE                                         r  top1/dataPath/pipe4/RegWriteM_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteDataM_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/dMem/RAM_reg/DIPADIP[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.068%)  route 0.141ns (49.932%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteDataM_reg[16]/C
    SLICE_X49Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top1/dataPath/pipe4/WriteDataM_reg[16]/Q
                         net (fo=1, routed)           0.141     0.282    top1/dataPath/dMem/RAM_reg_0[16]
    RAMB18_X1Y6          RAMB18E1                                     r  top1/dataPath/dMem/RAM_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/pipe5/WriteRegW_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.252%)  route 0.151ns (51.748%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[1]/C
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top1/dataPath/pipe4/WriteRegM_reg[1]/Q
                         net (fo=7, routed)           0.151     0.292    top1/dataPath/pipe5/WriteRegW_reg[4]_3[1]
    SLICE_X52Y13         FDCE                                         r  top1/dataPath/pipe5/WriteRegW_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteRegM_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/pipe5/WriteRegW_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.252%)  route 0.151ns (51.748%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteRegM_reg[1]/C
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top1/dataPath/pipe4/WriteRegM_reg[1]/Q
                         net (fo=7, routed)           0.151     0.292    top1/dataPath/pipe5/WriteRegW_reg[4]_3[1]
    SLICE_X52Y13         FDCE                                         r  top1/dataPath/pipe5/WriteRegW_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[26][23]_i_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/regFile/rf_reg[24][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.209ns (70.966%)  route 0.086ns (29.034%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE                         0.000     0.000 r  rf_reg[26][23]_i_2/C
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rf_reg[26][23]_i_2/Q
                         net (fo=129, routed)         0.086     0.250    top1/dataPath/pipe5/rf_reg[1][10]
    SLICE_X39Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  top1/dataPath/pipe5/rf[24][20]_i_1/O
                         net (fo=1, routed)           0.000     0.295    top1/dataPath/regFile/rf_reg[24][20]_0
    SLICE_X39Y19         FDRE                                         r  top1/dataPath/regFile/rf_reg[24][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteDataM_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/dMem/RAM_reg/DIADI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.189%)  route 0.164ns (53.811%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteDataM_reg[10]/C
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top1/dataPath/pipe4/WriteDataM_reg[10]/Q
                         net (fo=1, routed)           0.164     0.305    top1/dataPath/dMem/RAM_reg_0[10]
    RAMB18_X1Y6          RAMB18E1                                     r  top1/dataPath/dMem/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top1/dataPath/pipe4/WriteDataM_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top1/dataPath/dMem/RAM_reg/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.851%)  route 0.167ns (54.149%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE                         0.000     0.000 r  top1/dataPath/pipe4/WriteDataM_reg[4]/C
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top1/dataPath/pipe4/WriteDataM_reg[4]/Q
                         net (fo=1, routed)           0.167     0.308    top1/dataPath/dMem/RAM_reg_0[4]
    RAMB18_X1Y6          RAMB18E1                                     r  top1/dataPath/dMem/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------





